{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481190145834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481190145834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 15:12:25 2016 " "Processing started: Thu Dec 08 15:12:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481190145834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481190145834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_tb -c cpu_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_tb -c cpu_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481190145834 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481190146097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regr.v 1 1 " "Found 1 design units, including 1 entities, in source file regr.v" { { "Info" "ISGN_ENTITY_NAME" "1 regr " "Found entity 1: regr" {  } { { "regr.v" "" { Text "D:/altera/cpu_tb/regr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regm.v 1 1 " "Found 1 design units, including 1 entities, in source file regm.v" { { "Info" "ISGN_ENTITY_NAME" "1 regm " "Found entity 1: regm" {  } { { "regm.v" "" { Text "D:/altera/cpu_tb/regm.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc_adder.v 3 3 " "Found 3 design units, including 3 entities, in source file rc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/altera/cpu_tb/full_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146142 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "half_adder.v" "" { Text "D:/altera/cpu_tb/half_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146142 ""} { "Info" "ISGN_ENTITY_NAME" "3 rc_adder " "Found entity 3: rc_adder" {  } { { "rc_adder.v" "" { Text "D:/altera/cpu_tb/rc_adder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im_slow.v 2 2 " "Found 2 design units, including 2 entities, in source file im_slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 im " "Found entity 1: im" {  } { { "im.v" "" { Text "D:/altera/cpu_tb/im.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146144 ""} { "Info" "ISGN_ENTITY_NAME" "2 im_slow " "Found entity 2: im_slow" {  } { { "im_slow.v" "" { Text "D:/altera/cpu_tb/im_slow.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im_cached.v 1 1 " "Found 1 design units, including 1 entities, in source file im_cached.v" { { "Info" "ISGN_ENTITY_NAME" "1 im_cached " "Found entity 1: im_cached" {  } { { "im_cached.v" "" { Text "D:/altera/cpu_tb/im_cached.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 0 0 " "Found 0 design units, including 0 entities, in source file im.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 0 0 " "Found 0 design units, including 0 entities, in source file half_adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 0 0 " "Found 0 design units, including 0 entities, in source file full_adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm " "Found entity 1: dm" {  } { { "dm.v" "" { Text "D:/altera/cpu_tb/dm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/altera/cpu_tb/control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_full_adder " "Found entity 1: cla_full_adder" {  } { { "cla_full_adder.v" "" { Text "D:/altera/cpu_tb/cla_full_adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder_4bit " "Found entity 1: cla_adder_4bit" {  } { { "cla_adder_4bit.v" "" { Text "D:/altera/cpu_tb/cla_adder_4bit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "D:/altera/cpu_tb/alu_control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146184 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu " "Found entity 2: cpu" {  } { { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190146184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190146184 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "regm.v(45) " "Verilog HDL or VHDL warning at regm.v(45): conditional expression evaluates to a constant" {  } { { "regm.v" "" { Text "D:/altera/cpu_tb/regm.v" 45 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1481190146185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_tb.v(113) " "Verilog HDL or VHDL warning at cpu_tb.v(113): conditional expression evaluates to a constant" {  } { { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1481190146187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_tb " "Elaborating entity \"cpu_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481190146233 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cpu_tb.v(72) " "Verilog HDL warning at cpu_tb.v(72): ignoring unsupported system task" {  } { { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 72 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1481190146234 "|cpu_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:mips1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:mips1\"" {  } { { "cpu_tb.v" "mips1" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146245 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm cpu_tb.v(194) " "Verilog HDL or VHDL warning at cpu_tb.v(194): object \"imm\" assigned a value but never read" {  } { { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481190146246 "|cpu_tb|cpu:mips1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt cpu_tb.v(195) " "Verilog HDL or VHDL warning at cpu_tb.v(195): object \"shamt\" assigned a value but never read" {  } { { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481190146246 "|cpu_tb|cpu:mips1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu_tb.v(333) " "Verilog HDL Case Statement information at cpu_tb.v(333): all case item expressions in this case statement are onehot" {  } { { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 333 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1481190146251 "|cpu_tb|cpu:mips1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu_tb.v(355) " "Verilog HDL Case Statement information at cpu_tb.v(355): all case item expressions in this case statement are onehot" {  } { { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 355 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1481190146252 "|cpu_tb|cpu:mips1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu_tb.v(366) " "Verilog HDL Case Statement information at cpu_tb.v(366): all case item expressions in this case statement are onehot" {  } { { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 366 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1481190146253 "|cpu_tb|cpu:mips1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regr cpu:mips1\|regr:regr_pc4_s2 " "Elaborating entity \"regr\" for hierarchy \"cpu:mips1\|regr:regr_pc4_s2\"" {  } { { "cpu_tb.v" "regr_pc4_s2" { Text "D:/altera/cpu_tb/cpu_tb.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "im cpu:mips1\|im:im1 " "Elaborating entity \"im\" for hierarchy \"cpu:mips1\|im:im1\"" {  } { { "cpu_tb.v" "im1" { Text "D:/altera/cpu_tb/cpu_tb.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146293 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 im.v(33) " "Net \"mem.data_a\" at im.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "D:/altera/cpu_tb/im.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1481190146298 "|cpu_tb|cpu:mips1|im:im1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 im.v(33) " "Net \"mem.waddr_a\" at im.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "D:/altera/cpu_tb/im.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1481190146298 "|cpu_tb|cpu:mips1|im:im1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 im.v(33) " "Net \"mem.we_a\" at im.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "D:/altera/cpu_tb/im.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1481190146299 "|cpu_tb|cpu:mips1|im:im1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regm cpu:mips1\|regm:regm1 " "Elaborating entity \"regm\" for hierarchy \"cpu:mips1\|regm:regm1\"" {  } { { "cpu_tb.v" "regm1" { Text "D:/altera/cpu_tb/cpu_tb.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regr cpu:mips1\|regr:regr_s2_rs " "Elaborating entity \"regr\" for hierarchy \"cpu:mips1\|regr:regr_s2_rs\"" {  } { { "cpu_tb.v" "regr_s2_rs" { Text "D:/altera/cpu_tb/cpu_tb.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regr cpu:mips1\|regr:reg_s2_mem " "Elaborating entity \"regr\" for hierarchy \"cpu:mips1\|regr:reg_s2_mem\"" {  } { { "cpu_tb.v" "reg_s2_mem" { Text "D:/altera/cpu_tb/cpu_tb.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:mips1\|control:ctl1 " "Elaborating entity \"control\" for hierarchy \"cpu:mips1\|control:ctl1\"" {  } { { "cpu_tb.v" "ctl1" { Text "D:/altera/cpu_tb/cpu_tb.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146327 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(25) " "Verilog HDL Case Statement warning at control.v(25): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "D:/altera/cpu_tb/control.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481190146328 "|cpu_tb|cpu:mips1|control:ctl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regr cpu:mips1\|regr:reg_s2_control " "Elaborating entity \"regr\" for hierarchy \"cpu:mips1\|regr:reg_s2_control\"" {  } { { "cpu_tb.v" "reg_s2_control" { Text "D:/altera/cpu_tb/cpu_tb.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regr cpu:mips1\|regr:branch_s2_s3 " "Elaborating entity \"regr\" for hierarchy \"cpu:mips1\|regr:branch_s2_s3\"" {  } { { "cpu_tb.v" "branch_s2_s3" { Text "D:/altera/cpu_tb/cpu_tb.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regr cpu:mips1\|regr:reg_jump_s3 " "Elaborating entity \"regr\" for hierarchy \"cpu:mips1\|regr:reg_jump_s3\"" {  } { { "cpu_tb.v" "reg_jump_s3" { Text "D:/altera/cpu_tb/cpu_tb.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regr cpu:mips1\|regr:reg_s3 " "Elaborating entity \"regr\" for hierarchy \"cpu:mips1\|regr:reg_s3\"" {  } { { "cpu_tb.v" "reg_s3" { Text "D:/altera/cpu_tb/cpu_tb.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control cpu:mips1\|alu_control:alu_ctl1 " "Elaborating entity \"alu_control\" for hierarchy \"cpu:mips1\|alu_control:alu_ctl1\"" {  } { { "cpu_tb.v" "alu_ctl1" { Text "D:/altera/cpu_tb/cpu_tb.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:mips1\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"cpu:mips1\|alu:alu1\"" {  } { { "cpu_tb.v" "alu1" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oflow alu.v(16) " "Verilog HDL or VHDL warning at alu.v(16): object \"oflow\" assigned a value but never read" {  } { { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481190146339 "|cpu_tb|cpu:mips1|alu:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(29) " "Verilog HDL assignment warning at alu.v(29): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481190146340 "|cpu_tb|cpu:mips1|alu:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(30) " "Verilog HDL assignment warning at alu.v(30): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481190146340 "|cpu_tb|cpu:mips1|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regr cpu:mips1\|regr:reg_wrreg " "Elaborating entity \"regr\" for hierarchy \"cpu:mips1\|regr:reg_wrreg\"" {  } { { "cpu_tb.v" "reg_wrreg" { Text "D:/altera/cpu_tb/cpu_tb.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm cpu:mips1\|dm:dm1 " "Elaborating entity \"dm\" for hierarchy \"cpu:mips1\|dm:dm1\"" {  } { { "cpu_tb.v" "dm1" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190146347 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:mips1\|dm:dm1\|mem_rtl_0 " "Inferred RAM node \"cpu:mips1\|dm:dm1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1481190147208 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:mips1\|regm:regm1\|mem_rtl_0 " "Inferred RAM node \"cpu:mips1\|regm:regm1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1481190147209 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:mips1\|regm:regm1\|mem_rtl_1 " "Inferred RAM node \"cpu:mips1\|regm:regm1\|mem_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1481190147210 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:mips1\|regm:regm1\|mem_rtl_2 " "Inferred RAM node \"cpu:mips1\|regm:regm1\|mem_rtl_2\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1481190147211 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/altera/cpu_tb/db/cpu_tb.ram0_im_d62519d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/altera/cpu_tb/db/cpu_tb.ram0_im_d62519d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1481190147221 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:mips1\|dm:dm1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:mips1\|dm:dm1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:mips1\|regm:regm1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:mips1\|regm:regm1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:mips1\|regm:regm1\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"cpu:mips1\|regm:regm1\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:mips1\|regm:regm1\|mem_rtl_2 " "Inferred altsyncram megafunction from the following design logic: \"cpu:mips1\|regm:regm1\|mem_rtl_2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481190147537 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481190147537 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1481190147537 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:mips1\|alu:alu1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:mips1\|alu:alu1\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147543 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1481190147543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147593 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481190147593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogb1 " "Found entity 1: altsyncram_ogb1" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190147666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190147666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147677 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481190147677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_esg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190147753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190147753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_1 " "Elaborated megafunction instantiation \"cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_1 " "Instantiated megafunction \"cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147765 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481190147765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_2 " "Elaborated megafunction instantiation \"cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_2 " "Instantiated megafunction \"cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147776 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481190147776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481190147799 ""}  } { { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481190147799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481190147868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481190147868 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a0 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a1 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a2 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 96 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a3 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a4 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a5 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a6 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 216 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a7 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a8 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a9 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a10 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a11 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a12 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a13 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a14 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a15 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a16 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a17 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 546 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a18 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a19 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a20 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a21 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a22 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 696 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a23 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 726 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a24 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a25 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a26 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a27 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a28 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a29 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a30 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a31 " "Synthesized away node \"cpu:mips1\|dm:dm1\|altsyncram:mem_rtl_0\|altsyncram_ogb1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ogb1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_ogb1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 413 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147908 "|cpu_tb|cpu:mips1|dm:dm1|altsyncram:mem_rtl_0|altsyncram_ogb1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1481190147908 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1481190147908 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[5\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147919 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le3a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147919 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[0\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[0\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147919 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1481190147919 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1481190147919 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[4\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147920 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le3a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[5\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147920 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[4\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147920 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[3\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[3\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147920 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[2\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[2\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147920 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[3\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147920 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[2\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147920 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[1\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190147920 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1481190147920 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1481190147920 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "20 " "Ignored 20 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1481190148323 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "16 " "Ignored 16 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1481190148323 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1481190148323 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[1\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[1\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190149072 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le3a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[0\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[0\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190149072 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[1\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[1\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190149072 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[2\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[2\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190149072 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le3a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[3\] " "Synthesized away node \"cpu:mips1\|alu:alu1\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[3\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/altera/cpu_tb/db/mult_j8t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "D:/altera/cpu_tb/alu.v" 48 -1 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 340 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190149072 "|cpu_tb|cpu:mips1|alu:alu1|lpm_mult:Mult0|mult_j8t:auto_generated|le3a[3]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1481190149072 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1481190149072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1481190149672 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "261 " "261 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1481190151944 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_1\|altsyncram_esg1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_1\|altsyncram_esg1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_esg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 214 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190151951 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_0\|altsyncram_esg1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_0\|altsyncram_esg1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_esg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 214 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190151951 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_2\|altsyncram_esg1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"cpu:mips1\|regm:regm1\|altsyncram:mem_rtl_2\|altsyncram_esg1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "D:/altera/cpu_tb/db/altsyncram_esg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 214 0 0 } } { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 51 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190151952 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481190152180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481190152180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1051 " "Implemented 1051 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481190152325 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481190152325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "938 " "Implemented 938 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481190152325 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1481190152325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481190152325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481190152357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 15:12:32 2016 " "Processing ended: Thu Dec 08 15:12:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481190152357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481190152357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481190152357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481190152357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481190154017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481190154018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 15:12:33 2016 " "Processing started: Thu Dec 08 15:12:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481190154018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1481190154018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu_tb -c cpu_tb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu_tb -c cpu_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1481190154018 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1481190154099 ""}
{ "Info" "0" "" "Project  = cpu_tb" {  } {  } 0 0 "Project  = cpu_tb" 0 0 "Fitter" 0 0 1481190154100 ""}
{ "Info" "0" "" "Revision = cpu_tb" {  } {  } 0 0 "Revision = cpu_tb" 0 0 "Fitter" 0 0 1481190154100 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1481190154184 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu_tb EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"cpu_tb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1481190154198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481190154260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481190154261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481190154261 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1481190154424 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1481190154435 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481190154963 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481190154963 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481190154963 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481190154963 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481190154963 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481190154963 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481190154963 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481190154963 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481190154963 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1481190154963 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/cpu_tb/" { { 0 { 0 ""} 0 2925 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481190154966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/cpu_tb/" { { 0 { 0 ""} 0 2927 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481190154966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/cpu_tb/" { { 0 { 0 ""} 0 2929 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481190154966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/cpu_tb/" { { 0 { 0 ""} 0 2931 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481190154966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/cpu_tb/" { { 0 { 0 ""} 0 2933 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481190154966 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1481190154966 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1481190154968 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1481190154978 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_tb.sdc " "Reading SDC File: 'cpu_tb.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1481190157301 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1481190157326 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1481190157326 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1481190157326 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          clk " "  10.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1481190157326 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1481190157326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481190157395 ""}  } { { "cpu_tb.v" "" { Text "D:/altera/cpu_tb/cpu_tb.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/cpu_tb/" { { 0 { 0 ""} 0 2922 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481190157395 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1481190157862 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481190157864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481190157864 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481190157866 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481190157869 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1481190157870 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1481190157870 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1481190157872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1481190157916 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1481190157918 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1481190157918 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481190157995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1481190163917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481190164469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1481190164485 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1481190167014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481190167016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1481190167593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X58_Y49 X68_Y60 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60" {  } { { "loc" "" { Generic "D:/altera/cpu_tb/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} 58 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1481190171152 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1481190171152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481190171847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1481190171848 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1481190171848 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1481190171848 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1481190171909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481190171988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481190172547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481190172613 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481190173154 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481190173716 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/cpu_tb/output_files/cpu_tb.fit.smsg " "Generated suppressed messages file D:/altera/cpu_tb/output_files/cpu_tb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1481190175361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1032 " "Peak virtual memory: 1032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481190175869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 15:12:55 2016 " "Processing ended: Thu Dec 08 15:12:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481190175869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481190175869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481190175869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1481190175869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1481190177387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481190177387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 15:12:57 2016 " "Processing started: Thu Dec 08 15:12:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481190177387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1481190177387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu_tb -c cpu_tb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu_tb -c cpu_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1481190177387 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1481190181528 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1481190181662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481190183324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 15:13:03 2016 " "Processing ended: Thu Dec 08 15:13:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481190183324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481190183324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481190183324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1481190183324 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1481190183928 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1481190184980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481190184981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 15:13:04 2016 " "Processing started: Thu Dec 08 15:13:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481190184981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481190184981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu_tb -c cpu_tb " "Command: quartus_sta cpu_tb -c cpu_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481190184981 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1481190185068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481190185198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1481190185198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1481190185268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1481190185268 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_tb.sdc " "Reading SDC File: 'cpu_tb.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1481190185645 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1481190186118 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1481190186128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.443 " "Worst-case setup slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190186158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190186158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clk  " "    0.443               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190186158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481190186158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.366 " "Worst-case hold slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190186166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190186166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 clk  " "    0.366               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190186166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481190186166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481190186169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481190186173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.629 " "Worst-case minimum pulse width slack is 4.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190186177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190186177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.629               0.000 clk  " "    4.629               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190186177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481190186177 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1481190186243 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1481190186273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1481190187004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.234 " "Worst-case setup slack is 1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.234               0.000 clk  " "    1.234               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481190187118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 clk  " "    0.361               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481190187126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481190187131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481190187136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.648 " "Worst-case minimum pulse width slack is 4.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.648               0.000 clk  " "    4.648               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481190187140 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1481190187202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.163 " "Worst-case setup slack is 5.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.163               0.000 clk  " "    5.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481190187395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clk  " "    0.150               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481190187404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481190187409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481190187414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.374 " "Worst-case minimum pulse width slack is 4.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.374               0.000 clk  " "    4.374               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481190187419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481190187419 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1481190187860 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1481190187860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481190187946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 15:13:07 2016 " "Processing ended: Thu Dec 08 15:13:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481190187946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481190187946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481190187946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481190187946 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481190189577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481190189577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 15:13:09 2016 " "Processing started: Thu Dec 08 15:13:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481190189577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481190189577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu_tb -c cpu_tb " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu_tb -c cpu_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481190189577 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1481190190128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_tb_7_1200mv_85c_slow.vo D:/altera/cpu_tb/simulation/modelsim/ simulation " "Generated file cpu_tb_7_1200mv_85c_slow.vo in folder \"D:/altera/cpu_tb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481190190243 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1481190190285 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_tb_7_1200mv_0c_slow.vo D:/altera/cpu_tb/simulation/modelsim/ simulation " "Generated file cpu_tb_7_1200mv_0c_slow.vo in folder \"D:/altera/cpu_tb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481190190398 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1481190190438 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_tb_min_1200mv_0c_fast.vo D:/altera/cpu_tb/simulation/modelsim/ simulation " "Generated file cpu_tb_min_1200mv_0c_fast.vo in folder \"D:/altera/cpu_tb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481190190557 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1481190190601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_tb.vo D:/altera/cpu_tb/simulation/modelsim/ simulation " "Generated file cpu_tb.vo in folder \"D:/altera/cpu_tb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481190190722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_tb_7_1200mv_85c_v_slow.sdo D:/altera/cpu_tb/simulation/modelsim/ simulation " "Generated file cpu_tb_7_1200mv_85c_v_slow.sdo in folder \"D:/altera/cpu_tb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481190190850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_tb_7_1200mv_0c_v_slow.sdo D:/altera/cpu_tb/simulation/modelsim/ simulation " "Generated file cpu_tb_7_1200mv_0c_v_slow.sdo in folder \"D:/altera/cpu_tb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481190190975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_tb_min_1200mv_0c_v_fast.sdo D:/altera/cpu_tb/simulation/modelsim/ simulation " "Generated file cpu_tb_min_1200mv_0c_v_fast.sdo in folder \"D:/altera/cpu_tb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481190191104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_tb_v.sdo D:/altera/cpu_tb/simulation/modelsim/ simulation " "Generated file cpu_tb_v.sdo in folder \"D:/altera/cpu_tb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481190191233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481190191288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 15:13:11 2016 " "Processing ended: Thu Dec 08 15:13:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481190191288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481190191288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481190191288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481190191288 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus II Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481190191903 ""}
