;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB12_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB12_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB12_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB12_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB12_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB12_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

/* ir_clk */
ir_clk__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
ir_clk__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
ir_clk__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
ir_clk__CFG2_SRC_SEL_MASK EQU 0x07
ir_clk__INDEX EQU 0x04
ir_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ir_clk__PM_ACT_MSK EQU 0x10
ir_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ir_clk__PM_STBY_MSK EQU 0x10

/* us_clk */
us_clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
us_clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
us_clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
us_clk__CFG2_SRC_SEL_MASK EQU 0x07
us_clk__INDEX EQU 0x01
us_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
us_clk__PM_ACT_MSK EQU 0x02
us_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
us_clk__PM_STBY_MSK EQU 0x02

/* ir_l_out */
ir_l_out__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
ir_l_out__0__MASK EQU 0x04
ir_l_out__0__PC EQU CYREG_PRT12_PC2
ir_l_out__0__PORT EQU 12
ir_l_out__0__SHIFT EQU 2
ir_l_out__AG EQU CYREG_PRT12_AG
ir_l_out__BIE EQU CYREG_PRT12_BIE
ir_l_out__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ir_l_out__BYP EQU CYREG_PRT12_BYP
ir_l_out__DM0 EQU CYREG_PRT12_DM0
ir_l_out__DM1 EQU CYREG_PRT12_DM1
ir_l_out__DM2 EQU CYREG_PRT12_DM2
ir_l_out__DR EQU CYREG_PRT12_DR
ir_l_out__INP_DIS EQU CYREG_PRT12_INP_DIS
ir_l_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ir_l_out__MASK EQU 0x04
ir_l_out__PORT EQU 12
ir_l_out__PRT EQU CYREG_PRT12_PRT
ir_l_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ir_l_out__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ir_l_out__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ir_l_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ir_l_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ir_l_out__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ir_l_out__PS EQU CYREG_PRT12_PS
ir_l_out__SHIFT EQU 2
ir_l_out__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ir_l_out__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ir_l_out__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ir_l_out__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ir_l_out__SLW EQU CYREG_PRT12_SLW

/* ir_r_out */
ir_r_out__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
ir_r_out__0__MASK EQU 0x02
ir_r_out__0__PC EQU CYREG_PRT3_PC1
ir_r_out__0__PORT EQU 3
ir_r_out__0__SHIFT EQU 1
ir_r_out__AG EQU CYREG_PRT3_AG
ir_r_out__AMUX EQU CYREG_PRT3_AMUX
ir_r_out__BIE EQU CYREG_PRT3_BIE
ir_r_out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ir_r_out__BYP EQU CYREG_PRT3_BYP
ir_r_out__CTL EQU CYREG_PRT3_CTL
ir_r_out__DM0 EQU CYREG_PRT3_DM0
ir_r_out__DM1 EQU CYREG_PRT3_DM1
ir_r_out__DM2 EQU CYREG_PRT3_DM2
ir_r_out__DR EQU CYREG_PRT3_DR
ir_r_out__INP_DIS EQU CYREG_PRT3_INP_DIS
ir_r_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ir_r_out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ir_r_out__LCD_EN EQU CYREG_PRT3_LCD_EN
ir_r_out__MASK EQU 0x02
ir_r_out__PORT EQU 3
ir_r_out__PRT EQU CYREG_PRT3_PRT
ir_r_out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ir_r_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ir_r_out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ir_r_out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ir_r_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ir_r_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ir_r_out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ir_r_out__PS EQU CYREG_PRT3_PS
ir_r_out__SHIFT EQU 1
ir_r_out__SLW EQU CYREG_PRT3_SLW

/* us_b_isr */
us_b_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
us_b_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
us_b_isr__INTC_MASK EQU 0x40
us_b_isr__INTC_NUMBER EQU 6
us_b_isr__INTC_PRIOR_NUM EQU 7
us_b_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
us_b_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
us_b_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* us_f_isr */
us_f_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
us_f_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
us_f_isr__INTC_MASK EQU 0x80
us_f_isr__INTC_NUMBER EQU 7
us_f_isr__INTC_PRIOR_NUM EQU 7
us_f_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
us_f_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
us_f_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* us_l_isr */
us_l_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
us_l_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
us_l_isr__INTC_MASK EQU 0x100
us_l_isr__INTC_NUMBER EQU 8
us_l_isr__INTC_PRIOR_NUM EQU 7
us_l_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
us_l_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
us_l_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* us_r_isr */
us_r_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
us_r_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
us_r_isr__INTC_MASK EQU 0x200
us_r_isr__INTC_NUMBER EQU 9
us_r_isr__INTC_PRIOR_NUM EQU 7
us_r_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
us_r_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
us_r_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* motor_clk */
motor_clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
motor_clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
motor_clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
motor_clk__CFG2_SRC_SEL_MASK EQU 0x07
motor_clk__INDEX EQU 0x00
motor_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
motor_clk__PM_ACT_MSK EQU 0x01
motor_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
motor_clk__PM_STBY_MSK EQU 0x01

/* us_b_echo */
us_b_echo__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
us_b_echo__0__MASK EQU 0x01
us_b_echo__0__PC EQU CYREG_IO_PC_PRT15_PC0
us_b_echo__0__PORT EQU 15
us_b_echo__0__SHIFT EQU 0
us_b_echo__AG EQU CYREG_PRT15_AG
us_b_echo__AMUX EQU CYREG_PRT15_AMUX
us_b_echo__BIE EQU CYREG_PRT15_BIE
us_b_echo__BIT_MASK EQU CYREG_PRT15_BIT_MASK
us_b_echo__BYP EQU CYREG_PRT15_BYP
us_b_echo__CTL EQU CYREG_PRT15_CTL
us_b_echo__DM0 EQU CYREG_PRT15_DM0
us_b_echo__DM1 EQU CYREG_PRT15_DM1
us_b_echo__DM2 EQU CYREG_PRT15_DM2
us_b_echo__DR EQU CYREG_PRT15_DR
us_b_echo__INP_DIS EQU CYREG_PRT15_INP_DIS
us_b_echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
us_b_echo__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
us_b_echo__LCD_EN EQU CYREG_PRT15_LCD_EN
us_b_echo__MASK EQU 0x01
us_b_echo__PORT EQU 15
us_b_echo__PRT EQU CYREG_PRT15_PRT
us_b_echo__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
us_b_echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
us_b_echo__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
us_b_echo__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
us_b_echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
us_b_echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
us_b_echo__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
us_b_echo__PS EQU CYREG_PRT15_PS
us_b_echo__SHIFT EQU 0
us_b_echo__SLW EQU CYREG_PRT15_SLW

/* us_f_echo */
us_f_echo__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
us_f_echo__0__MASK EQU 0x02
us_f_echo__0__PC EQU CYREG_PRT0_PC1
us_f_echo__0__PORT EQU 0
us_f_echo__0__SHIFT EQU 1
us_f_echo__AG EQU CYREG_PRT0_AG
us_f_echo__AMUX EQU CYREG_PRT0_AMUX
us_f_echo__BIE EQU CYREG_PRT0_BIE
us_f_echo__BIT_MASK EQU CYREG_PRT0_BIT_MASK
us_f_echo__BYP EQU CYREG_PRT0_BYP
us_f_echo__CTL EQU CYREG_PRT0_CTL
us_f_echo__DM0 EQU CYREG_PRT0_DM0
us_f_echo__DM1 EQU CYREG_PRT0_DM1
us_f_echo__DM2 EQU CYREG_PRT0_DM2
us_f_echo__DR EQU CYREG_PRT0_DR
us_f_echo__INP_DIS EQU CYREG_PRT0_INP_DIS
us_f_echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
us_f_echo__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
us_f_echo__LCD_EN EQU CYREG_PRT0_LCD_EN
us_f_echo__MASK EQU 0x02
us_f_echo__PORT EQU 0
us_f_echo__PRT EQU CYREG_PRT0_PRT
us_f_echo__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
us_f_echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
us_f_echo__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
us_f_echo__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
us_f_echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
us_f_echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
us_f_echo__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
us_f_echo__PS EQU CYREG_PRT0_PS
us_f_echo__SHIFT EQU 1
us_f_echo__SLW EQU CYREG_PRT0_SLW

/* us_l_echo */
us_l_echo__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
us_l_echo__0__MASK EQU 0x80
us_l_echo__0__PC EQU CYREG_PRT0_PC7
us_l_echo__0__PORT EQU 0
us_l_echo__0__SHIFT EQU 7
us_l_echo__AG EQU CYREG_PRT0_AG
us_l_echo__AMUX EQU CYREG_PRT0_AMUX
us_l_echo__BIE EQU CYREG_PRT0_BIE
us_l_echo__BIT_MASK EQU CYREG_PRT0_BIT_MASK
us_l_echo__BYP EQU CYREG_PRT0_BYP
us_l_echo__CTL EQU CYREG_PRT0_CTL
us_l_echo__DM0 EQU CYREG_PRT0_DM0
us_l_echo__DM1 EQU CYREG_PRT0_DM1
us_l_echo__DM2 EQU CYREG_PRT0_DM2
us_l_echo__DR EQU CYREG_PRT0_DR
us_l_echo__INP_DIS EQU CYREG_PRT0_INP_DIS
us_l_echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
us_l_echo__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
us_l_echo__LCD_EN EQU CYREG_PRT0_LCD_EN
us_l_echo__MASK EQU 0x80
us_l_echo__PORT EQU 0
us_l_echo__PRT EQU CYREG_PRT0_PRT
us_l_echo__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
us_l_echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
us_l_echo__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
us_l_echo__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
us_l_echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
us_l_echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
us_l_echo__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
us_l_echo__PS EQU CYREG_PRT0_PS
us_l_echo__SHIFT EQU 7
us_l_echo__SLW EQU CYREG_PRT0_SLW

/* us_r_echo */
us_r_echo__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
us_r_echo__0__MASK EQU 0x08
us_r_echo__0__PC EQU CYREG_PRT12_PC3
us_r_echo__0__PORT EQU 12
us_r_echo__0__SHIFT EQU 3
us_r_echo__AG EQU CYREG_PRT12_AG
us_r_echo__BIE EQU CYREG_PRT12_BIE
us_r_echo__BIT_MASK EQU CYREG_PRT12_BIT_MASK
us_r_echo__BYP EQU CYREG_PRT12_BYP
us_r_echo__DM0 EQU CYREG_PRT12_DM0
us_r_echo__DM1 EQU CYREG_PRT12_DM1
us_r_echo__DM2 EQU CYREG_PRT12_DM2
us_r_echo__DR EQU CYREG_PRT12_DR
us_r_echo__INP_DIS EQU CYREG_PRT12_INP_DIS
us_r_echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
us_r_echo__MASK EQU 0x08
us_r_echo__PORT EQU 12
us_r_echo__PRT EQU CYREG_PRT12_PRT
us_r_echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
us_r_echo__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
us_r_echo__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
us_r_echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
us_r_echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
us_r_echo__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
us_r_echo__PS EQU CYREG_PRT12_PS
us_r_echo__SHIFT EQU 3
us_r_echo__SIO_CFG EQU CYREG_PRT12_SIO_CFG
us_r_echo__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
us_r_echo__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
us_r_echo__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
us_r_echo__SLW EQU CYREG_PRT12_SLW

/* motor_l_en */
motor_l_en__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
motor_l_en__0__MASK EQU 0x04
motor_l_en__0__PC EQU CYREG_PRT1_PC2
motor_l_en__0__PORT EQU 1
motor_l_en__0__SHIFT EQU 2
motor_l_en__AG EQU CYREG_PRT1_AG
motor_l_en__AMUX EQU CYREG_PRT1_AMUX
motor_l_en__BIE EQU CYREG_PRT1_BIE
motor_l_en__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor_l_en__BYP EQU CYREG_PRT1_BYP
motor_l_en__CTL EQU CYREG_PRT1_CTL
motor_l_en__DM0 EQU CYREG_PRT1_DM0
motor_l_en__DM1 EQU CYREG_PRT1_DM1
motor_l_en__DM2 EQU CYREG_PRT1_DM2
motor_l_en__DR EQU CYREG_PRT1_DR
motor_l_en__INP_DIS EQU CYREG_PRT1_INP_DIS
motor_l_en__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor_l_en__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor_l_en__LCD_EN EQU CYREG_PRT1_LCD_EN
motor_l_en__MASK EQU 0x04
motor_l_en__PORT EQU 1
motor_l_en__PRT EQU CYREG_PRT1_PRT
motor_l_en__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor_l_en__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor_l_en__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor_l_en__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor_l_en__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor_l_en__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor_l_en__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor_l_en__PS EQU CYREG_PRT1_PS
motor_l_en__SHIFT EQU 2
motor_l_en__SLW EQU CYREG_PRT1_SLW

/* motor_r_en */
motor_r_en__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
motor_r_en__0__MASK EQU 0x04
motor_r_en__0__PC EQU CYREG_PRT2_PC2
motor_r_en__0__PORT EQU 2
motor_r_en__0__SHIFT EQU 2
motor_r_en__AG EQU CYREG_PRT2_AG
motor_r_en__AMUX EQU CYREG_PRT2_AMUX
motor_r_en__BIE EQU CYREG_PRT2_BIE
motor_r_en__BIT_MASK EQU CYREG_PRT2_BIT_MASK
motor_r_en__BYP EQU CYREG_PRT2_BYP
motor_r_en__CTL EQU CYREG_PRT2_CTL
motor_r_en__DM0 EQU CYREG_PRT2_DM0
motor_r_en__DM1 EQU CYREG_PRT2_DM1
motor_r_en__DM2 EQU CYREG_PRT2_DM2
motor_r_en__DR EQU CYREG_PRT2_DR
motor_r_en__INP_DIS EQU CYREG_PRT2_INP_DIS
motor_r_en__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
motor_r_en__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
motor_r_en__LCD_EN EQU CYREG_PRT2_LCD_EN
motor_r_en__MASK EQU 0x04
motor_r_en__PORT EQU 2
motor_r_en__PRT EQU CYREG_PRT2_PRT
motor_r_en__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
motor_r_en__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
motor_r_en__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
motor_r_en__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
motor_r_en__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
motor_r_en__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
motor_r_en__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
motor_r_en__PS EQU CYREG_PRT2_PS
motor_r_en__SHIFT EQU 2
motor_r_en__SLW EQU CYREG_PRT2_SLW

/* us_b_timer */
us_b_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
us_b_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
us_b_timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
us_b_timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
us_b_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
us_b_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
us_b_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
us_b_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
us_b_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
us_b_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
us_b_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
us_b_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
us_b_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
us_b_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
us_b_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
us_b_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
us_b_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
us_b_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
us_b_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
us_b_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
us_b_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
us_b_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
us_b_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
us_b_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
us_b_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
us_b_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
us_b_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
us_b_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
us_b_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
us_b_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
us_b_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
us_b_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
us_b_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
us_b_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

/* us_f_timer */
us_f_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
us_f_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
us_f_timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
us_f_timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
us_f_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
us_f_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
us_f_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
us_f_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
us_f_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
us_f_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
us_f_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
us_f_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
us_f_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
us_f_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
us_f_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
us_f_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
us_f_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
us_f_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
us_f_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
us_f_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
us_f_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
us_f_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
us_f_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
us_f_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
us_f_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
us_f_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
us_f_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
us_f_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
us_f_timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
us_f_timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
us_f_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
us_f_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
us_f_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
us_f_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
us_f_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
us_f_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
us_f_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
us_f_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
us_f_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
us_f_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

/* us_l_timer */
us_l_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
us_l_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
us_l_timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
us_l_timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
us_l_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
us_l_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
us_l_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
us_l_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
us_l_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
us_l_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
us_l_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
us_l_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
us_l_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
us_l_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
us_l_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
us_l_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
us_l_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
us_l_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
us_l_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
us_l_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
us_l_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
us_l_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
us_l_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
us_l_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
us_l_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
us_l_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
us_l_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
us_l_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
us_l_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
us_l_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
us_l_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
us_l_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
us_l_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
us_l_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
us_l_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
us_l_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
us_l_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
us_l_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
us_l_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
us_l_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

/* us_r_timer */
us_r_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
us_r_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
us_r_timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
us_r_timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
us_r_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
us_r_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
us_r_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
us_r_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
us_r_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
us_r_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
us_r_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
us_r_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
us_r_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
us_r_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
us_r_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
us_r_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
us_r_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
us_r_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
us_r_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
us_r_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
us_r_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
us_r_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
us_r_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
us_r_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
us_r_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
us_r_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
us_r_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
us_r_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
us_r_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
us_r_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
us_r_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
us_r_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB11_F1

/* us_trigger */
us_trigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
us_trigger__0__MASK EQU 0x08
us_trigger__0__PC EQU CYREG_PRT0_PC3
us_trigger__0__PORT EQU 0
us_trigger__0__SHIFT EQU 3
us_trigger__AG EQU CYREG_PRT0_AG
us_trigger__AMUX EQU CYREG_PRT0_AMUX
us_trigger__BIE EQU CYREG_PRT0_BIE
us_trigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
us_trigger__BYP EQU CYREG_PRT0_BYP
us_trigger__CTL EQU CYREG_PRT0_CTL
us_trigger__DM0 EQU CYREG_PRT0_DM0
us_trigger__DM1 EQU CYREG_PRT0_DM1
us_trigger__DM2 EQU CYREG_PRT0_DM2
us_trigger__DR EQU CYREG_PRT0_DR
us_trigger__INP_DIS EQU CYREG_PRT0_INP_DIS
us_trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
us_trigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
us_trigger__LCD_EN EQU CYREG_PRT0_LCD_EN
us_trigger__MASK EQU 0x08
us_trigger__PORT EQU 0
us_trigger__PRT EQU CYREG_PRT0_PRT
us_trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
us_trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
us_trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
us_trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
us_trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
us_trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
us_trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
us_trigger__PS EQU CYREG_PRT0_PS
us_trigger__SHIFT EQU 3
us_trigger__SLW EQU CYREG_PRT0_SLW
us_trigger_pwm_PWMHW__CAP0 EQU CYREG_TMR3_CAP0
us_trigger_pwm_PWMHW__CAP1 EQU CYREG_TMR3_CAP1
us_trigger_pwm_PWMHW__CFG0 EQU CYREG_TMR3_CFG0
us_trigger_pwm_PWMHW__CFG1 EQU CYREG_TMR3_CFG1
us_trigger_pwm_PWMHW__CFG2 EQU CYREG_TMR3_CFG2
us_trigger_pwm_PWMHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
us_trigger_pwm_PWMHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
us_trigger_pwm_PWMHW__PER0 EQU CYREG_TMR3_PER0
us_trigger_pwm_PWMHW__PER1 EQU CYREG_TMR3_PER1
us_trigger_pwm_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
us_trigger_pwm_PWMHW__PM_ACT_MSK EQU 0x08
us_trigger_pwm_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
us_trigger_pwm_PWMHW__PM_STBY_MSK EQU 0x08
us_trigger_pwm_PWMHW__RT0 EQU CYREG_TMR3_RT0
us_trigger_pwm_PWMHW__RT1 EQU CYREG_TMR3_RT1
us_trigger_pwm_PWMHW__SR0 EQU CYREG_TMR3_SR0

/* ir_side_out */
ir_side_out__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
ir_side_out__0__MASK EQU 0x40
ir_side_out__0__PC EQU CYREG_PRT0_PC6
ir_side_out__0__PORT EQU 0
ir_side_out__0__SHIFT EQU 6
ir_side_out__AG EQU CYREG_PRT0_AG
ir_side_out__AMUX EQU CYREG_PRT0_AMUX
ir_side_out__BIE EQU CYREG_PRT0_BIE
ir_side_out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ir_side_out__BYP EQU CYREG_PRT0_BYP
ir_side_out__CTL EQU CYREG_PRT0_CTL
ir_side_out__DM0 EQU CYREG_PRT0_DM0
ir_side_out__DM1 EQU CYREG_PRT0_DM1
ir_side_out__DM2 EQU CYREG_PRT0_DM2
ir_side_out__DR EQU CYREG_PRT0_DR
ir_side_out__INP_DIS EQU CYREG_PRT0_INP_DIS
ir_side_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ir_side_out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ir_side_out__LCD_EN EQU CYREG_PRT0_LCD_EN
ir_side_out__MASK EQU 0x40
ir_side_out__PORT EQU 0
ir_side_out__PRT EQU CYREG_PRT0_PRT
ir_side_out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ir_side_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ir_side_out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ir_side_out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ir_side_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ir_side_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ir_side_out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ir_side_out__PS EQU CYREG_PRT0_PS
ir_side_out__SHIFT EQU 6
ir_side_out__SLW EQU CYREG_PRT0_SLW

/* motor_l_in1 */
motor_l_in1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
motor_l_in1__0__MASK EQU 0x20
motor_l_in1__0__PC EQU CYREG_PRT1_PC5
motor_l_in1__0__PORT EQU 1
motor_l_in1__0__SHIFT EQU 5
motor_l_in1__AG EQU CYREG_PRT1_AG
motor_l_in1__AMUX EQU CYREG_PRT1_AMUX
motor_l_in1__BIE EQU CYREG_PRT1_BIE
motor_l_in1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor_l_in1__BYP EQU CYREG_PRT1_BYP
motor_l_in1__CTL EQU CYREG_PRT1_CTL
motor_l_in1__DM0 EQU CYREG_PRT1_DM0
motor_l_in1__DM1 EQU CYREG_PRT1_DM1
motor_l_in1__DM2 EQU CYREG_PRT1_DM2
motor_l_in1__DR EQU CYREG_PRT1_DR
motor_l_in1__INP_DIS EQU CYREG_PRT1_INP_DIS
motor_l_in1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor_l_in1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor_l_in1__LCD_EN EQU CYREG_PRT1_LCD_EN
motor_l_in1__MASK EQU 0x20
motor_l_in1__PORT EQU 1
motor_l_in1__PRT EQU CYREG_PRT1_PRT
motor_l_in1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor_l_in1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor_l_in1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor_l_in1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor_l_in1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor_l_in1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor_l_in1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor_l_in1__PS EQU CYREG_PRT1_PS
motor_l_in1__SHIFT EQU 5
motor_l_in1__SLW EQU CYREG_PRT1_SLW

/* motor_l_in2 */
motor_l_in2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
motor_l_in2__0__MASK EQU 0x10
motor_l_in2__0__PC EQU CYREG_PRT1_PC4
motor_l_in2__0__PORT EQU 1
motor_l_in2__0__SHIFT EQU 4
motor_l_in2__AG EQU CYREG_PRT1_AG
motor_l_in2__AMUX EQU CYREG_PRT1_AMUX
motor_l_in2__BIE EQU CYREG_PRT1_BIE
motor_l_in2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor_l_in2__BYP EQU CYREG_PRT1_BYP
motor_l_in2__CTL EQU CYREG_PRT1_CTL
motor_l_in2__DM0 EQU CYREG_PRT1_DM0
motor_l_in2__DM1 EQU CYREG_PRT1_DM1
motor_l_in2__DM2 EQU CYREG_PRT1_DM2
motor_l_in2__DR EQU CYREG_PRT1_DR
motor_l_in2__INP_DIS EQU CYREG_PRT1_INP_DIS
motor_l_in2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor_l_in2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor_l_in2__LCD_EN EQU CYREG_PRT1_LCD_EN
motor_l_in2__MASK EQU 0x10
motor_l_in2__PORT EQU 1
motor_l_in2__PRT EQU CYREG_PRT1_PRT
motor_l_in2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor_l_in2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor_l_in2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor_l_in2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor_l_in2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor_l_in2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor_l_in2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor_l_in2__PS EQU CYREG_PRT1_PS
motor_l_in2__SHIFT EQU 4
motor_l_in2__SLW EQU CYREG_PRT1_SLW

/* motor_l_pwm */
motor_l_pwm_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
motor_l_pwm_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
motor_l_pwm_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
motor_l_pwm_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
motor_l_pwm_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
motor_l_pwm_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
motor_l_pwm_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
motor_l_pwm_PWMHW__PER0 EQU CYREG_TMR0_PER0
motor_l_pwm_PWMHW__PER1 EQU CYREG_TMR0_PER1
motor_l_pwm_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
motor_l_pwm_PWMHW__PM_ACT_MSK EQU 0x01
motor_l_pwm_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
motor_l_pwm_PWMHW__PM_STBY_MSK EQU 0x01
motor_l_pwm_PWMHW__RT0 EQU CYREG_TMR0_RT0
motor_l_pwm_PWMHW__RT1 EQU CYREG_TMR0_RT1
motor_l_pwm_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* motor_r_in1 */
motor_r_in1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
motor_r_in1__0__MASK EQU 0x20
motor_r_in1__0__PC EQU CYREG_PRT2_PC5
motor_r_in1__0__PORT EQU 2
motor_r_in1__0__SHIFT EQU 5
motor_r_in1__AG EQU CYREG_PRT2_AG
motor_r_in1__AMUX EQU CYREG_PRT2_AMUX
motor_r_in1__BIE EQU CYREG_PRT2_BIE
motor_r_in1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
motor_r_in1__BYP EQU CYREG_PRT2_BYP
motor_r_in1__CTL EQU CYREG_PRT2_CTL
motor_r_in1__DM0 EQU CYREG_PRT2_DM0
motor_r_in1__DM1 EQU CYREG_PRT2_DM1
motor_r_in1__DM2 EQU CYREG_PRT2_DM2
motor_r_in1__DR EQU CYREG_PRT2_DR
motor_r_in1__INP_DIS EQU CYREG_PRT2_INP_DIS
motor_r_in1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
motor_r_in1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
motor_r_in1__LCD_EN EQU CYREG_PRT2_LCD_EN
motor_r_in1__MASK EQU 0x20
motor_r_in1__PORT EQU 2
motor_r_in1__PRT EQU CYREG_PRT2_PRT
motor_r_in1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
motor_r_in1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
motor_r_in1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
motor_r_in1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
motor_r_in1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
motor_r_in1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
motor_r_in1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
motor_r_in1__PS EQU CYREG_PRT2_PS
motor_r_in1__SHIFT EQU 5
motor_r_in1__SLW EQU CYREG_PRT2_SLW

/* motor_r_in2 */
motor_r_in2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
motor_r_in2__0__MASK EQU 0x10
motor_r_in2__0__PC EQU CYREG_PRT2_PC4
motor_r_in2__0__PORT EQU 2
motor_r_in2__0__SHIFT EQU 4
motor_r_in2__AG EQU CYREG_PRT2_AG
motor_r_in2__AMUX EQU CYREG_PRT2_AMUX
motor_r_in2__BIE EQU CYREG_PRT2_BIE
motor_r_in2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
motor_r_in2__BYP EQU CYREG_PRT2_BYP
motor_r_in2__CTL EQU CYREG_PRT2_CTL
motor_r_in2__DM0 EQU CYREG_PRT2_DM0
motor_r_in2__DM1 EQU CYREG_PRT2_DM1
motor_r_in2__DM2 EQU CYREG_PRT2_DM2
motor_r_in2__DR EQU CYREG_PRT2_DR
motor_r_in2__INP_DIS EQU CYREG_PRT2_INP_DIS
motor_r_in2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
motor_r_in2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
motor_r_in2__LCD_EN EQU CYREG_PRT2_LCD_EN
motor_r_in2__MASK EQU 0x10
motor_r_in2__PORT EQU 2
motor_r_in2__PRT EQU CYREG_PRT2_PRT
motor_r_in2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
motor_r_in2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
motor_r_in2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
motor_r_in2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
motor_r_in2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
motor_r_in2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
motor_r_in2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
motor_r_in2__PS EQU CYREG_PRT2_PS
motor_r_in2__SHIFT EQU 4
motor_r_in2__SLW EQU CYREG_PRT2_SLW

/* motor_r_pwm */
motor_r_pwm_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
motor_r_pwm_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
motor_r_pwm_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
motor_r_pwm_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
motor_r_pwm_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
motor_r_pwm_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
motor_r_pwm_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
motor_r_pwm_PWMHW__PER0 EQU CYREG_TMR1_PER0
motor_r_pwm_PWMHW__PER1 EQU CYREG_TMR1_PER1
motor_r_pwm_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
motor_r_pwm_PWMHW__PM_ACT_MSK EQU 0x02
motor_r_pwm_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
motor_r_pwm_PWMHW__PM_STBY_MSK EQU 0x02
motor_r_pwm_PWMHW__RT0 EQU CYREG_TMR1_RT0
motor_r_pwm_PWMHW__RT1 EQU CYREG_TMR1_RT1
motor_r_pwm_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* motor_l_phaseA */
motor_l_phaseA__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
motor_l_phaseA__0__MASK EQU 0x40
motor_l_phaseA__0__PC EQU CYREG_PRT1_PC6
motor_l_phaseA__0__PORT EQU 1
motor_l_phaseA__0__SHIFT EQU 6
motor_l_phaseA__AG EQU CYREG_PRT1_AG
motor_l_phaseA__AMUX EQU CYREG_PRT1_AMUX
motor_l_phaseA__BIE EQU CYREG_PRT1_BIE
motor_l_phaseA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor_l_phaseA__BYP EQU CYREG_PRT1_BYP
motor_l_phaseA__CTL EQU CYREG_PRT1_CTL
motor_l_phaseA__DM0 EQU CYREG_PRT1_DM0
motor_l_phaseA__DM1 EQU CYREG_PRT1_DM1
motor_l_phaseA__DM2 EQU CYREG_PRT1_DM2
motor_l_phaseA__DR EQU CYREG_PRT1_DR
motor_l_phaseA__INP_DIS EQU CYREG_PRT1_INP_DIS
motor_l_phaseA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor_l_phaseA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor_l_phaseA__LCD_EN EQU CYREG_PRT1_LCD_EN
motor_l_phaseA__MASK EQU 0x40
motor_l_phaseA__PORT EQU 1
motor_l_phaseA__PRT EQU CYREG_PRT1_PRT
motor_l_phaseA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor_l_phaseA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor_l_phaseA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor_l_phaseA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor_l_phaseA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor_l_phaseA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor_l_phaseA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor_l_phaseA__PS EQU CYREG_PRT1_PS
motor_l_phaseA__SHIFT EQU 6
motor_l_phaseA__SLW EQU CYREG_PRT1_SLW

/* motor_l_phaseB */
motor_l_phaseB__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
motor_l_phaseB__0__MASK EQU 0x80
motor_l_phaseB__0__PC EQU CYREG_PRT1_PC7
motor_l_phaseB__0__PORT EQU 1
motor_l_phaseB__0__SHIFT EQU 7
motor_l_phaseB__AG EQU CYREG_PRT1_AG
motor_l_phaseB__AMUX EQU CYREG_PRT1_AMUX
motor_l_phaseB__BIE EQU CYREG_PRT1_BIE
motor_l_phaseB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor_l_phaseB__BYP EQU CYREG_PRT1_BYP
motor_l_phaseB__CTL EQU CYREG_PRT1_CTL
motor_l_phaseB__DM0 EQU CYREG_PRT1_DM0
motor_l_phaseB__DM1 EQU CYREG_PRT1_DM1
motor_l_phaseB__DM2 EQU CYREG_PRT1_DM2
motor_l_phaseB__DR EQU CYREG_PRT1_DR
motor_l_phaseB__INP_DIS EQU CYREG_PRT1_INP_DIS
motor_l_phaseB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor_l_phaseB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor_l_phaseB__LCD_EN EQU CYREG_PRT1_LCD_EN
motor_l_phaseB__MASK EQU 0x80
motor_l_phaseB__PORT EQU 1
motor_l_phaseB__PRT EQU CYREG_PRT1_PRT
motor_l_phaseB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor_l_phaseB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor_l_phaseB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor_l_phaseB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor_l_phaseB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor_l_phaseB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor_l_phaseB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor_l_phaseB__PS EQU CYREG_PRT1_PS
motor_l_phaseB__SHIFT EQU 7
motor_l_phaseB__SLW EQU CYREG_PRT1_SLW

/* motor_r_phaseA */
motor_r_phaseA__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
motor_r_phaseA__0__MASK EQU 0x04
motor_r_phaseA__0__PC EQU CYREG_IO_PC_PRT15_PC2
motor_r_phaseA__0__PORT EQU 15
motor_r_phaseA__0__SHIFT EQU 2
motor_r_phaseA__AG EQU CYREG_PRT15_AG
motor_r_phaseA__AMUX EQU CYREG_PRT15_AMUX
motor_r_phaseA__BIE EQU CYREG_PRT15_BIE
motor_r_phaseA__BIT_MASK EQU CYREG_PRT15_BIT_MASK
motor_r_phaseA__BYP EQU CYREG_PRT15_BYP
motor_r_phaseA__CTL EQU CYREG_PRT15_CTL
motor_r_phaseA__DM0 EQU CYREG_PRT15_DM0
motor_r_phaseA__DM1 EQU CYREG_PRT15_DM1
motor_r_phaseA__DM2 EQU CYREG_PRT15_DM2
motor_r_phaseA__DR EQU CYREG_PRT15_DR
motor_r_phaseA__INP_DIS EQU CYREG_PRT15_INP_DIS
motor_r_phaseA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
motor_r_phaseA__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
motor_r_phaseA__LCD_EN EQU CYREG_PRT15_LCD_EN
motor_r_phaseA__MASK EQU 0x04
motor_r_phaseA__PORT EQU 15
motor_r_phaseA__PRT EQU CYREG_PRT15_PRT
motor_r_phaseA__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
motor_r_phaseA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
motor_r_phaseA__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
motor_r_phaseA__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
motor_r_phaseA__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
motor_r_phaseA__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
motor_r_phaseA__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
motor_r_phaseA__PS EQU CYREG_PRT15_PS
motor_r_phaseA__SHIFT EQU 2
motor_r_phaseA__SLW EQU CYREG_PRT15_SLW

/* motor_r_phaseB */
motor_r_phaseB__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
motor_r_phaseB__0__MASK EQU 0x08
motor_r_phaseB__0__PC EQU CYREG_IO_PC_PRT15_PC3
motor_r_phaseB__0__PORT EQU 15
motor_r_phaseB__0__SHIFT EQU 3
motor_r_phaseB__AG EQU CYREG_PRT15_AG
motor_r_phaseB__AMUX EQU CYREG_PRT15_AMUX
motor_r_phaseB__BIE EQU CYREG_PRT15_BIE
motor_r_phaseB__BIT_MASK EQU CYREG_PRT15_BIT_MASK
motor_r_phaseB__BYP EQU CYREG_PRT15_BYP
motor_r_phaseB__CTL EQU CYREG_PRT15_CTL
motor_r_phaseB__DM0 EQU CYREG_PRT15_DM0
motor_r_phaseB__DM1 EQU CYREG_PRT15_DM1
motor_r_phaseB__DM2 EQU CYREG_PRT15_DM2
motor_r_phaseB__DR EQU CYREG_PRT15_DR
motor_r_phaseB__INP_DIS EQU CYREG_PRT15_INP_DIS
motor_r_phaseB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
motor_r_phaseB__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
motor_r_phaseB__LCD_EN EQU CYREG_PRT15_LCD_EN
motor_r_phaseB__MASK EQU 0x08
motor_r_phaseB__PORT EQU 15
motor_r_phaseB__PRT EQU CYREG_PRT15_PRT
motor_r_phaseB__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
motor_r_phaseB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
motor_r_phaseB__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
motor_r_phaseB__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
motor_r_phaseB__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
motor_r_phaseB__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
motor_r_phaseB__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
motor_r_phaseB__PS EQU CYREG_PRT15_PS
motor_r_phaseB__SHIFT EQU 3
motor_r_phaseB__SLW EQU CYREG_PRT15_SLW

/* color_sensor_s0 */
color_sensor_s0__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
color_sensor_s0__0__MASK EQU 0x80
color_sensor_s0__0__PC EQU CYREG_PRT2_PC7
color_sensor_s0__0__PORT EQU 2
color_sensor_s0__0__SHIFT EQU 7
color_sensor_s0__AG EQU CYREG_PRT2_AG
color_sensor_s0__AMUX EQU CYREG_PRT2_AMUX
color_sensor_s0__BIE EQU CYREG_PRT2_BIE
color_sensor_s0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
color_sensor_s0__BYP EQU CYREG_PRT2_BYP
color_sensor_s0__CTL EQU CYREG_PRT2_CTL
color_sensor_s0__DM0 EQU CYREG_PRT2_DM0
color_sensor_s0__DM1 EQU CYREG_PRT2_DM1
color_sensor_s0__DM2 EQU CYREG_PRT2_DM2
color_sensor_s0__DR EQU CYREG_PRT2_DR
color_sensor_s0__INP_DIS EQU CYREG_PRT2_INP_DIS
color_sensor_s0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
color_sensor_s0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
color_sensor_s0__LCD_EN EQU CYREG_PRT2_LCD_EN
color_sensor_s0__MASK EQU 0x80
color_sensor_s0__PORT EQU 2
color_sensor_s0__PRT EQU CYREG_PRT2_PRT
color_sensor_s0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
color_sensor_s0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
color_sensor_s0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
color_sensor_s0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
color_sensor_s0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
color_sensor_s0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
color_sensor_s0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
color_sensor_s0__PS EQU CYREG_PRT2_PS
color_sensor_s0__SHIFT EQU 7
color_sensor_s0__SLW EQU CYREG_PRT2_SLW

/* color_sensor_s1 */
color_sensor_s1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
color_sensor_s1__0__MASK EQU 0x02
color_sensor_s1__0__PC EQU CYREG_PRT2_PC1
color_sensor_s1__0__PORT EQU 2
color_sensor_s1__0__SHIFT EQU 1
color_sensor_s1__AG EQU CYREG_PRT2_AG
color_sensor_s1__AMUX EQU CYREG_PRT2_AMUX
color_sensor_s1__BIE EQU CYREG_PRT2_BIE
color_sensor_s1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
color_sensor_s1__BYP EQU CYREG_PRT2_BYP
color_sensor_s1__CTL EQU CYREG_PRT2_CTL
color_sensor_s1__DM0 EQU CYREG_PRT2_DM0
color_sensor_s1__DM1 EQU CYREG_PRT2_DM1
color_sensor_s1__DM2 EQU CYREG_PRT2_DM2
color_sensor_s1__DR EQU CYREG_PRT2_DR
color_sensor_s1__INP_DIS EQU CYREG_PRT2_INP_DIS
color_sensor_s1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
color_sensor_s1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
color_sensor_s1__LCD_EN EQU CYREG_PRT2_LCD_EN
color_sensor_s1__MASK EQU 0x02
color_sensor_s1__PORT EQU 2
color_sensor_s1__PRT EQU CYREG_PRT2_PRT
color_sensor_s1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
color_sensor_s1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
color_sensor_s1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
color_sensor_s1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
color_sensor_s1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
color_sensor_s1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
color_sensor_s1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
color_sensor_s1__PS EQU CYREG_PRT2_PS
color_sensor_s1__SHIFT EQU 1
color_sensor_s1__SLW EQU CYREG_PRT2_SLW

/* color_sensor_s2 */
color_sensor_s2__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
color_sensor_s2__0__MASK EQU 0x08
color_sensor_s2__0__PC EQU CYREG_PRT2_PC3
color_sensor_s2__0__PORT EQU 2
color_sensor_s2__0__SHIFT EQU 3
color_sensor_s2__AG EQU CYREG_PRT2_AG
color_sensor_s2__AMUX EQU CYREG_PRT2_AMUX
color_sensor_s2__BIE EQU CYREG_PRT2_BIE
color_sensor_s2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
color_sensor_s2__BYP EQU CYREG_PRT2_BYP
color_sensor_s2__CTL EQU CYREG_PRT2_CTL
color_sensor_s2__DM0 EQU CYREG_PRT2_DM0
color_sensor_s2__DM1 EQU CYREG_PRT2_DM1
color_sensor_s2__DM2 EQU CYREG_PRT2_DM2
color_sensor_s2__DR EQU CYREG_PRT2_DR
color_sensor_s2__INP_DIS EQU CYREG_PRT2_INP_DIS
color_sensor_s2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
color_sensor_s2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
color_sensor_s2__LCD_EN EQU CYREG_PRT2_LCD_EN
color_sensor_s2__MASK EQU 0x08
color_sensor_s2__PORT EQU 2
color_sensor_s2__PRT EQU CYREG_PRT2_PRT
color_sensor_s2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
color_sensor_s2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
color_sensor_s2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
color_sensor_s2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
color_sensor_s2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
color_sensor_s2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
color_sensor_s2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
color_sensor_s2__PS EQU CYREG_PRT2_PS
color_sensor_s2__SHIFT EQU 3
color_sensor_s2__SLW EQU CYREG_PRT2_SLW

/* color_sensor_s3 */
color_sensor_s3__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
color_sensor_s3__0__MASK EQU 0x40
color_sensor_s3__0__PC EQU CYREG_PRT2_PC6
color_sensor_s3__0__PORT EQU 2
color_sensor_s3__0__SHIFT EQU 6
color_sensor_s3__AG EQU CYREG_PRT2_AG
color_sensor_s3__AMUX EQU CYREG_PRT2_AMUX
color_sensor_s3__BIE EQU CYREG_PRT2_BIE
color_sensor_s3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
color_sensor_s3__BYP EQU CYREG_PRT2_BYP
color_sensor_s3__CTL EQU CYREG_PRT2_CTL
color_sensor_s3__DM0 EQU CYREG_PRT2_DM0
color_sensor_s3__DM1 EQU CYREG_PRT2_DM1
color_sensor_s3__DM2 EQU CYREG_PRT2_DM2
color_sensor_s3__DR EQU CYREG_PRT2_DR
color_sensor_s3__INP_DIS EQU CYREG_PRT2_INP_DIS
color_sensor_s3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
color_sensor_s3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
color_sensor_s3__LCD_EN EQU CYREG_PRT2_LCD_EN
color_sensor_s3__MASK EQU 0x40
color_sensor_s3__PORT EQU 2
color_sensor_s3__PRT EQU CYREG_PRT2_PRT
color_sensor_s3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
color_sensor_s3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
color_sensor_s3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
color_sensor_s3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
color_sensor_s3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
color_sensor_s3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
color_sensor_s3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
color_sensor_s3__PS EQU CYREG_PRT2_PS
color_sensor_s3__SHIFT EQU 6
color_sensor_s3__SLW EQU CYREG_PRT2_SLW

/* ir_l_status_reg */
ir_l_status_reg_sts_sts_reg__0__MASK EQU 0x01
ir_l_status_reg_sts_sts_reg__0__POS EQU 0
ir_l_status_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ir_l_status_reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
ir_l_status_reg_sts_sts_reg__MASK EQU 0x01
ir_l_status_reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB06_MSK
ir_l_status_reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ir_l_status_reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ir_l_status_reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ir_l_status_reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
ir_l_status_reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
ir_l_status_reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* ir_r_status_reg */
ir_r_status_reg_sts_sts_reg__0__MASK EQU 0x01
ir_r_status_reg_sts_sts_reg__0__POS EQU 0
ir_r_status_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ir_r_status_reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
ir_r_status_reg_sts_sts_reg__MASK EQU 0x01
ir_r_status_reg_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB07_MSK
ir_r_status_reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ir_r_status_reg_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* motor_l_quaddec */
motor_l_quaddec_bQuadDec_Stsreg__0__MASK EQU 0x01
motor_l_quaddec_bQuadDec_Stsreg__0__POS EQU 0
motor_l_quaddec_bQuadDec_Stsreg__1__MASK EQU 0x02
motor_l_quaddec_bQuadDec_Stsreg__1__POS EQU 1
motor_l_quaddec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
motor_l_quaddec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
motor_l_quaddec_bQuadDec_Stsreg__2__MASK EQU 0x04
motor_l_quaddec_bQuadDec_Stsreg__2__POS EQU 2
motor_l_quaddec_bQuadDec_Stsreg__3__MASK EQU 0x08
motor_l_quaddec_bQuadDec_Stsreg__3__POS EQU 3
motor_l_quaddec_bQuadDec_Stsreg__MASK EQU 0x0F
motor_l_quaddec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
motor_l_quaddec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
motor_l_quaddec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
motor_l_quaddec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
motor_l_quaddec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
motor_l_quaddec_isr__INTC_MASK EQU 0x01
motor_l_quaddec_isr__INTC_NUMBER EQU 0
motor_l_quaddec_isr__INTC_PRIOR_NUM EQU 7
motor_l_quaddec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
motor_l_quaddec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
motor_l_quaddec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* motor_r_quaddec */
motor_r_quaddec_bQuadDec_Stsreg__0__MASK EQU 0x01
motor_r_quaddec_bQuadDec_Stsreg__0__POS EQU 0
motor_r_quaddec_bQuadDec_Stsreg__1__MASK EQU 0x02
motor_r_quaddec_bQuadDec_Stsreg__1__POS EQU 1
motor_r_quaddec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
motor_r_quaddec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
motor_r_quaddec_bQuadDec_Stsreg__2__MASK EQU 0x04
motor_r_quaddec_bQuadDec_Stsreg__2__POS EQU 2
motor_r_quaddec_bQuadDec_Stsreg__3__MASK EQU 0x08
motor_r_quaddec_bQuadDec_Stsreg__3__POS EQU 3
motor_r_quaddec_bQuadDec_Stsreg__MASK EQU 0x0F
motor_r_quaddec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
motor_r_quaddec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
motor_r_quaddec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
motor_r_quaddec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
motor_r_quaddec_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
motor_r_quaddec_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
motor_r_quaddec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
motor_r_quaddec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
motor_r_quaddec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
motor_r_quaddec_isr__INTC_MASK EQU 0x02
motor_r_quaddec_isr__INTC_NUMBER EQU 1
motor_r_quaddec_isr__INTC_PRIOR_NUM EQU 7
motor_r_quaddec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
motor_r_quaddec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
motor_r_quaddec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* color_sensor_clk */
color_sensor_clk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
color_sensor_clk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
color_sensor_clk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
color_sensor_clk__CFG2_SRC_SEL_MASK EQU 0x07
color_sensor_clk__INDEX EQU 0x03
color_sensor_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
color_sensor_clk__PM_ACT_MSK EQU 0x08
color_sensor_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
color_sensor_clk__PM_STBY_MSK EQU 0x08

/* color_sensor_led */
color_sensor_led__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
color_sensor_led__0__MASK EQU 0x01
color_sensor_led__0__PC EQU CYREG_PRT2_PC0
color_sensor_led__0__PORT EQU 2
color_sensor_led__0__SHIFT EQU 0
color_sensor_led__AG EQU CYREG_PRT2_AG
color_sensor_led__AMUX EQU CYREG_PRT2_AMUX
color_sensor_led__BIE EQU CYREG_PRT2_BIE
color_sensor_led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
color_sensor_led__BYP EQU CYREG_PRT2_BYP
color_sensor_led__CTL EQU CYREG_PRT2_CTL
color_sensor_led__DM0 EQU CYREG_PRT2_DM0
color_sensor_led__DM1 EQU CYREG_PRT2_DM1
color_sensor_led__DM2 EQU CYREG_PRT2_DM2
color_sensor_led__DR EQU CYREG_PRT2_DR
color_sensor_led__INP_DIS EQU CYREG_PRT2_INP_DIS
color_sensor_led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
color_sensor_led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
color_sensor_led__LCD_EN EQU CYREG_PRT2_LCD_EN
color_sensor_led__MASK EQU 0x01
color_sensor_led__PORT EQU 2
color_sensor_led__PRT EQU CYREG_PRT2_PRT
color_sensor_led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
color_sensor_led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
color_sensor_led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
color_sensor_led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
color_sensor_led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
color_sensor_led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
color_sensor_led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
color_sensor_led__PS EQU CYREG_PRT2_PS
color_sensor_led__SHIFT EQU 0
color_sensor_led__SLW EQU CYREG_PRT2_SLW

/* color_sensor_out */
color_sensor_out__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
color_sensor_out__0__MASK EQU 0x01
color_sensor_out__0__PC EQU CYREG_PRT12_PC0
color_sensor_out__0__PORT EQU 12
color_sensor_out__0__SHIFT EQU 0
color_sensor_out__AG EQU CYREG_PRT12_AG
color_sensor_out__BIE EQU CYREG_PRT12_BIE
color_sensor_out__BIT_MASK EQU CYREG_PRT12_BIT_MASK
color_sensor_out__BYP EQU CYREG_PRT12_BYP
color_sensor_out__DM0 EQU CYREG_PRT12_DM0
color_sensor_out__DM1 EQU CYREG_PRT12_DM1
color_sensor_out__DM2 EQU CYREG_PRT12_DM2
color_sensor_out__DR EQU CYREG_PRT12_DR
color_sensor_out__INP_DIS EQU CYREG_PRT12_INP_DIS
color_sensor_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
color_sensor_out__MASK EQU 0x01
color_sensor_out__PORT EQU 12
color_sensor_out__PRT EQU CYREG_PRT12_PRT
color_sensor_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
color_sensor_out__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
color_sensor_out__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
color_sensor_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
color_sensor_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
color_sensor_out__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
color_sensor_out__PS EQU CYREG_PRT12_PS
color_sensor_out__SHIFT EQU 0
color_sensor_out__SIO_CFG EQU CYREG_PRT12_SIO_CFG
color_sensor_out__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
color_sensor_out__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
color_sensor_out__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
color_sensor_out__SLW EQU CYREG_PRT12_SLW

/* color_sensor_pwm */
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
color_sensor_pwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
color_sensor_pwm_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
color_sensor_pwm_PWMUDB_genblk8_stsreg__0__POS EQU 0
color_sensor_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
color_sensor_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
color_sensor_pwm_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
color_sensor_pwm_PWMUDB_genblk8_stsreg__2__POS EQU 2
color_sensor_pwm_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
color_sensor_pwm_PWMUDB_genblk8_stsreg__3__POS EQU 3
color_sensor_pwm_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
color_sensor_pwm_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
color_sensor_pwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
color_sensor_pwm_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1

/* ir_l_posedge_isr */
ir_l_posedge_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ir_l_posedge_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ir_l_posedge_isr__INTC_MASK EQU 0x08
ir_l_posedge_isr__INTC_NUMBER EQU 3
ir_l_posedge_isr__INTC_PRIOR_NUM EQU 7
ir_l_posedge_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ir_l_posedge_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ir_l_posedge_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ir_r_posedge_isr */
ir_r_posedge_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ir_r_posedge_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ir_r_posedge_isr__INTC_MASK EQU 0x10
ir_r_posedge_isr__INTC_NUMBER EQU 4
ir_r_posedge_isr__INTC_PRIOR_NUM EQU 7
ir_r_posedge_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
ir_r_posedge_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ir_r_posedge_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* p_controller_isr */
p_controller_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
p_controller_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
p_controller_isr__INTC_MASK EQU 0x80000
p_controller_isr__INTC_NUMBER EQU 19
p_controller_isr__INTC_PRIOR_NUM EQU 7
p_controller_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
p_controller_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
p_controller_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* color_sensor_creg */
color_sensor_creg_Sync_ctrl_reg__0__MASK EQU 0x01
color_sensor_creg_Sync_ctrl_reg__0__POS EQU 0
color_sensor_creg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
color_sensor_creg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
color_sensor_creg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
color_sensor_creg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
color_sensor_creg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
color_sensor_creg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
color_sensor_creg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
color_sensor_creg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
color_sensor_creg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
color_sensor_creg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
color_sensor_creg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
color_sensor_creg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
color_sensor_creg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
color_sensor_creg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
color_sensor_creg_Sync_ctrl_reg__MASK EQU 0x01
color_sensor_creg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
color_sensor_creg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
color_sensor_creg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* color_sensor_ready */
color_sensor_ready__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
color_sensor_ready__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
color_sensor_ready__INTC_MASK EQU 0x04
color_sensor_ready__INTC_NUMBER EQU 2
color_sensor_ready__INTC_PRIOR_NUM EQU 7
color_sensor_ready__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
color_sensor_ready__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
color_sensor_ready__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ir_side_status_reg */
ir_side_status_reg_sts_sts_reg__0__MASK EQU 0x01
ir_side_status_reg_sts_sts_reg__0__POS EQU 0
ir_side_status_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
ir_side_status_reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
ir_side_status_reg_sts_sts_reg__MASK EQU 0x01
ir_side_status_reg_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
ir_side_status_reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
ir_side_status_reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
ir_side_status_reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
ir_side_status_reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
ir_side_status_reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
ir_side_status_reg_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* p_controller_timer */
p_controller_timer_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
p_controller_timer_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
p_controller_timer_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
p_controller_timer_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
p_controller_timer_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
p_controller_timer_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
p_controller_timer_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
p_controller_timer_TimerHW__PER0 EQU CYREG_TMR2_PER0
p_controller_timer_TimerHW__PER1 EQU CYREG_TMR2_PER1
p_controller_timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
p_controller_timer_TimerHW__PM_ACT_MSK EQU 0x04
p_controller_timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
p_controller_timer_TimerHW__PM_STBY_MSK EQU 0x04
p_controller_timer_TimerHW__RT0 EQU CYREG_TMR2_RT0
p_controller_timer_TimerHW__RT1 EQU CYREG_TMR2_RT1
p_controller_timer_TimerHW__SR0 EQU CYREG_TMR2_SR0

/* ir_side_posedge_isr */
ir_side_posedge_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ir_side_posedge_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ir_side_posedge_isr__INTC_MASK EQU 0x20
ir_side_posedge_isr__INTC_NUMBER EQU 5
ir_side_posedge_isr__INTC_PRIOR_NUM EQU 7
ir_side_posedge_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
ir_side_posedge_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ir_side_posedge_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* color_sensor_counter */
color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
color_sensor_counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
color_sensor_counter_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
color_sensor_counter_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
color_sensor_counter_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
color_sensor_counter_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
color_sensor_counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
color_sensor_counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
color_sensor_counter_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
color_sensor_counter_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
color_sensor_counter_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
color_sensor_counter_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
color_sensor_counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
color_sensor_counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
color_sensor_counter_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
color_sensor_counter_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
color_sensor_counter_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
color_sensor_counter_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
color_sensor_counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
color_sensor_counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
color_sensor_counter_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
color_sensor_counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
color_sensor_counter_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
color_sensor_counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
color_sensor_counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
color_sensor_counter_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
color_sensor_counter_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B1_UDB07_F1
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
color_sensor_counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
color_sensor_counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
color_sensor_counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
color_sensor_counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
color_sensor_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
color_sensor_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
color_sensor_counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
color_sensor_counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
color_sensor_counter_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
color_sensor_counter_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
color_sensor_counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
color_sensor_counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
color_sensor_counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
color_sensor_counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
color_sensor_counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
color_sensor_counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
color_sensor_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
color_sensor_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000003FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
