<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="777">AND-OR-Invert</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>AND-OR-Invert</h1>
<hr/>

<p> </p>

<p><strong>AND-OR-Invert</strong> (AOI) logic and AOI gates are two-level compound (or complex) logic functions constructed from the combination of one or more <a href="AND_gate" title="wikilink">AND gates</a> followed by a <a href="NOR_gate" title="wikilink">NOR gate</a>. Construction of AOI cells is particularly efficient using <a class="uri" href="CMOS" title="wikilink">CMOS</a> technology where the total number of transistor gates can be compared to the same construction using <a href="NAND_logic" title="wikilink">NAND logic</a> or <a href="NOR_logic" title="wikilink">NOR logic</a>. The complement of AOI Logic is <a class="uri" href="OR-AND-Invert" title="wikilink">OR-AND-Invert</a> (OAI) logic where the OR gates precede a NAND gate.</p>
<h2 id="logic-operations">Logic operations</h2>

<p>AOI gates perform one or more <a href="logical_and" title="wikilink">AND</a> operations followed by an <a href="logical_or" title="wikilink">OR</a> operation and then an inversion. For example, a 2-2 AOI gate can be represented by the <a href="Boolean_algebra_(logic)" title="wikilink">boolean equation</a> and <a href="truth_table" title="wikilink">truth table</a>:</p>

<p>

<math display="inline" id="AND-OR-Invert:0">
 <semantics>
  <mrow>
   <mi>F</mi>
   <mo>=</mo>
   <mover accent="true">
    <mrow>
     <mrow>
      <mo stretchy="false">(</mo>
      <mrow>
       <mi>A</mi>
       <mo>∧</mo>
       <mi>B</mi>
      </mrow>
      <mo stretchy="false">)</mo>
     </mrow>
     <mo>∨</mo>
     <mrow>
      <mo stretchy="false">(</mo>
      <mrow>
       <mi>C</mi>
       <mo>∧</mo>
       <mi>D</mi>
      </mrow>
      <mo stretchy="false">)</mo>
     </mrow>
    </mrow>
    <mo>¯</mo>
   </mover>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <eq></eq>
    <ci>F</ci>
    <apply>
     <ci>normal-¯</ci>
     <apply>
      <or></or>
      <apply>
       <and></and>
       <ci>A</ci>
       <ci>B</ci>
      </apply>
      <apply>
       <and></and>
       <ci>C</ci>
       <ci>D</ci>
      </apply>
     </apply>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   F=\overline{(A\wedge B)\vee(C\wedge D)}
  </annotation>
 </semantics>
</math>

</p>
<table>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>2-2 AOI</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><strong>INPUT</strong><br/>
A   B   C   D</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>X</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>X</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>X</p></td>
</tr>
</tbody>
</table>

<p>A 2-1 AOI gate can be represented by following the boolean equation and truth table:</p>

<p>

<math display="inline" id="AND-OR-Invert:1">
 <semantics>
  <mrow>
   <mi>F</mi>
   <mo>=</mo>
   <mover accent="true">
    <mrow>
     <mi>A</mi>
     <mo>∨</mo>
     <mrow>
      <mo stretchy="false">(</mo>
      <mrow>
       <mi>B</mi>
       <mo>∧</mo>
       <mi>C</mi>
      </mrow>
      <mo stretchy="false">)</mo>
     </mrow>
    </mrow>
    <mo>¯</mo>
   </mover>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <eq></eq>
    <ci>F</ci>
    <apply>
     <ci>normal-¯</ci>
     <apply>
      <or></or>
      <ci>A</ci>
      <apply>
       <and></and>
       <ci>B</ci>
       <ci>C</ci>
      </apply>
     </apply>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   F=\overline{A\vee(B\wedge C)}
  </annotation>
 </semantics>
</math>

</p>
<table>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>2-1 AOI</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><strong>INPUT</strong><br/>
A   B   C</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
</tr>
</tbody>
</table>

<p>Larger AOI gates, such as 4-3 AOI or 3-3-3 AOI can also be used.</p>
<h2 id="electronic-implementation">Electronic implementation</h2>

<p> AOI and OAI gates can be readily implemented in <a class="uri" href="CMOS" title="wikilink">CMOS</a> circuitry. AOI gates are particularly advantaged in that the total number of transistors (or gates) is less than if the AND, NOT, and OR functions were implemented separately. This results in increased speed, reduced power, smaller area, and potentially lower fabrication cost. For example, a 2-1 AOI gate can be constructed with 6 transistors in CMOS compared to 10 transistors using a 2-input NAND gate (4 transistors), an inverter (2 transistors), and a 2-input NOR gate (4 transistors).</p>

<p>In <a href="NMOS_logic" title="wikilink">NMOS logic</a>, only the lower half of the CMOS circuit is used, in combination with a load device, or pull-up transistor (typically a <a href="Depletion-load_NMOS_logic" title="wikilink">depletion load</a> or a <a href="Dynamic_logic_(digital_electronics)" title="wikilink">dynamic load</a>).</p>

<p>AOI gates are similarly efficient in <a href="transistor–transistor_logic" title="wikilink">transistor–transistor logic</a> (TTL). The <a href="List_of_7400_series_integrated_circuits" title="wikilink">TTL 7400 line</a> included a number of AOI gate parts, such as the 7451 dual 2-wide 2-input AND-OR-invert gate and the 7464 4-2-3-2-input AND-OR-invert gate.</p>
<h2 id="references">References</h2>
<ul>
<li></li>
<li></li>
</ul>

<p>"</p>

<p><a href="Category:Logic_gates" title="wikilink">AOI gate</a></p>
</body>
</html>
