
````````````````````````````````````````````````````````````**WEEK_!**````````````````````````````````````````````````````````````

```````````````````````````````````````````````````````````**DESCRIPTION**```````````````````````````````````````````````````````````

The vivado application is installed
Then a new project is created with 'VERILOG' as target language.
Then adder.v file is imported and then basys 3 board selected
Once window opened syntax checking operation updated to vivado and restarted
Then simulation source testbench is added and elaborated design is verified
Then simulation is runned and the output graph is displayed


````````````````````````````````````````````````````````````**INFERENCE**`````````````````````````````````````````````````````````````````


Thus vivado software is installed and the sample file is excecuted. By the tutorial, we have got some idea on the tools in vivado and basic operation carried out i
in digital VLSI basics



````````````````````````````````````````````````````````````**RESULT**``````````````````````````````````````````````````````````````

Thus the vivado software has been installed successfully and target language selected with successful file excecution
