# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab8_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlib nios_system
# ** Warning: (vlib-34) Library already exists at "nios_system".
# 
# vmap nios_system nios_system
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet nios_system nios_system 
# Modifying modelsim.ini
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis {D:/UIUC/ECE385/final_project/nios_system/synthesis/nios_system.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:35 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis" D:/UIUC/ECE385/final_project/nios_system/synthesis/nios_system.v 
# -- Compiling module nios_system
# 
# Top level modules:
# 	nios_system
# End time: 15:26:35 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:35 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 15:26:35 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:35 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 15:26:35 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:35 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 
# -- Compiling module nios_system_mm_interconnect_0
# 
# Top level modules:
# 	nios_system_mm_interconnect_0
# End time: 15:26:36 on Nov 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:36 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module nios_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios_system_mm_interconnect_0_avalon_st_adapter
# End time: 15:26:36 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:36 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 15:26:36 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:36 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v 
# -- Compiling module nios_system_sysid_qsys_0
# 
# Top level modules:
# 	nios_system_sysid_qsys_0
# End time: 15:26:36 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_sdram_pll.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:36 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_sdram_pll.v 
# -- Compiling module nios_system_sdram_pll_dffpipe_l2c
# -- Compiling module nios_system_sdram_pll_stdsync_sv6
# -- Compiling module nios_system_sdram_pll_altpll_lqa2
# -- Compiling module nios_system_sdram_pll
# 
# Top level modules:
# 	nios_system_sdram_pll
# End time: 15:26:36 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:36 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_sdram.v 
# -- Compiling module nios_system_sdram_input_efifo_module
# -- Compiling module nios_system_sdram
# 
# Top level modules:
# 	nios_system_sdram
# End time: 15:26:36 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_otg_hpi_data.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:36 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_otg_hpi_data.v 
# -- Compiling module nios_system_otg_hpi_data
# 
# Top level modules:
# 	nios_system_otg_hpi_data
# End time: 15:26:36 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:36 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v 
# -- Compiling module nios_system_otg_hpi_cs
# 
# Top level modules:
# 	nios_system_otg_hpi_cs
# End time: 15:26:36 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_otg_hpi_address.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:36 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_otg_hpi_address.v 
# -- Compiling module nios_system_otg_hpi_address
# 
# Top level modules:
# 	nios_system_otg_hpi_address
# End time: 15:26:36 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:36 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v 
# -- Compiling module nios_system_onchip_memory2_0
# 
# Top level modules:
# 	nios_system_onchip_memory2_0
# End time: 15:26:36 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:36 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v 
# -- Compiling module nios_system_nios2_qsys_0
# 
# Top level modules:
# 	nios_system_nios2_qsys_0
# End time: 15:26:37 on Nov 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:37 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v 
# -- Compiling module nios_system_nios2_qsys_0_cpu_register_bank_a_module
# -- Compiling module nios_system_nios2_qsys_0_cpu_register_bank_b_module
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_debug
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_break
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_itrace
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_td_mode
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_fifo
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_pib
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci_im
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_performance_monitors
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_avalon_reg
# -- Compiling module nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_ocimem
# -- Compiling module nios_system_nios2_qsys_0_cpu_nios2_oci
# -- Compiling module nios_system_nios2_qsys_0_cpu
# 
# Top level modules:
# 	nios_system_nios2_qsys_0_cpu_nios2_performance_monitors
# 	nios_system_nios2_qsys_0_cpu
# End time: 15:26:37 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:37 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v 
# -- Compiling module nios_system_nios2_qsys_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios_system_nios2_qsys_0_cpu_debug_slave_sysclk
# End time: 15:26:37 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:37 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v 
# -- Compiling module nios_system_nios2_qsys_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios_system_nios2_qsys_0_cpu_debug_slave_tck
# End time: 15:26:37 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:37 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v 
# -- Compiling module nios_system_nios2_qsys_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios_system_nios2_qsys_0_cpu_debug_slave_wrapper
# End time: 15:26:37 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:37 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v 
# -- Compiling module nios_system_nios2_qsys_0_cpu_test_bench
# 
# Top level modules:
# 	nios_system_nios2_qsys_0_cpu_test_bench
# End time: 15:26:37 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:37 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 
# -- Compiling module nios_system_jtag_uart_0_sim_scfifo_w
# -- Compiling module nios_system_jtag_uart_0_scfifo_w
# -- Compiling module nios_system_jtag_uart_0_sim_scfifo_r
# -- Compiling module nios_system_jtag_uart_0_scfifo_r
# -- Compiling module nios_system_jtag_uart_0
# 
# Top level modules:
# 	nios_system_jtag_uart_0
# End time: 15:26:37 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules {D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_Keycode.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:37 on Nov 26,2016
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules" D:/UIUC/ECE385/final_project/nios_system/synthesis/submodules/nios_system_Keycode.v 
# -- Compiling module nios_system_Keycode
# 
# Top level modules:
# 	nios_system_Keycode
# End time: 15:26:37 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UIUC/ECE385/final_project {D:/UIUC/ECE385/final_project/tristate.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:37 on Nov 26,2016
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UIUC/ECE385/final_project" D:/UIUC/ECE385/final_project/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 15:26:37 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UIUC/ECE385/final_project {D:/UIUC/ECE385/final_project/VGA_controller.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:38 on Nov 26,2016
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UIUC/ECE385/final_project" D:/UIUC/ECE385/final_project/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 15:26:38 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UIUC/ECE385/final_project {D:/UIUC/ECE385/final_project/hpi_io_intf.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:38 on Nov 26,2016
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UIUC/ECE385/final_project" D:/UIUC/ECE385/final_project/hpi_io_intf.sv 
# -- Compiling module hpi_io_intf
# ** Error: D:/UIUC/ECE385/final_project/hpi_io_intf.sv(23): (vlog-2110) Illegal reference to net "OTG_ADDR".
# 
# ** Error: D:/UIUC/ECE385/final_project/hpi_io_intf.sv(24): (vlog-2110) Illegal reference to net "OTG_RD_N".
# 
# ** Error: D:/UIUC/ECE385/final_project/hpi_io_intf.sv(25): (vlog-2110) Illegal reference to net "OTG_WR_N".
# 
# ** Error: D:/UIUC/ECE385/final_project/hpi_io_intf.sv(26): (vlog-2110) Illegal reference to net "OTG_CS_N".
# 
# ** Error: D:/UIUC/ECE385/final_project/hpi_io_intf.sv(34): (vlog-2110) Illegal reference to net "OTG_ADDR".
# 
# ** Error: D:/UIUC/ECE385/final_project/hpi_io_intf.sv(35): (vlog-2110) Illegal reference to net "OTG_RD_N".
# 
# ** Error: D:/UIUC/ECE385/final_project/hpi_io_intf.sv(36): (vlog-2110) Illegal reference to net "OTG_WR_N".
# 
# ** Error: D:/UIUC/ECE385/final_project/hpi_io_intf.sv(37): (vlog-2110) Illegal reference to net "OTG_CS_N".
# 
# End time: 15:26:38 on Nov 26,2016, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/altera/15.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab8_run_msim_rtl_systemverilog.do line 33
# C:/altera/15.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/UIUC/ECE385/final_project {D:/UIUC/ECE385/final_project/hpi_io_intf.sv}"
