{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1523322057831 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1523322057834 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1523322057837 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1523322057839 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "TimeQuest Timing Analyzer " "Smart recompilation skipped module TimeQuest Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1523322057840 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1523322057843 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1523322057843 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AH22 " "New assignment LOCATION with value PIN_AH22 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AF26 " "New assignment LOCATION with value PIN_AF26 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AE20 " "New assignment LOCATION with value PIN_AE20 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AG23 " "New assignment LOCATION with value PIN_AG23 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AF20 " "New assignment LOCATION with value PIN_AF20 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AH26 " "New assignment LOCATION with value PIN_AH26 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AH23 " "New assignment LOCATION with value PIN_AH23 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AG26 " "New assignment LOCATION with value PIN_AG26 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AB22 " "New assignment LOCATION with value PIN_AB22 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AC15 " "New assignment LOCATION with value PIN_AC15 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AB21 " "New assignment LOCATION with value PIN_AB21 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_Y17 " "New assignment LOCATION with value PIN_Y17 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AC21 " "New assignment LOCATION with value PIN_AC21 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_Y16 " "New assignment LOCATION with value PIN_Y16 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AD21 " "New assignment LOCATION with value PIN_AD21 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AE16 " "New assignment LOCATION with value PIN_AE16 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881240 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1523322881240 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AH22 " "New assignment LOCATION with value PIN_AH22 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AF26 " "New assignment LOCATION with value PIN_AF26 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AE20 " "New assignment LOCATION with value PIN_AE20 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AG23 " "New assignment LOCATION with value PIN_AG23 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AF20 " "New assignment LOCATION with value PIN_AF20 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AH26 " "New assignment LOCATION with value PIN_AH26 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AH23 " "New assignment LOCATION with value PIN_AH23 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AG26 " "New assignment LOCATION with value PIN_AG26 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AB22 " "New assignment LOCATION with value PIN_AB22 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AC15 " "New assignment LOCATION with value PIN_AC15 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AB21 " "New assignment LOCATION with value PIN_AB21 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_Y17 " "New assignment LOCATION with value PIN_Y17 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AC21 " "New assignment LOCATION with value PIN_AC21 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_Y16 " "New assignment LOCATION with value PIN_Y16 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AD21 " "New assignment LOCATION with value PIN_AD21 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AE16 " "New assignment LOCATION with value PIN_AE16 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881265 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1523322881265 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AH22 " "New assignment LOCATION with value PIN_AH22 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AF26 " "New assignment LOCATION with value PIN_AF26 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AE20 " "New assignment LOCATION with value PIN_AE20 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AG23 " "New assignment LOCATION with value PIN_AG23 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AF20 " "New assignment LOCATION with value PIN_AF20 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AH26 " "New assignment LOCATION with value PIN_AH26 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AH23 " "New assignment LOCATION with value PIN_AH23 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AG26 " "New assignment LOCATION with value PIN_AG26 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AB22 " "New assignment LOCATION with value PIN_AB22 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AC15 " "New assignment LOCATION with value PIN_AC15 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AB21 " "New assignment LOCATION with value PIN_AB21 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_Y17 " "New assignment LOCATION with value PIN_Y17 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AC21 " "New assignment LOCATION with value PIN_AC21 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_Y16 " "New assignment LOCATION with value PIN_Y16 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AD21 " "New assignment LOCATION with value PIN_AD21 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AE16 " "New assignment LOCATION with value PIN_AE16 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1523322881289 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1523322881289 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1523322881294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523322890191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523322890192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  9 22:14:47 2018 " "Processing started: Mon Apr  9 22:14:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523322890192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523322890192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523322890192 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1523322891098 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1523322891108 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1523322891108 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1523322891663 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523322891817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523322892009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523322892009 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523322892938 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1523322892938 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523322893065 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1523322893106 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523322893758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523322893758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523322893758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523322893758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523322893758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523322893758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523322893758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523322893758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523322893758 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523322893758 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 15303 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523322893840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 15305 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523322893840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 15307 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523322893840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 15309 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523322893840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 15311 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523322893840 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523322893840 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523322893855 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1523322895484 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 156 " "No exact pin location assignment(s) for 38 pins of 156 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1523322896693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523322897030 ""}  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 680 -1728 -1552 696 "machineClock" "" } } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 15271 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523322897030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockMultiplexer:inst13\|clock  " "Automatically promoted node clockMultiplexer:inst13\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523322897030 ""}  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 1755 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523322897030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "write_frequency_divider:inst26\|OUT_48KHz  " "Automatically promoted node write_frequency_divider:inst26\|OUT_48KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockMultiplexer:inst13\|clock " "Destination node clockMultiplexer:inst13\|clock" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 1755 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_frequency_divider:inst26\|OUT_48KHz~0 " "Destination node write_frequency_divider:inst26\|OUT_48KHz~0" {  } { { "../write_frequency_divider/write_frequency_divider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/write_frequency_divider/write_frequency_divider.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 11472 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523322897030 ""}  } { { "../write_frequency_divider/write_frequency_divider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/write_frequency_divider/write_frequency_divider.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 1753 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523322897030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst\|Mux32~0  " "Automatically promoted node ALU:inst\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523322897030 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 10860 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523322897030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "outputController:inst25\|Decoder0~13  " "Automatically promoted node outputController:inst25\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|LessThan1~0 " "Destination node finalOutput:inst18\|BCD:converter\|LessThan1~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 5255 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~0 " "Destination node finalOutput:inst18\|BCD:converter\|ones~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 5249 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|Add1~0 " "Destination node finalOutput:inst18\|BCD:converter\|Add1~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 5258 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~3 " "Destination node finalOutput:inst18\|BCD:converter\|ones~3" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 5257 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst25\|binary\[26\]~6 " "Destination node outputController:inst25\|binary\[26\]~6" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 5265 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst25\|binary\[25\]~7 " "Destination node outputController:inst25\|binary\[25\]~7" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 5275 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst25\|binary\[24\]~8 " "Destination node outputController:inst25\|binary\[24\]~8" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 5283 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst25\|binary\[23\]~9 " "Destination node outputController:inst25\|binary\[23\]~9" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 5298 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst25\|binary\[22\]~10 " "Destination node outputController:inst25\|binary\[22\]~10" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 5310 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst25\|binary\[21\]~11 " "Destination node outputController:inst25\|binary\[21\]~11" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 5329 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523322897030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1523322897030 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523322897030 ""}  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 12352 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523322897030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tripleMux:inst8\|Mux32~0  " "Automatically promoted node tripleMux:inst8\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523322897031 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 11456 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523322897031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523322897314 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523322897320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523322897361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523322897371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523322897381 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523322897393 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523322897495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1523322897502 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523322897502 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 2.5V 0 38 0 " "Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 0 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1523322897575 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1523322897575 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1523322897575 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523322897577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523322897577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523322897577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 48 23 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 48 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523322897577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 33 32 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523322897577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523322897577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523322897577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523322897577 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1523322897577 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1523322897577 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "resetCPU " "Node \"resetCPU\" is assigned to location or region, but does not exist in design" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "resetCPU" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523322899339 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1523322899339 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523322899340 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1523322899469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523322903183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523322906385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523322906453 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523322909327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523322909327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523322909365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1523322916076 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523322916076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1523322919109 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1523322919109 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523322919109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523322919111 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1523322919337 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523322919415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523322921844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523322921849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523322924180 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "97 " "TimeQuest Timing Analyzer is analyzing 97 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1523322924438 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1523322924469 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1523322924470 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst24\|programCounter\[0\] PC:inst24\|programCounter\[0\] " "Clock target PC:inst24\|programCounter\[0\] of clock PC:inst24\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1523322924537 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst24\|programCounter\[0\] PC:inst24\|programCounter\[0\] " "Clock target PC:inst24\|programCounter\[0\] of clock PC:inst24\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1523322924538 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|WideOr0~0  from: dataa  to: combout " "Cell: inst13\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|clock  from: dataa  to: combout " "Cell: inst13\|clock  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: dataa  to: combout " "Cell: inst30\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: datac  to: combout " "Cell: inst30\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: datad  to: combout " "Cell: inst30\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datab  to: combout " "Cell: inst30\|Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datac  to: combout " "Cell: inst30\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datad  to: combout " "Cell: inst30\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~2  from: dataa  to: combout " "Cell: inst30\|Mux0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: dataa  to: combout " "Cell: inst30\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: datac  to: combout " "Cell: inst30\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: datad  to: combout " "Cell: inst30\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~0  from: datab  to: combout " "Cell: inst30\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~0  from: datac  to: combout " "Cell: inst30\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: dataa  to: combout " "Cell: inst30\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datab  to: combout " "Cell: inst30\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datac  to: combout " "Cell: inst30\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datad  to: combout " "Cell: inst30\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~2  from: dataa  to: combout " "Cell: inst30\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: dataa  to: combout " "Cell: inst30\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datab  to: combout " "Cell: inst30\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datac  to: combout " "Cell: inst30\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datad  to: combout " "Cell: inst30\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: dataa  to: combout " "Cell: inst30\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: datab  to: combout " "Cell: inst30\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: datad  to: combout " "Cell: inst30\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr10~1  from: dataa  to: combout " "Cell: inst30\|WideOr10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr10~1  from: datab  to: combout " "Cell: inst30\|WideOr10~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr1~5  from: datac  to: combout " "Cell: inst30\|WideOr1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr1~5  from: datad  to: combout " "Cell: inst30\|WideOr1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~0  from: dataa  to: combout " "Cell: inst30\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~0  from: datab  to: combout " "Cell: inst30\|WideOr8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~1  from: datab  to: combout " "Cell: inst30\|WideOr8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux19~4  from: dataa  to: combout " "Cell: inst\|Mux19~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322924545 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1523322924545 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1523322924591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1523322924592 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1523322924598 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523322924886 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1523322927005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523322927590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1479 " "Peak virtual memory: 1479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523322929012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  9 22:15:29 2018 " "Processing ended: Mon Apr  9 22:15:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523322929012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523322929012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523322929012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523322929012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523322937085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523322937086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  9 22:15:36 2018 " "Processing started: Mon Apr  9 22:15:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523322937086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523322937086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523322937086 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1523322940899 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523322941030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1137 " "Peak virtual memory: 1137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523322942429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  9 22:15:42 2018 " "Processing ended: Mon Apr  9 22:15:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523322942429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523322942429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523322942429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523322942429 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523322942641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523322948967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523322948968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  9 22:15:48 2018 " "Processing started: Mon Apr  9 22:15:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523322948968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322948968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322948968 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1523322949184 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322949450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322949530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322949530 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "97 " "TimeQuest Timing Analyzer is analyzing 97 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322949923 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322950092 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322950092 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name write_frequency_divider:inst26\|OUT_48KHz write_frequency_divider:inst26\|OUT_48KHz " "create_clock -period 1.000 -name write_frequency_divider:inst26\|OUT_48KHz write_frequency_divider:inst26\|OUT_48KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523322950122 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name machineClock machineClock " "create_clock -period 1.000 -name machineClock machineClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523322950122 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PC:inst24\|programCounter\[0\] PC:inst24\|programCounter\[0\] " "create_clock -period 1.000 -name PC:inst24\|programCounter\[0\] PC:inst24\|programCounter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523322950122 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322950122 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst24\|programCounter\[0\] PC:inst24\|programCounter\[0\] " "Clock target PC:inst24\|programCounter\[0\] of clock PC:inst24\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322950465 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst24\|programCounter\[0\] PC:inst24\|programCounter\[0\] " "Clock target PC:inst24\|programCounter\[0\] of clock PC:inst24\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322950466 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|WideOr0~0  from: dataa  to: combout " "Cell: inst13\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|clock  from: dataa  to: combout " "Cell: inst13\|clock  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: dataa  to: combout " "Cell: inst30\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: datac  to: combout " "Cell: inst30\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: datad  to: combout " "Cell: inst30\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datab  to: combout " "Cell: inst30\|Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datac  to: combout " "Cell: inst30\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datad  to: combout " "Cell: inst30\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~2  from: dataa  to: combout " "Cell: inst30\|Mux0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: dataa  to: combout " "Cell: inst30\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: datac  to: combout " "Cell: inst30\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: datad  to: combout " "Cell: inst30\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~0  from: datab  to: combout " "Cell: inst30\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~0  from: datac  to: combout " "Cell: inst30\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: dataa  to: combout " "Cell: inst30\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datab  to: combout " "Cell: inst30\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datac  to: combout " "Cell: inst30\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datad  to: combout " "Cell: inst30\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~2  from: dataa  to: combout " "Cell: inst30\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: dataa  to: combout " "Cell: inst30\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datab  to: combout " "Cell: inst30\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datac  to: combout " "Cell: inst30\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datad  to: combout " "Cell: inst30\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: dataa  to: combout " "Cell: inst30\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: datab  to: combout " "Cell: inst30\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: datad  to: combout " "Cell: inst30\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr10~1  from: dataa  to: combout " "Cell: inst30\|WideOr10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr10~1  from: datab  to: combout " "Cell: inst30\|WideOr10~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr1~5  from: datac  to: combout " "Cell: inst30\|WideOr1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr1~5  from: datad  to: combout " "Cell: inst30\|WideOr1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~0  from: dataa  to: combout " "Cell: inst30\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~0  from: datab  to: combout " "Cell: inst30\|WideOr8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~1  from: datab  to: combout " "Cell: inst30\|WideOr8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux19~4  from: dataa  to: combout " "Cell: inst\|Mux19~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322950472 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322950472 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322950488 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322950489 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1523322950496 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523322950512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523322952663 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322952663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -165.618 " "Worst-case setup slack is -165.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -165.618          -31054.559 PC:inst24\|programCounter\[0\]  " " -165.618          -31054.559 PC:inst24\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.726          -32298.754 write_frequency_divider:inst26\|OUT_48KHz  " "  -59.726          -32298.754 write_frequency_divider:inst26\|OUT_48KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.642           -5005.271 machineClock  " "  -33.642           -5005.271 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322952664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -14.827 " "Worst-case hold slack is -14.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.827          -11837.105 PC:inst24\|programCounter\[0\]  " "  -14.827          -11837.105 PC:inst24\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.772           -1093.122 write_frequency_divider:inst26\|OUT_48KHz  " "   -5.772           -1093.122 write_frequency_divider:inst26\|OUT_48KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.851              -2.851 machineClock  " "   -2.851              -2.851 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322952971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322952972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322952973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.344 " "Worst-case minimum pulse width slack is -6.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.344          -49638.415 PC:inst24\|programCounter\[0\]  " "   -6.344          -49638.415 PC:inst24\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -462.998 machineClock  " "   -3.000            -462.998 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -1569.804 write_frequency_divider:inst26\|OUT_48KHz  " "   -2.693           -1569.804 write_frequency_divider:inst26\|OUT_48KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322952977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322952977 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523322960907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322960949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322963414 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst24\|programCounter\[0\] PC:inst24\|programCounter\[0\] " "Clock target PC:inst24\|programCounter\[0\] of clock PC:inst24\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322963750 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst24\|programCounter\[0\] PC:inst24\|programCounter\[0\] " "Clock target PC:inst24\|programCounter\[0\] of clock PC:inst24\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322963752 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|WideOr0~0  from: dataa  to: combout " "Cell: inst13\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|clock  from: dataa  to: combout " "Cell: inst13\|clock  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: dataa  to: combout " "Cell: inst30\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: datac  to: combout " "Cell: inst30\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: datad  to: combout " "Cell: inst30\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datab  to: combout " "Cell: inst30\|Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datac  to: combout " "Cell: inst30\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datad  to: combout " "Cell: inst30\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~2  from: dataa  to: combout " "Cell: inst30\|Mux0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: dataa  to: combout " "Cell: inst30\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: datac  to: combout " "Cell: inst30\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: datad  to: combout " "Cell: inst30\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~0  from: datab  to: combout " "Cell: inst30\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~0  from: datac  to: combout " "Cell: inst30\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: dataa  to: combout " "Cell: inst30\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datab  to: combout " "Cell: inst30\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datac  to: combout " "Cell: inst30\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datad  to: combout " "Cell: inst30\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~2  from: dataa  to: combout " "Cell: inst30\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: dataa  to: combout " "Cell: inst30\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datab  to: combout " "Cell: inst30\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datac  to: combout " "Cell: inst30\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datad  to: combout " "Cell: inst30\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: dataa  to: combout " "Cell: inst30\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: datab  to: combout " "Cell: inst30\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: datad  to: combout " "Cell: inst30\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr10~1  from: dataa  to: combout " "Cell: inst30\|WideOr10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr10~1  from: datab  to: combout " "Cell: inst30\|WideOr10~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr1~5  from: datac  to: combout " "Cell: inst30\|WideOr1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr1~5  from: datad  to: combout " "Cell: inst30\|WideOr1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~0  from: dataa  to: combout " "Cell: inst30\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~0  from: datab  to: combout " "Cell: inst30\|WideOr8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~1  from: datab  to: combout " "Cell: inst30\|WideOr8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux19~4  from: dataa  to: combout " "Cell: inst\|Mux19~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322963758 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322963758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322963759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523322964391 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322964391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -149.918 " "Worst-case setup slack is -149.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -149.918          -28332.293 PC:inst24\|programCounter\[0\]  " " -149.918          -28332.293 PC:inst24\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -54.652          -29441.789 write_frequency_divider:inst26\|OUT_48KHz  " "  -54.652          -29441.789 write_frequency_divider:inst26\|OUT_48KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.724           -4560.731 machineClock  " "  -30.724           -4560.731 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322964394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -13.455 " "Worst-case hold slack is -13.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.455          -10760.026 PC:inst24\|programCounter\[0\]  " "  -13.455          -10760.026 PC:inst24\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.304           -1059.093 write_frequency_divider:inst26\|OUT_48KHz  " "   -5.304           -1059.093 write_frequency_divider:inst26\|OUT_48KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.598              -2.598 machineClock  " "   -2.598              -2.598 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322964701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322964703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322964706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.773 " "Worst-case minimum pulse width slack is -5.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.773          -45319.450 PC:inst24\|programCounter\[0\]  " "   -5.773          -45319.450 PC:inst24\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -456.574 machineClock  " "   -3.000            -456.574 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -1568.132 write_frequency_divider:inst26\|OUT_48KHz  " "   -2.649           -1568.132 write_frequency_divider:inst26\|OUT_48KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322964711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322964711 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523322972777 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst24\|programCounter\[0\] PC:inst24\|programCounter\[0\] " "Clock target PC:inst24\|programCounter\[0\] of clock PC:inst24\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322973029 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst24\|programCounter\[0\] PC:inst24\|programCounter\[0\] " "Clock target PC:inst24\|programCounter\[0\] of clock PC:inst24\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322973031 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|WideOr0~0  from: dataa  to: combout " "Cell: inst13\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|clock  from: dataa  to: combout " "Cell: inst13\|clock  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: dataa  to: combout " "Cell: inst30\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: datac  to: combout " "Cell: inst30\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~0  from: datad  to: combout " "Cell: inst30\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datab  to: combout " "Cell: inst30\|Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datac  to: combout " "Cell: inst30\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~1  from: datad  to: combout " "Cell: inst30\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux0~2  from: dataa  to: combout " "Cell: inst30\|Mux0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: dataa  to: combout " "Cell: inst30\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: datac  to: combout " "Cell: inst30\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux1~0  from: datad  to: combout " "Cell: inst30\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~0  from: datab  to: combout " "Cell: inst30\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~0  from: datac  to: combout " "Cell: inst30\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: dataa  to: combout " "Cell: inst30\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datab  to: combout " "Cell: inst30\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datac  to: combout " "Cell: inst30\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~1  from: datad  to: combout " "Cell: inst30\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux2~2  from: dataa  to: combout " "Cell: inst30\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: dataa  to: combout " "Cell: inst30\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datab  to: combout " "Cell: inst30\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datac  to: combout " "Cell: inst30\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~0  from: datad  to: combout " "Cell: inst30\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: dataa  to: combout " "Cell: inst30\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: datab  to: combout " "Cell: inst30\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|Mux3~1  from: datad  to: combout " "Cell: inst30\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr10~1  from: dataa  to: combout " "Cell: inst30\|WideOr10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr10~1  from: datab  to: combout " "Cell: inst30\|WideOr10~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr1~5  from: datac  to: combout " "Cell: inst30\|WideOr1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr1~5  from: datad  to: combout " "Cell: inst30\|WideOr1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~0  from: dataa  to: combout " "Cell: inst30\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~0  from: datab  to: combout " "Cell: inst30\|WideOr8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst30\|WideOr8~1  from: datab  to: combout " "Cell: inst30\|WideOr8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux19~4  from: dataa  to: combout " "Cell: inst\|Mux19~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523322973037 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322973037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322973038 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523322973342 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322973342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -82.853 " "Worst-case setup slack is -82.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -82.853          -15812.550 PC:inst24\|programCounter\[0\]  " "  -82.853          -15812.550 PC:inst24\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.181          -16425.876 write_frequency_divider:inst26\|OUT_48KHz  " "  -30.181          -16425.876 write_frequency_divider:inst26\|OUT_48KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.433           -2525.013 machineClock  " "  -17.433           -2525.013 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322973346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.627 " "Worst-case hold slack is -7.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.627           -6212.968 PC:inst24\|programCounter\[0\]  " "   -7.627           -6212.968 PC:inst24\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944            -586.294 write_frequency_divider:inst26\|OUT_48KHz  " "   -2.944            -586.294 write_frequency_divider:inst26\|OUT_48KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557              -1.557 machineClock  " "   -1.557              -1.557 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322973658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322973662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322973666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.185 " "Worst-case minimum pulse width slack is -3.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.185          -24167.609 PC:inst24\|programCounter\[0\]  " "   -3.185          -24167.609 PC:inst24\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -222.505 machineClock  " "   -3.000            -222.505 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1182.031 write_frequency_divider:inst26\|OUT_48KHz  " "   -1.000           -1182.031 write_frequency_divider:inst26\|OUT_48KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523322973673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322973673 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322982830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322982852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1277 " "Peak virtual memory: 1277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523322982987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  9 22:16:22 2018 " "Processing ended: Mon Apr  9 22:16:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523322982987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523322982987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523322982987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322982987 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322983244 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523322983244 ""}
