
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032104                       # Number of seconds simulated
sim_ticks                                 32104315422                       # Number of ticks simulated
final_tick                               603607238541                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64494                       # Simulator instruction rate (inst/s)
host_op_rate                                    83957                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 908025                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918864                       # Number of bytes of host memory used
host_seconds                                 35356.20                       # Real time elapsed on the host
sim_insts                                  2280276731                       # Number of instructions simulated
sim_ops                                    2968414684                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       544896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       274176                       # Number of bytes read from this memory
system.physmem.bytes_read::total               823552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       817024                       # Number of bytes written to this memory
system.physmem.bytes_written::total            817024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4257                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2142                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6434                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6383                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6383                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16972672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        83727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8540160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25652377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55818                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        83727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             139545                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25449040                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25449040                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25449040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16972672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        83727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8540160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               51101417                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                76988767                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28425164                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24854275                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803821                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14177489                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13667365                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044374                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56766                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33521289                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158156719                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28425164                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15711739                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32561908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8844848                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3301644                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16523606                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76415640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.382725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.176437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        43853732     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614483      2.11%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2953476      3.87%     63.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769609      3.62%     66.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552155      5.96%     72.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4745642      6.21%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127949      1.48%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846095      1.11%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13952499     18.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76415640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369212                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.054283                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34552175                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3196856                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31513578                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       127427                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7025594                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093356                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176974313                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7025594                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35993461                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         875779                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       402067                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30177375                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1941355                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172317654                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691501                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       740040                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228812638                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784348240                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784348240                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79916466                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20307                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9930                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5279947                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26490690                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761214                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96988                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1984240                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163062213                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137610739                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       180766                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     49001560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134447823                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76415640                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.800819                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842293                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26160132     34.23%     34.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14270919     18.68%     52.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12507703     16.37%     69.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7690226     10.06%     79.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8026782     10.50%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4735865      6.20%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2083247      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       558327      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382439      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76415640                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         543814     66.40%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174667     21.33%     87.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100506     12.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107949971     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085461      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23673329     17.20%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4892057      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137610739                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.787413                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818987                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005951                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352636871                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212084048                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133115084                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138429726                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338848                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7560619                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          911                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407859                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7025594                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         398433                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        45646                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163082066                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26490690                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761214                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9928                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30269                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061808                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022367                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135035894                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22749309                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574845                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27523188                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20407669                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4773879                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.753969                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133265060                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133115084                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81834567                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199772919                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.729020                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409638                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49471166                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1808570                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69390046                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.637289                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.324187                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31577762     45.51%     45.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847988     21.40%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8307340     11.97%     78.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2811809      4.05%     82.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2693213      3.88%     86.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1124944      1.62%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3011589      4.34%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876821      1.26%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4138580      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69390046                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4138580                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228334220                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333197356                       # The number of ROB writes
system.switch_cpus0.timesIdled                  21066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 573127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.769888                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.769888                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.298891                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.298891                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624602586                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174497618                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182364841                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                76988767                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29113412                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23757910                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1942419                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12263910                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11491664                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3008091                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85411                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30151215                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             158166456                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29113412                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14499755                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34297309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10127615                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4105043                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14677310                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       746708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76722659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42425350     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2796448      3.64%     58.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4230216      5.51%     64.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2923623      3.81%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2055661      2.68%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2007640      2.62%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1200931      1.57%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2583669      3.37%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16499121     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76722659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378151                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.054410                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31008928                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4317918                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32746652                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       480503                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8168645                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4900479                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          528                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     189406647                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2440                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8168645                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32738904                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         460294                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1359394                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31461886                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2533525                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     183768804                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1060883                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       863588                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    257635164                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    855378302                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    855378302                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    158774403                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        98860633                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33193                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15817                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7544661                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16877313                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8629310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       107298                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2512412                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         171311280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136895687                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       272169                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     57057836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    174542151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76722659                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784293                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919200                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27190528     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15444231     20.13%     55.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11102298     14.47%     70.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7386735      9.63%     79.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7483567      9.75%     89.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3597292      4.69%     94.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3186432      4.15%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605273      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       726303      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76722659                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         743044     70.91%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        148091     14.13%     85.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       156721     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114484774     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1733394      1.27%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15751      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13463761      9.84%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7198007      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136895687                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.778125                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1047862                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007654                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    351834063                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228401107                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133109037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137943549                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       430154                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6544442                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5782                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2064427                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8168645                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         238645                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        45849                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    171342848                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       600810                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16877313                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8629310                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15814                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         38866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1180600                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1059756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2240356                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134380612                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12586612                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2515074                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19608278                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19099602                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7021666                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.745457                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133166913                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133109037                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86224784                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        244882392                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728941                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352107                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92343089                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    113822617                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     57520377                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31504                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1957809                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68554014                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.179409                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     25979187     37.90%     37.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19738629     28.79%     66.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7465651     10.89%     77.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4182444      6.10%     83.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3525972      5.14%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1580256      2.31%     91.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1510140      2.20%     93.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1034534      1.51%     94.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3537201      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68554014                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92343089                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     113822617                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16897754                       # Number of memory references committed
system.switch_cpus1.commit.loads             10332871                       # Number of loads committed
system.switch_cpus1.commit.membars              15752                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16508468                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102470084                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2351761                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3537201                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236359807                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          350859958                       # The number of ROB writes
system.switch_cpus1.timesIdled                  15985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 266108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92343089                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            113822617                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92343089                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.833725                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.833725                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.199436                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.199436                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       603575034                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      185072082                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174146258                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31504                       # number of misc regfile writes
system.l2.replacements                           6434                       # number of replacements
system.l2.tagsinuse                      131071.888237                       # Cycle average of tags in use
system.l2.total_refs                           758277                       # Total number of references to valid blocks.
system.l2.sampled_refs                         137506                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.514501                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         88299.122532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.991562                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2135.737304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     18.033571                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1051.334893                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            203.570472                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          20141.383787                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          19208.714116                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.673669                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.016294                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000138                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008021                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001553                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.153667                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.146551                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        45311                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28516                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   73828                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29598                       # number of Writeback hits
system.l2.Writeback_hits::total                 29598                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        45311                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28516                       # number of demand (read+write) hits
system.l2.demand_hits::total                    73828                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        45311                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28516                       # number of overall hits
system.l2.overall_hits::total                   73828                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4257                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2123                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6415                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4257                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2142                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6434                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4257                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2142                       # number of overall misses
system.l2.overall_misses::total                  6434                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       707904                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    261333597                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1234819                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    134395839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       397672159                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1251879                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1251879                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       707904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    261333597                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1234819                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    135647718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        398924038                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       707904                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    261333597                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1234819                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    135647718                       # number of overall miss cycles
system.l2.overall_miss_latency::total       398924038                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49568                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        30639                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               80243                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29598                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29598                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49568                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        30658                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80262                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49568                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        30658                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80262                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.085882                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.069291                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.079945                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.085882                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.069868                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080162                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.085882                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.069868                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080162                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 50564.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61389.146582                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58800.904762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63304.681583                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61990.983476                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 65888.368421                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65888.368421                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 50564.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61389.146582                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58800.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63327.599440                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62002.492695                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 50564.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61389.146582                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58800.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63327.599440                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62002.492695                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6383                       # number of writebacks
system.l2.writebacks::total                      6383                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4257                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6415                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6434                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6434                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       624150                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    236621662                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1113279                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    122166241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    360525332                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1143746                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1143746                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       624150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    236621662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1113279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    123309987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    361669078                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       624150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    236621662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1113279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    123309987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    361669078                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.085882                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.069291                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.079945                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.085882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.069868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080162                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.085882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.069868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080162                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44582.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55584.134837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53013.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57544.154969                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56200.363523                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 60197.157895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60197.157895                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 44582.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55584.134837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 53013.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57567.687675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56212.166304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 44582.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55584.134837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 53013.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57567.687675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56212.166304                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991218                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016555705                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875564.031365                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991218                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16523591                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16523591                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16523591                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16523591                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16523591                       # number of overall hits
system.cpu0.icache.overall_hits::total       16523591                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       792431                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       792431                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       792431                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       792431                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       792431                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       792431                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16523606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16523606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16523606                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16523606                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16523606                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16523606                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52828.733333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52828.733333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52828.733333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52828.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52828.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52828.733333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       739391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       739391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       739391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       739391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       739391                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       739391                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49292.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49292.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49292.733333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49292.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49292.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49292.733333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49568                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246469906                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49824                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4946.810894                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.416033                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.583967                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825844                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174156                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20687147                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20687147                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9929                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9929                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25020639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25020639                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25020639                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25020639                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       119571                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       119571                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       119571                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        119571                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       119571                       # number of overall misses
system.cpu0.dcache.overall_misses::total       119571                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3394474397                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3394474397                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3394474397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3394474397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3394474397                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3394474397                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20806718                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20806718                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25140210                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25140210                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25140210                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25140210                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005747                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005747                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004756                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004756                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004756                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004756                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28388.776518                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28388.776518                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28388.776518                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28388.776518                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28388.776518                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28388.776518                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21245                       # number of writebacks
system.cpu0.dcache.writebacks::total            21245                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        70003                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        70003                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        70003                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        70003                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        70003                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        70003                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49568                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49568                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49568                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49568                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    579064036                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    579064036                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    579064036                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    579064036                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    579064036                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    579064036                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11682.215058                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11682.215058                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11682.215058                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11682.215058                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11682.215058                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11682.215058                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               464.033567                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1102618573                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2361067.608137                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.033567                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028900                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743644                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14677286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14677286                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14677286                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14677286                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14677286                       # number of overall hits
system.cpu1.icache.overall_hits::total       14677286                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.cpu1.icache.overall_misses::total           24                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1465228                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1465228                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1465228                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1465228                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1465228                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1465228                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14677310                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14677310                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14677310                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14677310                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14677310                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14677310                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61051.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61051.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61051.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61051.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61051.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61051.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1261779                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1261779                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1261779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1261779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1261779                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1261779                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60084.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60084.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60084.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60084.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60084.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60084.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 30658                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175735187                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 30914                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5684.647312                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.860985                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.139015                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901801                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098199                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9585007                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9585007                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6532969                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6532969                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15790                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15790                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15752                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15752                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16117976                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16117976                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16117976                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16117976                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        62109                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        62109                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          141                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        62250                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         62250                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        62250                       # number of overall misses
system.cpu1.dcache.overall_misses::total        62250                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1474699225                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1474699225                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10516661                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10516661                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1485215886                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1485215886                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1485215886                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1485215886                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9647116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9647116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6533110                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6533110                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16180226                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16180226                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16180226                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16180226                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006438                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006438                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003847                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003847                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003847                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003847                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23743.728365                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23743.728365                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 74586.248227                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74586.248227                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 23858.889735                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23858.889735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 23858.889735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23858.889735                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        36991                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        36991                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8353                       # number of writebacks
system.cpu1.dcache.writebacks::total             8353                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        31470                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        31470                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          122                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        31592                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        31592                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        31592                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        31592                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        30639                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        30639                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        30658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        30658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        30658                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        30658                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    373130520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    373130520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1282549                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1282549                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    374413069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    374413069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    374413069                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    374413069                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001895                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001895                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12178.286498                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12178.286498                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67502.578947                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67502.578947                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12212.573195                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12212.573195                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12212.573195                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12212.573195                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
