#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfa4f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf73320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xf7aa90 .functor NOT 1, L_0xfd0cc0, C4<0>, C4<0>, C4<0>;
L_0xfd0aa0 .functor XOR 2, L_0xfd0940, L_0xfd0a00, C4<00>, C4<00>;
L_0xfd0bb0 .functor XOR 2, L_0xfd0aa0, L_0xfd0b10, C4<00>, C4<00>;
v0xfcd3a0_0 .net *"_ivl_10", 1 0, L_0xfd0b10;  1 drivers
v0xfcd4a0_0 .net *"_ivl_12", 1 0, L_0xfd0bb0;  1 drivers
v0xfcd580_0 .net *"_ivl_2", 1 0, L_0xfd0880;  1 drivers
v0xfcd640_0 .net *"_ivl_4", 1 0, L_0xfd0940;  1 drivers
v0xfcd720_0 .net *"_ivl_6", 1 0, L_0xfd0a00;  1 drivers
v0xfcd850_0 .net *"_ivl_8", 1 0, L_0xfd0aa0;  1 drivers
v0xfcd930_0 .net "a", 0 0, v0xfcb2e0_0;  1 drivers
v0xfcd9d0_0 .net "b", 0 0, v0xfcb380_0;  1 drivers
v0xfcda70_0 .net "c", 0 0, v0xfcb420_0;  1 drivers
v0xfcdb10_0 .var "clk", 0 0;
v0xfcdbb0_0 .net "d", 0 0, v0xfcb560_0;  1 drivers
v0xfcdc50_0 .net "out_pos_dut", 0 0, L_0xfd06f0;  1 drivers
v0xfcdcf0_0 .net "out_pos_ref", 0 0, L_0xfcf330;  1 drivers
v0xfcdd90_0 .net "out_sop_dut", 0 0, L_0xfcfba0;  1 drivers
v0xfcde30_0 .net "out_sop_ref", 0 0, L_0xfa6450;  1 drivers
v0xfcded0_0 .var/2u "stats1", 223 0;
v0xfcdf70_0 .var/2u "strobe", 0 0;
v0xfce120_0 .net "tb_match", 0 0, L_0xfd0cc0;  1 drivers
v0xfce1f0_0 .net "tb_mismatch", 0 0, L_0xf7aa90;  1 drivers
v0xfce290_0 .net "wavedrom_enable", 0 0, v0xfcb830_0;  1 drivers
v0xfce360_0 .net "wavedrom_title", 511 0, v0xfcb8d0_0;  1 drivers
L_0xfd0880 .concat [ 1 1 0 0], L_0xfcf330, L_0xfa6450;
L_0xfd0940 .concat [ 1 1 0 0], L_0xfcf330, L_0xfa6450;
L_0xfd0a00 .concat [ 1 1 0 0], L_0xfd06f0, L_0xfcfba0;
L_0xfd0b10 .concat [ 1 1 0 0], L_0xfcf330, L_0xfa6450;
L_0xfd0cc0 .cmp/eeq 2, L_0xfd0880, L_0xfd0bb0;
S_0xf777c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xf73320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf7ae70 .functor AND 1, v0xfcb420_0, v0xfcb560_0, C4<1>, C4<1>;
L_0xf7b250 .functor NOT 1, v0xfcb2e0_0, C4<0>, C4<0>, C4<0>;
L_0xf7b630 .functor NOT 1, v0xfcb380_0, C4<0>, C4<0>, C4<0>;
L_0xf7b8b0 .functor AND 1, L_0xf7b250, L_0xf7b630, C4<1>, C4<1>;
L_0xf92990 .functor AND 1, L_0xf7b8b0, v0xfcb420_0, C4<1>, C4<1>;
L_0xfa6450 .functor OR 1, L_0xf7ae70, L_0xf92990, C4<0>, C4<0>;
L_0xfce7b0 .functor NOT 1, v0xfcb380_0, C4<0>, C4<0>, C4<0>;
L_0xfce820 .functor OR 1, L_0xfce7b0, v0xfcb560_0, C4<0>, C4<0>;
L_0xfce930 .functor AND 1, v0xfcb420_0, L_0xfce820, C4<1>, C4<1>;
L_0xfce9f0 .functor NOT 1, v0xfcb2e0_0, C4<0>, C4<0>, C4<0>;
L_0xfceac0 .functor OR 1, L_0xfce9f0, v0xfcb380_0, C4<0>, C4<0>;
L_0xfceb30 .functor AND 1, L_0xfce930, L_0xfceac0, C4<1>, C4<1>;
L_0xfcecb0 .functor NOT 1, v0xfcb380_0, C4<0>, C4<0>, C4<0>;
L_0xfced20 .functor OR 1, L_0xfcecb0, v0xfcb560_0, C4<0>, C4<0>;
L_0xfcec40 .functor AND 1, v0xfcb420_0, L_0xfced20, C4<1>, C4<1>;
L_0xfceeb0 .functor NOT 1, v0xfcb2e0_0, C4<0>, C4<0>, C4<0>;
L_0xfcefb0 .functor OR 1, L_0xfceeb0, v0xfcb560_0, C4<0>, C4<0>;
L_0xfcf070 .functor AND 1, L_0xfcec40, L_0xfcefb0, C4<1>, C4<1>;
L_0xfcf220 .functor XNOR 1, L_0xfceb30, L_0xfcf070, C4<0>, C4<0>;
v0xf7a3c0_0 .net *"_ivl_0", 0 0, L_0xf7ae70;  1 drivers
v0xf7a7c0_0 .net *"_ivl_12", 0 0, L_0xfce7b0;  1 drivers
v0xf7aba0_0 .net *"_ivl_14", 0 0, L_0xfce820;  1 drivers
v0xf7af80_0 .net *"_ivl_16", 0 0, L_0xfce930;  1 drivers
v0xf7b360_0 .net *"_ivl_18", 0 0, L_0xfce9f0;  1 drivers
v0xf7b740_0 .net *"_ivl_2", 0 0, L_0xf7b250;  1 drivers
v0xf7b9c0_0 .net *"_ivl_20", 0 0, L_0xfceac0;  1 drivers
v0xfc9850_0 .net *"_ivl_24", 0 0, L_0xfcecb0;  1 drivers
v0xfc9930_0 .net *"_ivl_26", 0 0, L_0xfced20;  1 drivers
v0xfc9a10_0 .net *"_ivl_28", 0 0, L_0xfcec40;  1 drivers
v0xfc9af0_0 .net *"_ivl_30", 0 0, L_0xfceeb0;  1 drivers
v0xfc9bd0_0 .net *"_ivl_32", 0 0, L_0xfcefb0;  1 drivers
v0xfc9cb0_0 .net *"_ivl_36", 0 0, L_0xfcf220;  1 drivers
L_0x7fb645889018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xfc9d70_0 .net *"_ivl_38", 0 0, L_0x7fb645889018;  1 drivers
v0xfc9e50_0 .net *"_ivl_4", 0 0, L_0xf7b630;  1 drivers
v0xfc9f30_0 .net *"_ivl_6", 0 0, L_0xf7b8b0;  1 drivers
v0xfca010_0 .net *"_ivl_8", 0 0, L_0xf92990;  1 drivers
v0xfca0f0_0 .net "a", 0 0, v0xfcb2e0_0;  alias, 1 drivers
v0xfca1b0_0 .net "b", 0 0, v0xfcb380_0;  alias, 1 drivers
v0xfca270_0 .net "c", 0 0, v0xfcb420_0;  alias, 1 drivers
v0xfca330_0 .net "d", 0 0, v0xfcb560_0;  alias, 1 drivers
v0xfca3f0_0 .net "out_pos", 0 0, L_0xfcf330;  alias, 1 drivers
v0xfca4b0_0 .net "out_sop", 0 0, L_0xfa6450;  alias, 1 drivers
v0xfca570_0 .net "pos0", 0 0, L_0xfceb30;  1 drivers
v0xfca630_0 .net "pos1", 0 0, L_0xfcf070;  1 drivers
L_0xfcf330 .functor MUXZ 1, L_0x7fb645889018, L_0xfceb30, L_0xfcf220, C4<>;
S_0xfca7b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xf73320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xfcb2e0_0 .var "a", 0 0;
v0xfcb380_0 .var "b", 0 0;
v0xfcb420_0 .var "c", 0 0;
v0xfcb4c0_0 .net "clk", 0 0, v0xfcdb10_0;  1 drivers
v0xfcb560_0 .var "d", 0 0;
v0xfcb650_0 .var/2u "fail", 0 0;
v0xfcb6f0_0 .var/2u "fail1", 0 0;
v0xfcb790_0 .net "tb_match", 0 0, L_0xfd0cc0;  alias, 1 drivers
v0xfcb830_0 .var "wavedrom_enable", 0 0;
v0xfcb8d0_0 .var "wavedrom_title", 511 0;
E_0xf86350/0 .event negedge, v0xfcb4c0_0;
E_0xf86350/1 .event posedge, v0xfcb4c0_0;
E_0xf86350 .event/or E_0xf86350/0, E_0xf86350/1;
S_0xfcaae0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xfca7b0;
 .timescale -12 -12;
v0xfcad20_0 .var/2s "i", 31 0;
E_0xf861f0 .event posedge, v0xfcb4c0_0;
S_0xfcae20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xfca7b0;
 .timescale -12 -12;
v0xfcb020_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfcb100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xfca7b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfcbab0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xf73320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xfcf4e0 .functor AND 1, v0xfcb420_0, v0xfcb560_0, C4<1>, C4<1>;
L_0xfcf790 .functor NOT 1, v0xfcb2e0_0, C4<0>, C4<0>, C4<0>;
L_0xfcf820 .functor NOT 1, v0xfcb380_0, C4<0>, C4<0>, C4<0>;
L_0xfcf9a0 .functor AND 1, L_0xfcf790, L_0xfcf820, C4<1>, C4<1>;
L_0xfcfae0 .functor AND 1, L_0xfcf9a0, v0xfcb420_0, C4<1>, C4<1>;
L_0xfcfba0 .functor OR 1, L_0xfcf4e0, L_0xfcfae0, C4<0>, C4<0>;
L_0xfcfd40 .functor NOT 1, v0xfcb380_0, C4<0>, C4<0>, C4<0>;
L_0xfcfdb0 .functor OR 1, L_0xfcfd40, v0xfcb560_0, C4<0>, C4<0>;
L_0xfcfec0 .functor AND 1, v0xfcb420_0, L_0xfcfdb0, C4<1>, C4<1>;
L_0xfcff80 .functor NOT 1, v0xfcb2e0_0, C4<0>, C4<0>, C4<0>;
L_0xfd0160 .functor OR 1, L_0xfcff80, v0xfcb380_0, C4<0>, C4<0>;
L_0xfd01d0 .functor AND 1, L_0xfcfec0, L_0xfd0160, C4<1>, C4<1>;
L_0xfd0350 .functor NOT 1, v0xfcb2e0_0, C4<0>, C4<0>, C4<0>;
L_0xfd03c0 .functor OR 1, L_0xfd0350, v0xfcb560_0, C4<0>, C4<0>;
L_0xfd02e0 .functor AND 1, v0xfcb420_0, L_0xfd03c0, C4<1>, C4<1>;
L_0xfd0550 .functor XNOR 1, L_0xfd01d0, L_0xfd02e0, C4<0>, C4<0>;
v0xfcbc70_0 .net *"_ivl_12", 0 0, L_0xfcfd40;  1 drivers
v0xfcbd50_0 .net *"_ivl_14", 0 0, L_0xfcfdb0;  1 drivers
v0xfcbe30_0 .net *"_ivl_16", 0 0, L_0xfcfec0;  1 drivers
v0xfcbf20_0 .net *"_ivl_18", 0 0, L_0xfcff80;  1 drivers
v0xfcc000_0 .net *"_ivl_2", 0 0, L_0xfcf790;  1 drivers
v0xfcc130_0 .net *"_ivl_20", 0 0, L_0xfd0160;  1 drivers
v0xfcc210_0 .net *"_ivl_24", 0 0, L_0xfd0350;  1 drivers
v0xfcc2f0_0 .net *"_ivl_26", 0 0, L_0xfd03c0;  1 drivers
v0xfcc3d0_0 .net *"_ivl_30", 0 0, L_0xfd0550;  1 drivers
L_0x7fb645889060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xfcc520_0 .net *"_ivl_32", 0 0, L_0x7fb645889060;  1 drivers
v0xfcc600_0 .net *"_ivl_4", 0 0, L_0xfcf820;  1 drivers
v0xfcc6e0_0 .net *"_ivl_6", 0 0, L_0xfcf9a0;  1 drivers
v0xfcc7c0_0 .net "a", 0 0, v0xfcb2e0_0;  alias, 1 drivers
v0xfcc860_0 .net "b", 0 0, v0xfcb380_0;  alias, 1 drivers
v0xfcc950_0 .net "c", 0 0, v0xfcb420_0;  alias, 1 drivers
v0xfcca40_0 .net "d", 0 0, v0xfcb560_0;  alias, 1 drivers
v0xfccb30_0 .net "out_pos", 0 0, L_0xfd06f0;  alias, 1 drivers
v0xfccd00_0 .net "out_sop", 0 0, L_0xfcfba0;  alias, 1 drivers
v0xfccdc0_0 .net "pos0", 0 0, L_0xfd01d0;  1 drivers
v0xfcce80_0 .net "pos1", 0 0, L_0xfd02e0;  1 drivers
v0xfccf40_0 .net "sop_term1", 0 0, L_0xfcf4e0;  1 drivers
v0xfcd000_0 .net "sop_term2", 0 0, L_0xfcfae0;  1 drivers
L_0xfd06f0 .functor MUXZ 1, L_0x7fb645889060, L_0xfd01d0, L_0xfd0550, C4<>;
S_0xfcd180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xf73320;
 .timescale -12 -12;
E_0xf6f9f0 .event anyedge, v0xfcdf70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfcdf70_0;
    %nor/r;
    %assign/vec4 v0xfcdf70_0, 0;
    %wait E_0xf6f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfca7b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfcb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfcb6f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xfca7b0;
T_4 ;
    %wait E_0xf86350;
    %load/vec4 v0xfcb790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfcb650_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xfca7b0;
T_5 ;
    %wait E_0xf861f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %wait E_0xf861f0;
    %load/vec4 v0xfcb650_0;
    %store/vec4 v0xfcb6f0_0, 0, 1;
    %fork t_1, S_0xfcaae0;
    %jmp t_0;
    .scope S_0xfcaae0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfcad20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xfcad20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xf861f0;
    %load/vec4 v0xfcad20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfcad20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xfcad20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xfca7b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf86350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xfcb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfcb380_0, 0;
    %assign/vec4 v0xfcb2e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xfcb650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xfcb6f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf73320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfcdb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfcdf70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xf73320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xfcdb10_0;
    %inv;
    %store/vec4 v0xfcdb10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xf73320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfcb4c0_0, v0xfce1f0_0, v0xfcd930_0, v0xfcd9d0_0, v0xfcda70_0, v0xfcdbb0_0, v0xfcde30_0, v0xfcdd90_0, v0xfcdcf0_0, v0xfcdc50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xf73320;
T_9 ;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xf73320;
T_10 ;
    %wait E_0xf86350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfcded0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfcded0_0, 4, 32;
    %load/vec4 v0xfce120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfcded0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfcded0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfcded0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xfcde30_0;
    %load/vec4 v0xfcde30_0;
    %load/vec4 v0xfcdd90_0;
    %xor;
    %load/vec4 v0xfcde30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfcded0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfcded0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xfcdcf0_0;
    %load/vec4 v0xfcdcf0_0;
    %load/vec4 v0xfcdc50_0;
    %xor;
    %load/vec4 v0xfcdcf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfcded0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xfcded0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfcded0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/ece241_2013_q2/iter0/response0/top_module.sv";
