$date
	Thu Sep  8 15:52:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module struct_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ! f $end
$var wire 1 ' g $end
$var wire 1 ( t $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
0&
0%
0$
1#
0"
0!
$end
#10
0(
1$
0#
#20
1%
0$
#30
1(
0%
1"
#40
1#
#50
0(
1$
0#
#60
1%
0$
#70
1!
1$
0"
#80
0!
0$
1#
#90
0%
1$
#100
1"
#110
1%
0$
#120
1!
1$
0#
#130
1#
0"
#140
1"
#150
1'
1(
1&
0%
0$
0#
0"
#160
1#
#170
0!
0(
1$
0#
#180
1%
0$
#190
0!
0'
1(
0%
1"
#200
1!
1'
1#
#210
0!
0'
0(
1$
0#
#220
1%
0$
#230
0!
1'
1$
0"
#240
0$
1#
#250
0%
1$
#260
1"
#270
1%
0$
#280
1!
0'
1$
0#
#290
0!
1'
1#
0"
#300
1"
#310
