# Sun Dec 13 00:42:08 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03LR-SP1
Install: C:\lscc\radiant\2.2\synpbase
OS: Windows 6.2

Hostname: WEI-WS1

Implementation : rgb_blinky_imp
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 152R, Built Oct  5 2020 11:12:52, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\rgb_blinky_rgb_blinky_imp_scck.rpt 
See clock summary report "F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\rgb_blinky_rgb_blinky_imp_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[15:0] (in view: work.jtag_tap_cntl_soft(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111

Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 167MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 168MB peak: 168MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=30 on top level netlist rgb_blink 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 168MB peak: 168MB)



Clock Summary
******************

          Start                            Requested     Requested     Clock        Clock                   Clock
Level     Clock                            Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------
0 -       System                           200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                 
0 -       JTAG_SOFT|tck_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_1     264  
                                                                                                                 
0 -       rgb_blink|int_osc                200.0 MHz     5.000         inferred     Inferred_clkgroup_0     263  
=================================================================================================================



Clock Load Summary
***********************

                                 Clock     Source                                                                Clock Pin                                                          Non-clock Pin     Non-clock Pin                                                                            
Clock                            Load      Pin                                                                   Seq Example                                                        Seq Example       Comb Example                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                           0         -                                                                     -                                                                  -                 -                                                                                        
                                                                                                                                                                                                                                                                                               
JTAG_SOFT|tck_inferred_clock     264       rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.IB_inst2.O(IB)     rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.i_sys_rst.C     -                 rgb_blink_reveal_coretop_instance.JTAG_SOFT_inst_0.jtag_cntl_inst.j_reg.un1_tck.I[0](inv)
                                                                                                                                                                                                                                                                                               
rgb_blink|int_osc                263       u_HSOSC.CLKHF(HSOSC)                                                  frequency_counter_i[27:0].C                                        -                 -                                                                                        
===============================================================================================================================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 233 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 264 clock pin(s) of sequential element(s)
0 instances converted, 264 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@KP:ckid0_2       u_HSOSC.CLKHF       HSOSC                  233        frequency_counter_i[27:0]
=================================================================================================
======================================================= Gated/Generated Clocks =======================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                   
--------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       ENCRYPTED           IB                     264                    ENCRYPTED           Clock Optimization not enabled
======================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\rgb_blinky_rgb_blinky_imp.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 168MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 169MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 169MB peak: 169MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 85MB peak: 170MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Dec 13 00:42:11 2020

###########################################################]
