#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2064cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2064e50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20562d0 .functor NOT 1, L_0x20c1a70, C4<0>, C4<0>, C4<0>;
L_0x20c1850 .functor XOR 2, L_0x20c16f0, L_0x20c17b0, C4<00>, C4<00>;
L_0x20c1960 .functor XOR 2, L_0x20c1850, L_0x20c18c0, C4<00>, C4<00>;
v0x20b93b0_0 .net *"_ivl_10", 1 0, L_0x20c18c0;  1 drivers
v0x20b94b0_0 .net *"_ivl_12", 1 0, L_0x20c1960;  1 drivers
v0x20b9590_0 .net *"_ivl_2", 1 0, L_0x20bc720;  1 drivers
v0x20b9650_0 .net *"_ivl_4", 1 0, L_0x20c16f0;  1 drivers
v0x20b9730_0 .net *"_ivl_6", 1 0, L_0x20c17b0;  1 drivers
v0x20b9860_0 .net *"_ivl_8", 1 0, L_0x20c1850;  1 drivers
v0x20b9940_0 .net "a", 0 0, v0x20b4070_0;  1 drivers
v0x20b99e0_0 .net "b", 0 0, v0x20b4110_0;  1 drivers
v0x20b9a80_0 .net "c", 0 0, v0x20b41b0_0;  1 drivers
v0x20b9b20_0 .var "clk", 0 0;
v0x20b9bc0_0 .net "d", 0 0, v0x20b42f0_0;  1 drivers
v0x20b9c60_0 .net "out_pos_dut", 0 0, L_0x20c1360;  1 drivers
v0x20b9d00_0 .net "out_pos_ref", 0 0, L_0x20bb230;  1 drivers
v0x20b9da0_0 .net "out_sop_dut", 0 0, L_0x20be5d0;  1 drivers
v0x20b9e40_0 .net "out_sop_ref", 0 0, L_0x208e820;  1 drivers
v0x20b9ee0_0 .var/2u "stats1", 223 0;
v0x20b9f80_0 .var/2u "strobe", 0 0;
v0x20ba020_0 .net "tb_match", 0 0, L_0x20c1a70;  1 drivers
v0x20ba0f0_0 .net "tb_mismatch", 0 0, L_0x20562d0;  1 drivers
v0x20ba190_0 .net "wavedrom_enable", 0 0, v0x20b45c0_0;  1 drivers
v0x20ba260_0 .net "wavedrom_title", 511 0, v0x20b4660_0;  1 drivers
L_0x20bc720 .concat [ 1 1 0 0], L_0x20bb230, L_0x208e820;
L_0x20c16f0 .concat [ 1 1 0 0], L_0x20bb230, L_0x208e820;
L_0x20c17b0 .concat [ 1 1 0 0], L_0x20c1360, L_0x20be5d0;
L_0x20c18c0 .concat [ 1 1 0 0], L_0x20bb230, L_0x208e820;
L_0x20c1a70 .cmp/eeq 2, L_0x20bc720, L_0x20c1960;
S_0x2064fe0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2064e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20566b0 .functor AND 1, v0x20b41b0_0, v0x20b42f0_0, C4<1>, C4<1>;
L_0x2056a90 .functor NOT 1, v0x20b4070_0, C4<0>, C4<0>, C4<0>;
L_0x2056e70 .functor NOT 1, v0x20b4110_0, C4<0>, C4<0>, C4<0>;
L_0x20570f0 .functor AND 1, L_0x2056a90, L_0x2056e70, C4<1>, C4<1>;
L_0x206f8d0 .functor AND 1, L_0x20570f0, v0x20b41b0_0, C4<1>, C4<1>;
L_0x208e820 .functor OR 1, L_0x20566b0, L_0x206f8d0, C4<0>, C4<0>;
L_0x20ba6b0 .functor NOT 1, v0x20b4110_0, C4<0>, C4<0>, C4<0>;
L_0x20ba720 .functor OR 1, L_0x20ba6b0, v0x20b42f0_0, C4<0>, C4<0>;
L_0x20ba830 .functor AND 1, v0x20b41b0_0, L_0x20ba720, C4<1>, C4<1>;
L_0x20ba8f0 .functor NOT 1, v0x20b4070_0, C4<0>, C4<0>, C4<0>;
L_0x20ba9c0 .functor OR 1, L_0x20ba8f0, v0x20b4110_0, C4<0>, C4<0>;
L_0x20baa30 .functor AND 1, L_0x20ba830, L_0x20ba9c0, C4<1>, C4<1>;
L_0x20babb0 .functor NOT 1, v0x20b4110_0, C4<0>, C4<0>, C4<0>;
L_0x20bac20 .functor OR 1, L_0x20babb0, v0x20b42f0_0, C4<0>, C4<0>;
L_0x20bab40 .functor AND 1, v0x20b41b0_0, L_0x20bac20, C4<1>, C4<1>;
L_0x20badb0 .functor NOT 1, v0x20b4070_0, C4<0>, C4<0>, C4<0>;
L_0x20baeb0 .functor OR 1, L_0x20badb0, v0x20b42f0_0, C4<0>, C4<0>;
L_0x20baf70 .functor AND 1, L_0x20bab40, L_0x20baeb0, C4<1>, C4<1>;
L_0x20bb120 .functor XNOR 1, L_0x20baa30, L_0x20baf70, C4<0>, C4<0>;
v0x2055c00_0 .net *"_ivl_0", 0 0, L_0x20566b0;  1 drivers
v0x2056000_0 .net *"_ivl_12", 0 0, L_0x20ba6b0;  1 drivers
v0x20563e0_0 .net *"_ivl_14", 0 0, L_0x20ba720;  1 drivers
v0x20567c0_0 .net *"_ivl_16", 0 0, L_0x20ba830;  1 drivers
v0x2056ba0_0 .net *"_ivl_18", 0 0, L_0x20ba8f0;  1 drivers
v0x2056f80_0 .net *"_ivl_2", 0 0, L_0x2056a90;  1 drivers
v0x2057200_0 .net *"_ivl_20", 0 0, L_0x20ba9c0;  1 drivers
v0x20b25e0_0 .net *"_ivl_24", 0 0, L_0x20babb0;  1 drivers
v0x20b26c0_0 .net *"_ivl_26", 0 0, L_0x20bac20;  1 drivers
v0x20b27a0_0 .net *"_ivl_28", 0 0, L_0x20bab40;  1 drivers
v0x20b2880_0 .net *"_ivl_30", 0 0, L_0x20badb0;  1 drivers
v0x20b2960_0 .net *"_ivl_32", 0 0, L_0x20baeb0;  1 drivers
v0x20b2a40_0 .net *"_ivl_36", 0 0, L_0x20bb120;  1 drivers
L_0x7f8a20fd9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20b2b00_0 .net *"_ivl_38", 0 0, L_0x7f8a20fd9018;  1 drivers
v0x20b2be0_0 .net *"_ivl_4", 0 0, L_0x2056e70;  1 drivers
v0x20b2cc0_0 .net *"_ivl_6", 0 0, L_0x20570f0;  1 drivers
v0x20b2da0_0 .net *"_ivl_8", 0 0, L_0x206f8d0;  1 drivers
v0x20b2e80_0 .net "a", 0 0, v0x20b4070_0;  alias, 1 drivers
v0x20b2f40_0 .net "b", 0 0, v0x20b4110_0;  alias, 1 drivers
v0x20b3000_0 .net "c", 0 0, v0x20b41b0_0;  alias, 1 drivers
v0x20b30c0_0 .net "d", 0 0, v0x20b42f0_0;  alias, 1 drivers
v0x20b3180_0 .net "out_pos", 0 0, L_0x20bb230;  alias, 1 drivers
v0x20b3240_0 .net "out_sop", 0 0, L_0x208e820;  alias, 1 drivers
v0x20b3300_0 .net "pos0", 0 0, L_0x20baa30;  1 drivers
v0x20b33c0_0 .net "pos1", 0 0, L_0x20baf70;  1 drivers
L_0x20bb230 .functor MUXZ 1, L_0x7f8a20fd9018, L_0x20baa30, L_0x20bb120, C4<>;
S_0x20b3540 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2064e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20b4070_0 .var "a", 0 0;
v0x20b4110_0 .var "b", 0 0;
v0x20b41b0_0 .var "c", 0 0;
v0x20b4250_0 .net "clk", 0 0, v0x20b9b20_0;  1 drivers
v0x20b42f0_0 .var "d", 0 0;
v0x20b43e0_0 .var/2u "fail", 0 0;
v0x20b4480_0 .var/2u "fail1", 0 0;
v0x20b4520_0 .net "tb_match", 0 0, L_0x20c1a70;  alias, 1 drivers
v0x20b45c0_0 .var "wavedrom_enable", 0 0;
v0x20b4660_0 .var "wavedrom_title", 511 0;
E_0x2063630/0 .event negedge, v0x20b4250_0;
E_0x2063630/1 .event posedge, v0x20b4250_0;
E_0x2063630 .event/or E_0x2063630/0, E_0x2063630/1;
S_0x20b3870 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20b3540;
 .timescale -12 -12;
v0x20b3ab0_0 .var/2s "i", 31 0;
E_0x20634d0 .event posedge, v0x20b4250_0;
S_0x20b3bb0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20b3540;
 .timescale -12 -12;
v0x20b3db0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20b3e90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20b3540;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20b4840 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2064e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20bb3e0 .functor NOT 1, v0x20b4070_0, C4<0>, C4<0>, C4<0>;
L_0x20bb470 .functor NOT 1, v0x20b4110_0, C4<0>, C4<0>, C4<0>;
L_0x20bb610 .functor AND 1, L_0x20bb3e0, L_0x20bb470, C4<1>, C4<1>;
L_0x20bb720 .functor NOT 1, v0x20b41b0_0, C4<0>, C4<0>, C4<0>;
L_0x20bb8d0 .functor AND 1, L_0x20bb610, L_0x20bb720, C4<1>, C4<1>;
L_0x20bb9e0 .functor NOT 1, v0x20b42f0_0, C4<0>, C4<0>, C4<0>;
L_0x20bbba0 .functor AND 1, L_0x20bb8d0, L_0x20bb9e0, C4<1>, C4<1>;
L_0x20bbcb0 .functor NOT 1, v0x20b4070_0, C4<0>, C4<0>, C4<0>;
L_0x20bbe80 .functor NOT 1, v0x20b4110_0, C4<0>, C4<0>, C4<0>;
L_0x20bbef0 .functor AND 1, L_0x20bbcb0, L_0x20bbe80, C4<1>, C4<1>;
L_0x20bc060 .functor AND 1, L_0x20bbef0, v0x20b41b0_0, C4<1>, C4<1>;
L_0x20bc0d0 .functor NOT 1, v0x20b42f0_0, C4<0>, C4<0>, C4<0>;
L_0x20bc1b0 .functor AND 1, L_0x20bc060, L_0x20bc0d0, C4<1>, C4<1>;
L_0x20bc2c0 .functor OR 1, L_0x20bbba0, L_0x20bc1b0, C4<0>, C4<0>;
L_0x20bc140 .functor NOT 1, v0x20b4110_0, C4<0>, C4<0>, C4<0>;
L_0x20bc450 .functor AND 1, v0x20b4070_0, L_0x20bc140, C4<1>, C4<1>;
L_0x20bc5a0 .functor NOT 1, v0x20b41b0_0, C4<0>, C4<0>, C4<0>;
L_0x20bc610 .functor AND 1, L_0x20bc450, L_0x20bc5a0, C4<1>, C4<1>;
L_0x20bc7c0 .functor AND 1, L_0x20bc610, v0x20b42f0_0, C4<1>, C4<1>;
L_0x20bc880 .functor OR 1, L_0x20bc2c0, L_0x20bc7c0, C4<0>, C4<0>;
L_0x20bca40 .functor NOT 1, v0x20b4070_0, C4<0>, C4<0>, C4<0>;
L_0x20bcab0 .functor AND 1, L_0x20bca40, v0x20b4110_0, C4<1>, C4<1>;
L_0x20bcc30 .functor NOT 1, v0x20b41b0_0, C4<0>, C4<0>, C4<0>;
L_0x20bcca0 .functor AND 1, L_0x20bcab0, L_0x20bcc30, C4<1>, C4<1>;
L_0x20bce80 .functor NOT 1, v0x20b42f0_0, C4<0>, C4<0>, C4<0>;
L_0x20bcef0 .functor AND 1, L_0x20bcca0, L_0x20bce80, C4<1>, C4<1>;
L_0x20bd0e0 .functor OR 1, L_0x20bc880, L_0x20bcef0, C4<0>, C4<0>;
L_0x20bd1f0 .functor NOT 1, v0x20b4070_0, C4<0>, C4<0>, C4<0>;
L_0x20bd350 .functor AND 1, L_0x20bd1f0, v0x20b4110_0, C4<1>, C4<1>;
L_0x20bd410 .functor AND 1, L_0x20bd350, v0x20b41b0_0, C4<1>, C4<1>;
L_0x20bd5d0 .functor NOT 1, v0x20b42f0_0, C4<0>, C4<0>, C4<0>;
L_0x20bd640 .functor AND 1, L_0x20bd410, L_0x20bd5d0, C4<1>, C4<1>;
L_0x20bd860 .functor OR 1, L_0x20bd0e0, L_0x20bd640, C4<0>, C4<0>;
L_0x20bd970 .functor NOT 1, v0x20b4070_0, C4<0>, C4<0>, C4<0>;
L_0x20bdb00 .functor AND 1, L_0x20bd970, v0x20b4110_0, C4<1>, C4<1>;
L_0x20bdbc0 .functor NOT 1, v0x20b41b0_0, C4<0>, C4<0>, C4<0>;
L_0x20bdd60 .functor AND 1, L_0x20bdb00, L_0x20bdbc0, C4<1>, C4<1>;
L_0x20bde70 .functor AND 1, L_0x20bdd60, v0x20b42f0_0, C4<1>, C4<1>;
L_0x20bdc30 .functor OR 1, L_0x20bd860, L_0x20bde70, C4<0>, C4<0>;
L_0x20be070 .functor NOT 1, v0x20b4110_0, C4<0>, C4<0>, C4<0>;
L_0x20be230 .functor AND 1, v0x20b4070_0, L_0x20be070, C4<1>, C4<1>;
L_0x20be2f0 .functor AND 1, L_0x20be230, v0x20b41b0_0, C4<1>, C4<1>;
L_0x20be510 .functor AND 1, L_0x20be2f0, v0x20b42f0_0, C4<1>, C4<1>;
L_0x20be5d0 .functor OR 1, L_0x20bdc30, L_0x20be510, C4<0>, C4<0>;
L_0x20be8a0 .functor OR 1, v0x20b4070_0, v0x20b4110_0, C4<0>, C4<0>;
L_0x20be910 .functor OR 1, L_0x20be8a0, v0x20b41b0_0, C4<0>, C4<0>;
L_0x20beb50 .functor OR 1, L_0x20be910, v0x20b42f0_0, C4<0>, C4<0>;
L_0x20bec10 .functor NOT 1, v0x20b4070_0, C4<0>, C4<0>, C4<0>;
L_0x20bee10 .functor NOT 1, v0x20b4110_0, C4<0>, C4<0>, C4<0>;
L_0x20bee80 .functor OR 1, L_0x20bec10, L_0x20bee10, C4<0>, C4<0>;
L_0x20bf130 .functor NOT 1, v0x20b41b0_0, C4<0>, C4<0>, C4<0>;
L_0x20bf3b0 .functor OR 1, L_0x20bee80, L_0x20bf130, C4<0>, C4<0>;
L_0x20bf670 .functor AND 1, L_0x20beb50, L_0x20bf3b0, C4<1>, C4<1>;
L_0x20bf780 .functor NOT 1, v0x20b4070_0, C4<0>, C4<0>, C4<0>;
L_0x20bfbc0 .functor NOT 1, v0x20b4110_0, C4<0>, C4<0>, C4<0>;
L_0x20bfc30 .functor OR 1, L_0x20bf780, L_0x20bfbc0, C4<0>, C4<0>;
L_0x20bff10 .functor OR 1, L_0x20bfc30, v0x20b42f0_0, C4<0>, C4<0>;
L_0x20c01e0 .functor AND 1, L_0x20bf670, L_0x20bff10, C4<1>, C4<1>;
L_0x20c04d0 .functor NOT 1, v0x20b4070_0, C4<0>, C4<0>, C4<0>;
L_0x20c0540 .functor OR 1, L_0x20c04d0, v0x20b41b0_0, C4<0>, C4<0>;
L_0x20c07f0 .functor NOT 1, v0x20b42f0_0, C4<0>, C4<0>, C4<0>;
L_0x20c0860 .functor OR 1, L_0x20c0540, L_0x20c07f0, C4<0>, C4<0>;
L_0x20c0b70 .functor AND 1, L_0x20c01e0, L_0x20c0860, C4<1>, C4<1>;
L_0x20c0c80 .functor NOT 1, v0x20b4110_0, C4<0>, C4<0>, C4<0>;
L_0x20c0f00 .functor OR 1, v0x20b4070_0, L_0x20c0c80, C4<0>, C4<0>;
L_0x20c0fc0 .functor NOT 1, v0x20b42f0_0, C4<0>, C4<0>, C4<0>;
L_0x20c1250 .functor OR 1, L_0x20c0f00, L_0x20c0fc0, C4<0>, C4<0>;
L_0x20c1360 .functor AND 1, L_0x20c0b70, L_0x20c1250, C4<1>, C4<1>;
v0x20b4a00_0 .net *"_ivl_0", 0 0, L_0x20bb3e0;  1 drivers
v0x20b4ae0_0 .net *"_ivl_10", 0 0, L_0x20bb9e0;  1 drivers
v0x20b4bc0_0 .net *"_ivl_100", 0 0, L_0x20bf130;  1 drivers
v0x20b4cb0_0 .net *"_ivl_102", 0 0, L_0x20bf3b0;  1 drivers
v0x20b4d90_0 .net *"_ivl_104", 0 0, L_0x20bf670;  1 drivers
v0x20b4ec0_0 .net *"_ivl_106", 0 0, L_0x20bf780;  1 drivers
v0x20b4fa0_0 .net *"_ivl_108", 0 0, L_0x20bfbc0;  1 drivers
v0x20b5080_0 .net *"_ivl_110", 0 0, L_0x20bfc30;  1 drivers
v0x20b5160_0 .net *"_ivl_112", 0 0, L_0x20bff10;  1 drivers
v0x20b52d0_0 .net *"_ivl_114", 0 0, L_0x20c01e0;  1 drivers
v0x20b53b0_0 .net *"_ivl_116", 0 0, L_0x20c04d0;  1 drivers
v0x20b5490_0 .net *"_ivl_118", 0 0, L_0x20c0540;  1 drivers
v0x20b5570_0 .net *"_ivl_12", 0 0, L_0x20bbba0;  1 drivers
v0x20b5650_0 .net *"_ivl_120", 0 0, L_0x20c07f0;  1 drivers
v0x20b5730_0 .net *"_ivl_122", 0 0, L_0x20c0860;  1 drivers
v0x20b5810_0 .net *"_ivl_124", 0 0, L_0x20c0b70;  1 drivers
v0x20b58f0_0 .net *"_ivl_126", 0 0, L_0x20c0c80;  1 drivers
v0x20b5ae0_0 .net *"_ivl_128", 0 0, L_0x20c0f00;  1 drivers
v0x20b5bc0_0 .net *"_ivl_130", 0 0, L_0x20c0fc0;  1 drivers
v0x20b5ca0_0 .net *"_ivl_132", 0 0, L_0x20c1250;  1 drivers
v0x20b5d80_0 .net *"_ivl_14", 0 0, L_0x20bbcb0;  1 drivers
v0x20b5e60_0 .net *"_ivl_16", 0 0, L_0x20bbe80;  1 drivers
v0x20b5f40_0 .net *"_ivl_18", 0 0, L_0x20bbef0;  1 drivers
v0x20b6020_0 .net *"_ivl_2", 0 0, L_0x20bb470;  1 drivers
v0x20b6100_0 .net *"_ivl_20", 0 0, L_0x20bc060;  1 drivers
v0x20b61e0_0 .net *"_ivl_22", 0 0, L_0x20bc0d0;  1 drivers
v0x20b62c0_0 .net *"_ivl_24", 0 0, L_0x20bc1b0;  1 drivers
v0x20b63a0_0 .net *"_ivl_26", 0 0, L_0x20bc2c0;  1 drivers
v0x20b6480_0 .net *"_ivl_28", 0 0, L_0x20bc140;  1 drivers
v0x20b6560_0 .net *"_ivl_30", 0 0, L_0x20bc450;  1 drivers
v0x20b6640_0 .net *"_ivl_32", 0 0, L_0x20bc5a0;  1 drivers
v0x20b6720_0 .net *"_ivl_34", 0 0, L_0x20bc610;  1 drivers
v0x20b6800_0 .net *"_ivl_36", 0 0, L_0x20bc7c0;  1 drivers
v0x20b6af0_0 .net *"_ivl_38", 0 0, L_0x20bc880;  1 drivers
v0x20b6bd0_0 .net *"_ivl_4", 0 0, L_0x20bb610;  1 drivers
v0x20b6cb0_0 .net *"_ivl_40", 0 0, L_0x20bca40;  1 drivers
v0x20b6d90_0 .net *"_ivl_42", 0 0, L_0x20bcab0;  1 drivers
v0x20b6e70_0 .net *"_ivl_44", 0 0, L_0x20bcc30;  1 drivers
v0x20b6f50_0 .net *"_ivl_46", 0 0, L_0x20bcca0;  1 drivers
v0x20b7030_0 .net *"_ivl_48", 0 0, L_0x20bce80;  1 drivers
v0x20b7110_0 .net *"_ivl_50", 0 0, L_0x20bcef0;  1 drivers
v0x20b71f0_0 .net *"_ivl_52", 0 0, L_0x20bd0e0;  1 drivers
v0x20b72d0_0 .net *"_ivl_54", 0 0, L_0x20bd1f0;  1 drivers
v0x20b73b0_0 .net *"_ivl_56", 0 0, L_0x20bd350;  1 drivers
v0x20b7490_0 .net *"_ivl_58", 0 0, L_0x20bd410;  1 drivers
v0x20b7570_0 .net *"_ivl_6", 0 0, L_0x20bb720;  1 drivers
v0x20b7650_0 .net *"_ivl_60", 0 0, L_0x20bd5d0;  1 drivers
v0x20b7730_0 .net *"_ivl_62", 0 0, L_0x20bd640;  1 drivers
v0x20b7810_0 .net *"_ivl_64", 0 0, L_0x20bd860;  1 drivers
v0x20b78f0_0 .net *"_ivl_66", 0 0, L_0x20bd970;  1 drivers
v0x20b79d0_0 .net *"_ivl_68", 0 0, L_0x20bdb00;  1 drivers
v0x20b7ab0_0 .net *"_ivl_70", 0 0, L_0x20bdbc0;  1 drivers
v0x20b7b90_0 .net *"_ivl_72", 0 0, L_0x20bdd60;  1 drivers
v0x20b7c70_0 .net *"_ivl_74", 0 0, L_0x20bde70;  1 drivers
v0x20b7d50_0 .net *"_ivl_76", 0 0, L_0x20bdc30;  1 drivers
v0x20b7e30_0 .net *"_ivl_78", 0 0, L_0x20be070;  1 drivers
v0x20b7f10_0 .net *"_ivl_8", 0 0, L_0x20bb8d0;  1 drivers
v0x20b7ff0_0 .net *"_ivl_80", 0 0, L_0x20be230;  1 drivers
v0x20b80d0_0 .net *"_ivl_82", 0 0, L_0x20be2f0;  1 drivers
v0x20b81b0_0 .net *"_ivl_84", 0 0, L_0x20be510;  1 drivers
v0x20b8290_0 .net *"_ivl_88", 0 0, L_0x20be8a0;  1 drivers
v0x20b8370_0 .net *"_ivl_90", 0 0, L_0x20be910;  1 drivers
v0x20b8450_0 .net *"_ivl_92", 0 0, L_0x20beb50;  1 drivers
v0x20b8530_0 .net *"_ivl_94", 0 0, L_0x20bec10;  1 drivers
v0x20b8610_0 .net *"_ivl_96", 0 0, L_0x20bee10;  1 drivers
v0x20b8b00_0 .net *"_ivl_98", 0 0, L_0x20bee80;  1 drivers
v0x20b8be0_0 .net "a", 0 0, v0x20b4070_0;  alias, 1 drivers
v0x20b8c80_0 .net "b", 0 0, v0x20b4110_0;  alias, 1 drivers
v0x20b8d70_0 .net "c", 0 0, v0x20b41b0_0;  alias, 1 drivers
v0x20b8e60_0 .net "d", 0 0, v0x20b42f0_0;  alias, 1 drivers
v0x20b8f50_0 .net "out_pos", 0 0, L_0x20c1360;  alias, 1 drivers
v0x20b9010_0 .net "out_sop", 0 0, L_0x20be5d0;  alias, 1 drivers
S_0x20b9190 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2064e50;
 .timescale -12 -12;
E_0x204b9f0 .event anyedge, v0x20b9f80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20b9f80_0;
    %nor/r;
    %assign/vec4 v0x20b9f80_0, 0;
    %wait E_0x204b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20b3540;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b43e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b4480_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20b3540;
T_4 ;
    %wait E_0x2063630;
    %load/vec4 v0x20b4520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20b43e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20b3540;
T_5 ;
    %wait E_0x20634d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %wait E_0x20634d0;
    %load/vec4 v0x20b43e0_0;
    %store/vec4 v0x20b4480_0, 0, 1;
    %fork t_1, S_0x20b3870;
    %jmp t_0;
    .scope S_0x20b3870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20b3ab0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20b3ab0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20634d0;
    %load/vec4 v0x20b3ab0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b3ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20b3ab0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20b3540;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2063630;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20b42f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b4110_0, 0;
    %assign/vec4 v0x20b4070_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20b43e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20b4480_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2064e50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b9b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b9f80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2064e50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20b9b20_0;
    %inv;
    %store/vec4 v0x20b9b20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2064e50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20b4250_0, v0x20ba0f0_0, v0x20b9940_0, v0x20b99e0_0, v0x20b9a80_0, v0x20b9bc0_0, v0x20b9e40_0, v0x20b9da0_0, v0x20b9d00_0, v0x20b9c60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2064e50;
T_9 ;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2064e50;
T_10 ;
    %wait E_0x2063630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b9ee0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9ee0_0, 4, 32;
    %load/vec4 v0x20ba020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9ee0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b9ee0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9ee0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20b9e40_0;
    %load/vec4 v0x20b9e40_0;
    %load/vec4 v0x20b9da0_0;
    %xor;
    %load/vec4 v0x20b9e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9ee0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9ee0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20b9d00_0;
    %load/vec4 v0x20b9d00_0;
    %load/vec4 v0x20b9c60_0;
    %xor;
    %load/vec4 v0x20b9d00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9ee0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20b9ee0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9ee0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth1/human/ece241_2013_q2/iter1/response0/top_module.sv";
