Library IEEE;
use IEEE.std_logic_1164.all;

package EE_232 is

	component AND_2 is 
	port (I0 ,I1 :in std_logic;
			O0 : out std_logic);
	end component;
	
	component OR_2 is 
	port (I0 ,I1 :in std_logic;
			O0 : out std_logic);
	end component;
	
	component NOT_2 is 
	port (I0 :in std_logic;
			O0 : out std_logic);
			end component;
			
	COMPONENT	mux_2_1 is 
port (x0,x1,s : In std_logic;
		y : out std_logic);
end COMPONENT;

COMPONENT D_FF is -- Entity declaration
port( D : in std_logic; -- Data input of the D flipflop
		CLK : in std_logic; -- Clock input of the D flipflop
		CLRN : in std_logic; -- Active low clear input of the D flipflop
		PREN : in std_logic; -- Active low preset input of the D flipflop
		Q : buffer std_logic; -- Q output of the D flipflop
		QN : out std_logic); -- Q_bar output of the D flipflop
end COMPONENT;
	
end package;