{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555804746071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555804746078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 19:59:05 2019 " "Processing started: Sat Apr 20 19:59:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555804746078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804746078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804746078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555804746920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555804746920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 1 1 " "Found 1 design units, including 1 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/snake_register.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/snake_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_register " "Found entity 1: snake_register" {  } { { "processor/snake_register.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/snake_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/skeleton_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/skeleton_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_proc " "Found entity 1: skeleton_proc" {  } { { "processor/skeleton_proc.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/skeleton_proc.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755730 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(363) " "Verilog HDL warning at regfile.v(363): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 363 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555804755735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/regfile.v 9 9 " "Found 9 design units, including 9 entities, in source file processor/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "processor/regfile.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755750 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "processor/regfile.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755750 ""} { "Info" "ISGN_ENTITY_NAME" "3 dffe_ref " "Found entity 3: dffe_ref" {  } { { "processor/regfile.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755750 ""} { "Info" "ISGN_ENTITY_NAME" "4 dffe_ref_neg " "Found entity 4: dffe_ref_neg" {  } { { "processor/regfile.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755750 ""} { "Info" "ISGN_ENTITY_NAME" "5 register " "Found entity 5: register" {  } { { "processor/regfile.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755750 ""} { "Info" "ISGN_ENTITY_NAME" "6 register_2 " "Found entity 6: register_2" {  } { { "processor/regfile.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755750 ""} { "Info" "ISGN_ENTITY_NAME" "7 register_neg " "Found entity 7: register_neg" {  } { { "processor/regfile.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755750 ""} { "Info" "ISGN_ENTITY_NAME" "8 tri_buf " "Found entity 8: tri_buf" {  } { { "processor/regfile.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755750 ""} { "Info" "ISGN_ENTITY_NAME" "9 tri_reg " "Found entity 9: tri_reg" {  } { { "processor/regfile.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.v 2 2 " "Found 2 design units, including 2 entities, in source file processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755758 ""} { "Info" "ISGN_ENTITY_NAME" "2 equality5 " "Found entity 2: equality5" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/proc_timed_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/proc_timed_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_timed_tb " "Found entity 1: proc_timed_tb" {  } { { "processor/proc_timed_tb.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/proc_timed_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/proc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/proc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_tb " "Found entity 1: proc_tb" {  } { { "processor/proc_tb.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/proc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "processor/multdiv_tb.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/multdiv.v 15 15 " "Found 15 design units, including 15 entities, in source file processor/multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_1_enable " "Found entity 2: mux_2_1_enable" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult " "Found entity 3: mult" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_2_1_5 " "Found entity 4: mux_2_1_5" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "5 div " "Found entity 5: div" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "6 multiplier_module " "Found entity 6: multiplier_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "7 product_module " "Found entity 7: product_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "8 quotient_module " "Found entity 8: quotient_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "9 remainder_module " "Found entity 9: remainder_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "10 shift_left_1 " "Found entity 10: shift_left_1" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "11 shift_register_16 " "Found entity 11: shift_register_16" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "12 shift_register_32 " "Found entity 12: shift_register_32" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "13 shift_register_8 " "Found entity 13: shift_register_8" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux_2_1_15_bits " "Found entity 14: mux_2_1_15_bits" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""} { "Info" "ISGN_ENTITY_NAME" "15 mux_2_1_31_bits " "Found entity 15: mux_2_1_31_bits" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_xm.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_xm.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_xm " "Found entity 1: latch_xm" {  } { { "processor/latch_xm.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/latch_xm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_pc " "Found entity 1: latch_pc" {  } { { "processor/latch_pc.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/latch_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_mw.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_mw " "Found entity 1: latch_mw" {  } { { "processor/latch_mw.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/latch_mw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_fd " "Found entity 1: latch_fd" {  } { { "processor/latch_fd.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/latch_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_dx.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_dx.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_dx " "Found entity 1: latch_dx" {  } { { "processor/latch_dx.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/latch_dx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "processor/dflipflop.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu.v 26 26 " "Found 26 design units, including 26 entities, in source file processor/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA_32 " "Found entity 2: CLA_32" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2_1_31_16 " "Found entity 3: mux_2_1_31_16" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "4 CLA_8 " "Found entity 4: CLA_8" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "5 and_32 " "Found entity 5: and_32" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_32 " "Found entity 6: or_32" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "7 sll_barrel_32 " "Found entity 7: sll_barrel_32" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "8 sll_16 " "Found entity 8: sll_16" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "9 sll_8 " "Found entity 9: sll_8" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "10 sll_4 " "Found entity 10: sll_4" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "11 sll_2 " "Found entity 11: sll_2" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "12 sll_1 " "Found entity 12: sll_1" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "13 sra_barrel_32 " "Found entity 13: sra_barrel_32" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "14 sra_16 " "Found entity 14: sra_16" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "15 sra_8 " "Found entity 15: sra_8" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "16 sra_4 " "Found entity 16: sra_4" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "17 sra_2 " "Found entity 17: sra_2" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "18 sra_1 " "Found entity 18: sra_1" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "19 subtract " "Found entity 19: subtract" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "20 two_complement " "Found entity 20: two_complement" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "21 mux_21 " "Found entity 21: mux_21" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "22 mux_21_all_1bit " "Found entity 22: mux_21_all_1bit" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "23 mux_2_1 " "Found entity 23: mux_2_1" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "24 mux_32_1 " "Found entity 24: mux_32_1" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "25 mux_4_1 " "Found entity 25: mux_4_1" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""} { "Info" "ISGN_ENTITY_NAME" "26 mux_8_1 " "Found entity 26: mux_8_1" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804755999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804755999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804756006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804756014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index1.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index1.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index1 " "Found entity 1: img_index1" {  } { { "img_index1.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_index1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804756021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isDiv_x processor.v(484) " "Verilog HDL Implicit Net warning at processor.v(484): created implicit net for \"isDiv_x\"" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 484 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isLoadSnake_w_out processor.v(622) " "Verilog HDL Implicit Net warning at processor.v(622): created implicit net for \"isLoadSnake_w_out\"" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 622 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear multdiv.v(128) " "Verilog HDL Implicit Net warning at multdiv.v(128): created implicit net for \"clear\"" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum_carry_out alu.v(30) " "Verilog HDL Implicit Net warning at alu.v(30): created implicit net for \"sum_carry_out\"" {  } { { "processor/alu.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(58) " "Verilog HDL Implicit Net warning at skeleton.v(58): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(128) " "Verilog HDL Implicit Net warning at skeleton.v(128): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(129) " "Verilog HDL Implicit Net warning at skeleton.v(129): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(129) " "Verilog HDL Implicit Net warning at skeleton.v(129): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555804756289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "move2 skeleton.v(104) " "Verilog HDL or VHDL warning at skeleton.v(104): object \"move2\" assigned a value but never read" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move1 skeleton.v(113) " "Verilog HDL Always Construct warning at skeleton.v(113): inferring latch(es) for variable \"move1\", which holds its previous value in one or more paths through the always construct" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_data_in skeleton.v(43) " "Output port \"debug_data_in\" at skeleton.v(43) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_addr skeleton.v(44) " "Output port \"debug_addr\" at skeleton.v(44) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(28) " "Output port \"VGA_SYNC\" at skeleton.v(28) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[0\] skeleton.v(116) " "Inferred latch for \"move1\[0\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[1\] skeleton.v(116) " "Inferred latch for \"move1\[1\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[2\] skeleton.v(116) " "Inferred latch for \"move1\[2\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[3\] skeleton.v(116) " "Inferred latch for \"move1\[3\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[4\] skeleton.v(116) " "Inferred latch for \"move1\[4\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[5\] skeleton.v(116) " "Inferred latch for \"move1\[5\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[6\] skeleton.v(116) " "Inferred latch for \"move1\[6\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[7\] skeleton.v(116) " "Inferred latch for \"move1\[7\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[8\] skeleton.v(116) " "Inferred latch for \"move1\[8\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[9\] skeleton.v(116) " "Inferred latch for \"move1\[9\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[10\] skeleton.v(116) " "Inferred latch for \"move1\[10\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[11\] skeleton.v(116) " "Inferred latch for \"move1\[11\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[12\] skeleton.v(116) " "Inferred latch for \"move1\[12\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[13\] skeleton.v(116) " "Inferred latch for \"move1\[13\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[14\] skeleton.v(116) " "Inferred latch for \"move1\[14\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[15\] skeleton.v(116) " "Inferred latch for \"move1\[15\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756292 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[16\] skeleton.v(116) " "Inferred latch for \"move1\[16\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[17\] skeleton.v(116) " "Inferred latch for \"move1\[17\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[18\] skeleton.v(116) " "Inferred latch for \"move1\[18\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[19\] skeleton.v(116) " "Inferred latch for \"move1\[19\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[20\] skeleton.v(116) " "Inferred latch for \"move1\[20\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[21\] skeleton.v(116) " "Inferred latch for \"move1\[21\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[22\] skeleton.v(116) " "Inferred latch for \"move1\[22\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[23\] skeleton.v(116) " "Inferred latch for \"move1\[23\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[24\] skeleton.v(116) " "Inferred latch for \"move1\[24\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[25\] skeleton.v(116) " "Inferred latch for \"move1\[25\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[26\] skeleton.v(116) " "Inferred latch for \"move1\[26\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[27\] skeleton.v(116) " "Inferred latch for \"move1\[27\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[28\] skeleton.v(116) " "Inferred latch for \"move1\[28\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[29\] skeleton.v(116) " "Inferred latch for \"move1\[29\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[30\] skeleton.v(116) " "Inferred latch for \"move1\[30\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move1\[31\] skeleton.v(116) " "Inferred latch for \"move1\[31\]\" at skeleton.v(116)" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756293 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756365 ""}  } { { "pll.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804756365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804756423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804756423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555804756482 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804756500 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804756500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804756510 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "head2 vga_controller.v(89) " "Verilog HDL or VHDL warning at vga_controller.v(89): object \"head2\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804756511 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "length2 vga_controller.v(90) " "Verilog HDL or VHDL warning at vga_controller.v(90): object \"length2\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804756511 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "move1 vga_controller.v(93) " "Verilog HDL or VHDL warning at vga_controller.v(93): object \"move1\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804756511 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "head2position vga_controller.v(112) " "Verilog HDL or VHDL warning at vga_controller.v(112): object \"head2position\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804756511 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(68) " "Verilog HDL assignment warning at vga_controller.v(68): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555804756511 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555804759556 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555804759556 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bgb.mif " "Parameter \"init_file\" = \"bgb.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759631 ""}  } { { "img_data.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804759631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ulb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulb1 " "Found entity 1: altsyncram_ulb1" {  } { { "db/altsyncram_ulb1.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/altsyncram_ulb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804759718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804759718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ulb1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ulb1:auto_generated " "Elaborating entity \"altsyncram_ulb1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ulb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/decode_aaa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804759780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804759780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ulb1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ulb1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_ulb1.tdf" "rden_decode" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/altsyncram_ulb1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/mux_1pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804759851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804759851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ulb1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ulb1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_ulb1.tdf" "mux2" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/altsyncram_ulb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file snake_index.mif " "Parameter \"init_file\" = \"snake_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804759919 ""}  } { { "img_index.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804759919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9cc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9cc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9cc1 " "Found entity 1: altsyncram_9cc1" {  } { { "db/altsyncram_9cc1.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/altsyncram_9cc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804759975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804759975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9cc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_9cc1:auto_generated " "Elaborating entity \"altsyncram_9cc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_9cc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index1 vga_controller:vga_ins\|img_index1:img_index_inst111 " "Elaborating entity \"img_index1\" for hierarchy \"vga_controller:vga_ins\|img_index1:img_index_inst111\"" {  } { { "vga_controller.v" "img_index_inst111" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804759995 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_INCONSISTENT_NUMWORDS" "" "Not using extra address lines in altsyncram megafunction design -- 31 memory words in side A specified but total number of address lines is 8" {  } { { "img_index1.v" "altsyncram_component" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_index1.v" 82 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1555804760019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index1:img_index_inst111\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index1:img_index_inst111\|altsyncram:altsyncram_component\"" {  } { { "img_index1.v" "altsyncram_component" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_index1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index1:img_index_inst111\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index1:img_index_inst111\|altsyncram:altsyncram_component\"" {  } { { "img_index1.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_index1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index1:img_index_inst111\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index1:img_index_inst111\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colors.mif " "Parameter \"init_file\" = \"colors.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 31 " "Parameter \"numwords_a\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760035 ""}  } { { "img_index1.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/img_index1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804760035 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 31 memory words in side A specified but total number of address lines is 8 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 31 memory words in side A specified but total number of address lines is 8" {  } { { "db/altsyncram_pqb1.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/altsyncram_pqb1.tdf" 546 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804760092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqb1 " "Found entity 1: altsyncram_pqb1" {  } { { "db/altsyncram_pqb1.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/altsyncram_pqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804760093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804760093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pqb1 vga_controller:vga_ins\|img_index1:img_index_inst111\|altsyncram:altsyncram_component\|altsyncram_pqb1:auto_generated " "Elaborating entity \"altsyncram_pqb1\" for hierarchy \"vga_controller:vga_ins\|img_index1:img_index_inst111\|altsyncram:altsyncram_component\|altsyncram_pqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file snake.mif " "Parameter \"init_file\" = \"snake.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760152 ""}  } { { "imem.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804760152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cp81 " "Found entity 1: altsyncram_cp81" {  } { { "db/altsyncram_cp81.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/altsyncram_cp81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804760210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804760210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cp81 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_cp81:auto_generated " "Elaborating entity \"altsyncram_cp81\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_cp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760214 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_cp81.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/altsyncram_cp81.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/imem.v" 84 0 0 } } { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 158 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1555804760216 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_cp81:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804760251 ""}  } { { "dmem.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804760251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/altsyncram_8vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804760309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804760309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfile:my_regfile\|decoder:dcW " "Elaborating entity \"decoder\" for hierarchy \"regfile:my_regfile\|decoder:dcW\"" {  } { { "processor/regfile.v" "dcW" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:my_regfile\|register:r0 " "Elaborating entity \"register\" for hierarchy \"regfile:my_regfile\|register:r0\"" {  } { { "processor/regfile.v" "r0" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref regfile:my_regfile\|register:r0\|dffe_ref:d0 " "Elaborating entity \"dffe_ref\" for hierarchy \"regfile:my_regfile\|register:r0\|dffe_ref:d0\"" {  } { { "processor/regfile.v" "d0" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804760361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_reg regfile:my_regfile\|tri_reg:gen2\[0\].tr " "Elaborating entity \"tri_reg\" for hierarchy \"regfile:my_regfile\|tri_reg:gen2\[0\].tr\"" {  } { { "processor/regfile.v" "gen2\[0\].tr" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/regfile.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isLoadSnake_w_out processor.v(622) " "Verilog HDL or VHDL warning at processor.v(622): object \"isLoadSnake_w_out\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761268 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_m processor.v(104) " "Verilog HDL or VHDL warning at processor.v(104): object \"rs_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761268 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt_m processor.v(104) " "Verilog HDL or VHDL warning at processor.v(104): object \"rt_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761268 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_w processor.v(105) " "Verilog HDL or VHDL warning at processor.v(105): object \"rs_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761268 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt_w processor.v(105) " "Verilog HDL or VHDL warning at processor.v(105): object \"rt_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761268 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBne_m processor.v(111) " "Verilog HDL or VHDL warning at processor.v(111): object \"isBne_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761268 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJr_m processor.v(112) " "Verilog HDL or VHDL warning at processor.v(112): object \"isJr_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761268 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBlt_m processor.v(113) " "Verilog HDL or VHDL warning at processor.v(113): object \"isBlt_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761268 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isR_m processor.v(114) " "Verilog HDL or VHDL warning at processor.v(114): object \"isR_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isI_m processor.v(115) " "Verilog HDL or VHDL warning at processor.v(115): object \"isI_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBne_w processor.v(121) " "Verilog HDL or VHDL warning at processor.v(121): object \"isBne_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJr_w processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"isJr_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBlt_w processor.v(123) " "Verilog HDL or VHDL warning at processor.v(123): object \"isBlt_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isR_w processor.v(124) " "Verilog HDL or VHDL warning at processor.v(124): object \"isR_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isI_w processor.v(125) " "Verilog HDL or VHDL warning at processor.v(125): object \"isI_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isStall_xm processor.v(130) " "Verilog HDL or VHDL warning at processor.v(130): object \"isStall_xm\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negclock processor.v(147) " "Verilog HDL or VHDL warning at processor.v(147): object \"negclock\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJ_d processor.v(205) " "Verilog HDL or VHDL warning at processor.v(205): object \"isJ_d\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJal_d processor.v(209) " "Verilog HDL or VHDL warning at processor.v(209): object \"isJal_d\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSetx_d processor.v(218) " "Verilog HDL or VHDL warning at processor.v(218): object \"isSetx_d\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isR_d processor.v(221) " "Verilog HDL or VHDL warning at processor.v(221): object \"isR_d\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isI_d processor.v(223) " "Verilog HDL or VHDL warning at processor.v(223): object \"isI_d\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSetx_x processor.v(311) " "Verilog HDL or VHDL warning at processor.v(311): object \"isSetx_x\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isR_x processor.v(314) " "Verilog HDL or VHDL warning at processor.v(314): object \"isR_x\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBex_m processor.v(594) " "Verilog HDL or VHDL warning at processor.v(594): object \"isBex_m\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 594 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isBex_w processor.v(653) " "Verilog HDL or VHDL warning at processor.v(653): object \"isBex_w\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 processor.v(164) " "Verilog HDL assignment warning at processor.v(164): truncated value with size 32 to match size of target (12)" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555804761269 "|skeleton|processor:my_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_fd processor:my_processor\|latch_fd:latch_fd1 " "Elaborating entity \"latch_fd\" for hierarchy \"processor:my_processor\|latch_fd:latch_fd1\"" {  } { { "processor/processor.v" "latch_fd1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_pc processor:my_processor\|latch_pc:latch_pc1 " "Elaborating entity \"latch_pc\" for hierarchy \"processor:my_processor\|latch_pc:latch_pc1\"" {  } { { "processor/processor.v" "latch_pc1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:alu_next_pc " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\"" {  } { { "processor/processor.v" "alu_next_pc" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_32 processor:my_processor\|alu:alu_next_pc\|CLA_32:sum1 " "Elaborating entity \"CLA_32\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|CLA_32:sum1\"" {  } { { "processor/alu.v" "sum1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8 processor:my_processor\|alu:alu_next_pc\|CLA_32:sum1\|CLA_8:cla1 " "Elaborating entity \"CLA_8\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|CLA_32:sum1\|CLA_8:cla1\"" {  } { { "processor/alu.v" "cla1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract processor:my_processor\|alu:alu_next_pc\|subtract:sub1 " "Elaborating entity \"subtract\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|subtract:sub1\"" {  } { { "processor/alu.v" "sub1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_complement processor:my_processor\|alu:alu_next_pc\|subtract:sub1\|two_complement:tc " "Elaborating entity \"two_complement\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|subtract:sub1\|two_complement:tc\"" {  } { { "processor/alu.v" "tc" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_barrel_32 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1 " "Elaborating entity \"sll_barrel_32\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\"" {  } { { "processor/alu.v" "sll1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_16 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_16:s1 " "Elaborating entity \"sll_16\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_16:s1\"" {  } { { "processor/alu.v" "s1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|mux_21:m1 " "Elaborating entity \"mux_21\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|mux_21:m1\"" {  } { { "processor/alu.v" "m1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_8 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_8:s2 " "Elaborating entity \"sll_8\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_8:s2\"" {  } { { "processor/alu.v" "s2" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_4 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_4:s3 " "Elaborating entity \"sll_4\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_4:s3\"" {  } { { "processor/alu.v" "s3" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_2 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_2:s4 " "Elaborating entity \"sll_2\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_2:s4\"" {  } { { "processor/alu.v" "s4" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_1 processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_1:s5 " "Elaborating entity \"sll_1\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sll_barrel_32:sll1\|sll_1:s5\"" {  } { { "processor/alu.v" "s5" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_barrel_32 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1 " "Elaborating entity \"sra_barrel_32\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\"" {  } { { "processor/alu.v" "sra1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_16 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_16:s1 " "Elaborating entity \"sra_16\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_16:s1\"" {  } { { "processor/alu.v" "s1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_8 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_8:s2 " "Elaborating entity \"sra_8\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_8:s2\"" {  } { { "processor/alu.v" "s2" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_4 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_4:s3 " "Elaborating entity \"sra_4\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_4:s3\"" {  } { { "processor/alu.v" "s3" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_2 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_2:s4 " "Elaborating entity \"sra_2\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_2:s4\"" {  } { { "processor/alu.v" "s4" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_1 processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_1:s5 " "Elaborating entity \"sra_1\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|sra_barrel_32:sra1\|sra_1:s5\"" {  } { { "processor/alu.v" "s5" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 processor:my_processor\|alu:alu_next_pc\|and_32:and32 " "Elaborating entity \"and_32\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|and_32:and32\"" {  } { { "processor/alu.v" "and32" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 processor:my_processor\|alu:alu_next_pc\|or_32:or32 " "Elaborating entity \"or_32\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|or_32:or32\"" {  } { { "processor/alu.v" "or32" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21_all_1bit processor:my_processor\|alu:alu_next_pc\|mux_21_all_1bit:mux_less_than " "Elaborating entity \"mux_21_all_1bit\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|mux_21_all_1bit:mux_less_than\"" {  } { { "processor/alu.v" "mux_less_than" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1 processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8 " "Elaborating entity \"mux_8_1\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8\"" {  } { { "processor/alu.v" "mux8" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8\|mux_4_1:m1 " "Elaborating entity \"mux_4_1\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8\|mux_4_1:m1\"" {  } { { "processor/alu.v" "m1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8\|mux_4_1:m1\|mux_2_1:m1 " "Elaborating entity \"mux_2_1\" for hierarchy \"processor:my_processor\|alu:alu_next_pc\|mux_8_1:mux8\|mux_4_1:m1\|mux_2_1:m1\"" {  } { { "processor/alu.v" "m1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/alu.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_dx processor:my_processor\|latch_dx:latch_dx1 " "Elaborating entity \"latch_dx\" for hierarchy \"processor:my_processor\|latch_dx:latch_dx1\"" {  } { { "processor/processor.v" "latch_dx1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equality5 processor:my_processor\|equality5:write_a_eq " "Elaborating entity \"equality5\" for hierarchy \"processor:my_processor\|equality5:write_a_eq\"" {  } { { "processor/processor.v" "write_a_eq" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop processor:my_processor\|dflipflop:dff_startMultDiv " "Elaborating entity \"dflipflop\" for hierarchy \"processor:my_processor\|dflipflop:dff_startMultDiv\"" {  } { { "processor/processor.v" "dff_startMultDiv" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761775 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pr dflipflop.v(4) " "Verilog HDL or VHDL warning at dflipflop.v(4): object \"pr\" assigned a value but never read" {  } { { "processor/dflipflop.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/dflipflop.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804761776 "|skeleton|processor:my_processor|dflipflop:dff_startMultDiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:my_processor\|multdiv:md1 " "Elaborating entity \"multdiv\" for hierarchy \"processor:my_processor\|multdiv:md1\"" {  } { { "processor/processor.v" "md1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult processor:my_processor\|multdiv:md1\|mult:m1 " "Elaborating entity \"mult\" for hierarchy \"processor:my_processor\|multdiv:md1\|mult:m1\"" {  } { { "processor/multdiv.v" "m1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761836 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "30 1 multdiv.v(133) " "Verilog HDL warning at multdiv.v(133): actual bit length 30 differs from formal bit length 1" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 133 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1555804761838 "|skeleton|processor:my_processor|multdiv:md1|mult:m1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "30 1 multdiv.v(134) " "Verilog HDL warning at multdiv.v(134): actual bit length 30 differs from formal bit length 1" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1555804761838 "|skeleton|processor:my_processor|multdiv:md1|mult:m1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear 0 multdiv.v(128) " "Net \"clear\" at multdiv.v(128) has no driver or initial value, using a default initial value '0'" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 128 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555804761838 "|skeleton|processor:my_processor|multdiv:md1|mult:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_8 processor:my_processor\|multdiv:md1\|mult:m1\|shift_register_8:counter " "Elaborating entity \"shift_register_8\" for hierarchy \"processor:my_processor\|multdiv:md1\|mult:m1\|shift_register_8:counter\"" {  } { { "processor/multdiv.v" "counter" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "product_module processor:my_processor\|multdiv:md1\|mult:m1\|product_module:product1 " "Elaborating entity \"product_module\" for hierarchy \"processor:my_processor\|multdiv:md1\|mult:m1\|product_module:product1\"" {  } { { "processor/multdiv.v" "product1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_module processor:my_processor\|multdiv:md1\|mult:m1\|multiplier_module:multiplier1 " "Elaborating entity \"multiplier_module\" for hierarchy \"processor:my_processor\|multdiv:md1\|mult:m1\|multiplier_module:multiplier1\"" {  } { { "processor/multdiv.v" "multiplier1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804761996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_5 processor:my_processor\|multdiv:md1\|mult:m1\|mux_2_1_5:opcode_mux " "Elaborating entity \"mux_2_1_5\" for hierarchy \"processor:my_processor\|multdiv:md1\|mult:m1\|mux_2_1_5:opcode_mux\"" {  } { { "processor/multdiv.v" "opcode_mux" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804762051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div processor:my_processor\|multdiv:md1\|div:d1 " "Elaborating entity \"div\" for hierarchy \"processor:my_processor\|multdiv:md1\|div:d1\"" {  } { { "processor/multdiv.v" "d1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804762054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clear multdiv.v(189) " "Verilog HDL or VHDL warning at multdiv.v(189): object \"clear\" assigned a value but never read" {  } { { "processor/multdiv.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555804762055 "|skeleton|processor:my_processor|multdiv:md1|div:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_32 processor:my_processor\|multdiv:md1\|div:d1\|shift_register_32:counter " "Elaborating entity \"shift_register_32\" for hierarchy \"processor:my_processor\|multdiv:md1\|div:d1\|shift_register_32:counter\"" {  } { { "processor/multdiv.v" "counter" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804762057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder_module processor:my_processor\|multdiv:md1\|div:d1\|remainder_module:remainder_module " "Elaborating entity \"remainder_module\" for hierarchy \"processor:my_processor\|multdiv:md1\|div:d1\|remainder_module:remainder_module\"" {  } { { "processor/multdiv.v" "remainder_module" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804762338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_31_bits processor:my_processor\|multdiv:md1\|div:d1\|remainder_module:remainder_module\|mux_2_1_31_bits:m1 " "Elaborating entity \"mux_2_1_31_bits\" for hierarchy \"processor:my_processor\|multdiv:md1\|div:d1\|remainder_module:remainder_module\|mux_2_1_31_bits:m1\"" {  } { { "processor/multdiv.v" "m1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804762341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quotient_module processor:my_processor\|multdiv:md1\|div:d1\|quotient_module:quotient_module " "Elaborating entity \"quotient_module\" for hierarchy \"processor:my_processor\|multdiv:md1\|div:d1\|quotient_module:quotient_module\"" {  } { { "processor/multdiv.v" "quotient_module" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/multdiv.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804762392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_xm processor:my_processor\|latch_xm:latch_xm1 " "Elaborating entity \"latch_xm\" for hierarchy \"processor:my_processor\|latch_xm:latch_xm1\"" {  } { { "processor/processor.v" "latch_xm1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804762541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_mw processor:my_processor\|latch_mw:latch_mw1 " "Elaborating entity \"latch_mw\" for hierarchy \"processor:my_processor\|latch_mw:latch_mw1\"" {  } { { "processor/processor.v" "latch_mw1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804762661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_register processor:my_processor\|snake_register:sr1 " "Elaborating entity \"snake_register\" for hierarchy \"processor:my_processor\|snake_register:sr1\"" {  } { { "processor/processor.v" "sr1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804762779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_2 processor:my_processor\|snake_register:sr1\|register_2:loop1\[0\].snake_2_bit_reg " "Elaborating entity \"register_2\" for hierarchy \"processor:my_processor\|snake_register:sr1\|register_2:loop1\[0\].snake_2_bit_reg\"" {  } { { "processor/snake_register.v" "loop1\[0\].snake_2_bit_reg" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/snake_register.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804762785 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/pll_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804764922 "|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1555804764922 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1555804764922 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1555804766402 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1555804766402 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[31\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[30\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[29\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[28\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[27\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[26\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[25\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[24\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[23\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[22\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[21\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[20\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[19\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[18\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[17\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[16\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[15\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[14\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[13\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[12\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[11\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[10\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[9\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[8\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[7\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[6\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[5\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[4\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[3\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[2\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[1\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[0\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[31\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[30\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[29\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[28\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[27\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[26\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[25\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[24\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[23\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[22\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[21\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[20\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[19\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[18\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[17\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[16\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[15\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[14\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[13\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[12\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[11\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[10\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[9\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[8\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[7\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[6\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[5\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[4\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[3\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[2\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[1\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[0\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/processor/processor.v" 172 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555804766418 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1555804766418 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod0\"" {  } { { "vga_controller.v" "Mod0" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804788023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div0\"" {  } { { "vga_controller.v" "Div0" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804788023 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|Mult0\"" {  } { { "vga_controller.v" "Mult0" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 221 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804788023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div2\"" {  } { { "vga_controller.v" "Div2" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804788023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div1\"" {  } { { "vga_controller.v" "Div1" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804788023 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555804788023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804788083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788083 ""}  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804788083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/lpm_divide_lcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804788136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804788136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804788165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804788165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804788209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804788209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804788270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804788270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804788332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804788332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804788355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788355 ""}  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804788355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804788410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804788410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 221 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804788515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788515 ""}  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 221 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804788515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 221 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804788604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 221 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804788659 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 221 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804788728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/add_sub_i9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804788787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804788787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 221 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804788805 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 221 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804788821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/add_sub_gkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804788878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804788878 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_controller:vga_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 221 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804788920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div2\"" {  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804788930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div2 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804788931 ""}  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804788931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62p " "Found entity 1: lpm_divide_62p" {  } { { "db/lpm_divide_62p.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/lpm_divide_62p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804788985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804788985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804789018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804789018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804789101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804789101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804789175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804789175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804789209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div1 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804789209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804789209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804789209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804789209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555804789209 ""}  } { { "vga_controller.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/vga_controller.v" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555804789209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72p " "Found entity 1: lpm_divide_72p" {  } { { "db/lpm_divide_72p.tdf" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/lpm_divide_72p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555804789262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804789262 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555804795159 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/lcd.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1555804795500 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1555804795500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[0\] GND " "Pin \"debug_data_in\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[1\] GND " "Pin \"debug_data_in\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[2\] GND " "Pin \"debug_data_in\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[3\] GND " "Pin \"debug_data_in\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[4\] GND " "Pin \"debug_data_in\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[5\] GND " "Pin \"debug_data_in\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[6\] GND " "Pin \"debug_data_in\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[7\] GND " "Pin \"debug_data_in\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[8\] GND " "Pin \"debug_data_in\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[9\] GND " "Pin \"debug_data_in\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[10\] GND " "Pin \"debug_data_in\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[11\] GND " "Pin \"debug_data_in\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[12\] GND " "Pin \"debug_data_in\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[13\] GND " "Pin \"debug_data_in\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[14\] GND " "Pin \"debug_data_in\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[15\] GND " "Pin \"debug_data_in\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[16\] GND " "Pin \"debug_data_in\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[17\] GND " "Pin \"debug_data_in\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[18\] GND " "Pin \"debug_data_in\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[19\] GND " "Pin \"debug_data_in\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[20\] GND " "Pin \"debug_data_in\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[21\] GND " "Pin \"debug_data_in\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[22\] GND " "Pin \"debug_data_in\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[23\] GND " "Pin \"debug_data_in\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[24\] GND " "Pin \"debug_data_in\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[25\] GND " "Pin \"debug_data_in\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[26\] GND " "Pin \"debug_data_in\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[27\] GND " "Pin \"debug_data_in\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[28\] GND " "Pin \"debug_data_in\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[29\] GND " "Pin \"debug_data_in\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[30\] GND " "Pin \"debug_data_in\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[31\] GND " "Pin \"debug_data_in\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[0\] GND " "Pin \"debug_addr\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[1\] GND " "Pin \"debug_addr\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[2\] GND " "Pin \"debug_addr\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[3\] GND " "Pin \"debug_addr\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[4\] GND " "Pin \"debug_addr\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[5\] GND " "Pin \"debug_addr\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[6\] GND " "Pin \"debug_addr\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[7\] GND " "Pin \"debug_addr\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[8\] GND " "Pin \"debug_addr\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[9\] GND " "Pin \"debug_addr\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[10\] GND " "Pin \"debug_addr\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[11\] GND " "Pin \"debug_addr\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|debug_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] GND " "Pin \"seg3\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] GND " "Pin \"seg3\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] GND " "Pin \"seg3\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] GND " "Pin \"seg3\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] GND " "Pin \"seg3\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] GND " "Pin \"seg4\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] GND " "Pin \"seg4\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] GND " "Pin \"seg4\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] GND " "Pin \"seg4\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] GND " "Pin \"seg4\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] GND " "Pin \"seg5\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] GND " "Pin \"seg5\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] GND " "Pin \"seg5\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] GND " "Pin \"seg5\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] GND " "Pin \"seg5\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] GND " "Pin \"seg5\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[6\] VCC " "Pin \"seg5\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[0\] GND " "Pin \"seg6\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[1\] GND " "Pin \"seg6\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[2\] GND " "Pin \"seg6\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[3\] GND " "Pin \"seg6\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[4\] GND " "Pin \"seg6\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[5\] GND " "Pin \"seg6\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[6\] VCC " "Pin \"seg6\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[0\] GND " "Pin \"seg7\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[3\] GND " "Pin \"seg7\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[4\] GND " "Pin \"seg7\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[5\] GND " "Pin \"seg7\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] VCC " "Pin \"seg7\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] GND " "Pin \"seg8\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] GND " "Pin \"seg8\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] GND " "Pin \"seg8\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] GND " "Pin \"seg8\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] VCC " "Pin \"seg8\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555804824389 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555804824389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555804824943 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555804839415 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_17~8 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_17~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804839491 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_17~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_17~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804839491 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_18~14 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_18~14\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804839491 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[0\]~56" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804839491 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/alt_u_div_6af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804839491 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div1\|lpm_divide_72p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/db/alt_u_div_6af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555804839491 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1555804839491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/jy168/Downloads/vga-example-StageWorksBranch/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804839842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555804841104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555804841104 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 129 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1555804841341 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 129 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1555804841341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22199 " "Implemented 22199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555804842078 ""} { "Info" "ICUT_CUT_TM_OPINS" "183 " "Implemented 183 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555804842078 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1555804842078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21590 " "Implemented 21590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555804842078 ""} { "Info" "ICUT_CUT_TM_RAMS" "416 " "Implemented 416 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555804842078 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1555804842078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555804842078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 227 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555804842166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 20:00:42 2019 " "Processing ended: Sat Apr 20 20:00:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555804842166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555804842166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555804842166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555804842166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1555804843591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555804843600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 20:00:43 2019 " "Processing started: Sat Apr 20 20:00:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555804843600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555804843600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555804843601 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1555804843772 ""}
{ "Info" "0" "" "Project  = skeleton" {  } {  } 0 0 "Project  = skeleton" 0 0 "Fitter" 0 0 1555804843773 ""}
{ "Info" "0" "" "Revision = skeleton" {  } {  } 0 0 "Revision = skeleton" 0 0 "Fitter" 0 0 1555804843773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1555804844041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1555804844041 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555804844164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555804844213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555804844213 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 4664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1555804844263 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 4666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555804844269 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 4664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555804844269 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555804844635 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1555804844643 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555804845063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555804845063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555804845063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555804845063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555804845063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555804845063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555804845063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555804845063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555804845063 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555804845063 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 41658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1555804845109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 41660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1555804845109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 41662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1555804845109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 41664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1555804845109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 41666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1555804845109 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555804845109 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555804845120 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555804847329 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 192 " "No exact pin location assignment(s) for 69 pins of 192 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1555804848386 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1555804850237 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555804850248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555804850249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555804850283 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1555804850289 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1555804850418 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1555804850419 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555804850421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555804851470 ""}  } { { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 41644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555804851470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555804851470 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 4664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555804851470 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555804852953 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555804852964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555804852965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555804852979 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555804852996 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555804853013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555804853013 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555804853020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555804853597 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1555804853606 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555804853606 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 0 69 0 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 0 input, 69 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1555804853716 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1555804853716 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1555804853716 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 19 37 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1555804853717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1555804853717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1555804853717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1555804853717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 18 47 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1555804853717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1555804853717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 19 53 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1555804853717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1555804853717 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1555804853717 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1555804853717 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK~output " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 129 0 0 } } { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 24 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1555804853897 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555804856176 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1555804856200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555804859637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555804863976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555804864124 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555804917476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:53 " "Fitter placement operations ending: elapsed time is 00:00:53" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555804917476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555804919946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "62 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 1 { 0 "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1555804932226 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555804932226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1555805168076 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555805168076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:05 " "Fitter routing operations ending: elapsed time is 00:04:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555805168089 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.54 " "Total time spent on timing analysis during the Fitter is 12.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1555805168530 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555805168636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555805170537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555805170544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555805172562 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555805175080 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ps2_clock } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clock" } } } } { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 3169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555805178140 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Pin ps2_data has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "skeleton.v" "" { Text "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/skeleton.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/" { { 0 { 0 ""} 0 3170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555805178140 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1555805178140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jy168/Downloads/vga-example-StageWorksBranch/output_files/skeleton.fit.smsg " "Generated suppressed messages file C:/Users/jy168/Downloads/vga-example-StageWorksBranch/output_files/skeleton.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555805179133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6055 " "Peak virtual memory: 6055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555805183067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 20:06:23 2019 " "Processing ended: Sat Apr 20 20:06:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555805183067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:40 " "Elapsed time: 00:05:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555805183067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:05 " "Total CPU time (on all processors): 00:08:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555805183067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555805183067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555805184464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555805184470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 20:06:24 2019 " "Processing started: Sat Apr 20 20:06:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555805184470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555805184470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555805184470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1555805185267 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1555805188433 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555805188537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555805189024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 20:06:29 2019 " "Processing ended: Sat Apr 20 20:06:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555805189024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555805189024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555805189024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555805189024 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555805189754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555805190405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555805190412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 20:06:30 2019 " "Processing started: Sat Apr 20 20:06:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555805190412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805190412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta skeleton -c skeleton " "Command: quartus_sta skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805190412 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1555805190574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805191499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805191499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805191549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805191549 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805192311 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805192634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805192635 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555805192670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555805192670 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805192670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805192670 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805192677 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805192771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805192772 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1555805192774 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1555805192855 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1555805193420 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805193420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -208.447 " "Worst-case setup slack is -208.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -208.447           -1874.076 p1\|altpll_component\|pll\|clk\[2\]  " " -208.447           -1874.076 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.824           -1251.002 CLOCK_50  " "   -5.824           -1251.002 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805193423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 CLOCK_50  " "    0.385               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.453               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805193489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.342 " "Worst-case recovery slack is 11.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.342               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   11.342               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805193493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.702 " "Worst-case removal slack is 6.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.702               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    6.702               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805193496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.642 " "Worst-case minimum pulse width slack is 9.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.642               0.000 CLOCK_50  " "    9.642               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.712               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.712               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805193499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805193499 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1555805203580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805203624 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805205603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805206240 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1555805206370 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805206370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -192.063 " "Worst-case setup slack is -192.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -192.063           -1726.738 p1\|altpll_component\|pll\|clk\[2\]  " " -192.063           -1726.738 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.756            -694.194 CLOCK_50  " "   -3.756            -694.194 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805206376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 CLOCK_50  " "    0.338               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.415               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805206440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.177 " "Worst-case recovery slack is 12.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.177               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   12.177               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805206445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.976 " "Worst-case removal slack is 5.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.976               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    5.976               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805206451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.656 " "Worst-case minimum pulse width slack is 9.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.656               0.000 CLOCK_50  " "    9.656               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.696               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.696               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805206455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805206455 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1555805216663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805217043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1555805217113 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805217113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -102.034 " "Worst-case setup slack is -102.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -102.034            -917.290 p1\|altpll_component\|pll\|clk\[2\]  " " -102.034            -917.290 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.545               0.000 CLOCK_50  " "    2.545               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805217119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 CLOCK_50  " "    0.174               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.198               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805217189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.216 " "Worst-case recovery slack is 15.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.216               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   15.216               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805217194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.378 " "Worst-case removal slack is 3.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.378               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    3.378               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805217199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.369 " "Worst-case minimum pulse width slack is 9.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.369               0.000 CLOCK_50  " "    9.369               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.755               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.755               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555805217204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805217204 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805227789 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805227794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5134 " "Peak virtual memory: 5134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555805228038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 20:07:08 2019 " "Processing ended: Sat Apr 20 20:07:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555805228038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555805228038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555805228038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805228038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555805229253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555805229260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 20:07:09 2019 " "Processing started: Sat Apr 20 20:07:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555805229260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1555805229260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1555805229260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1555805230377 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton.vo C:/Users/jy168/Downloads/vga-example-StageWorksBranch/simulation/modelsim/ simulation " "Generated file skeleton.vo in folder \"C:/Users/jy168/Downloads/vga-example-StageWorksBranch/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555805232738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555805232976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 20:07:12 2019 " "Processing ended: Sat Apr 20 20:07:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555805232976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555805232976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555805232976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1555805232976 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 244 s " "Quartus Prime Full Compilation was successful. 0 errors, 244 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1555805233720 ""}
