Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Wed Nov 29 11:45:53 2023
| Host              : GramForGram running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file rhd_axi_tb_wrapper_timing_summary_routed.rpt -pb rhd_axi_tb_wrapper_timing_summary_routed.pb -rpx rhd_axi_tb_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : rhd_axi_tb_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LVI  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  94          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (94)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (258)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (94)
-------------------------
 There are 94 register/latch pins with no clock driven by root clock pin: aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (258)
--------------------------------------------------
 There are 258 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  262          inf        0.000                      0                  262           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           262 Endpoints
Min Delay           262 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aresetn
                            (input port)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.238ns  (logic 0.567ns (17.505%)  route 2.671ns (82.495%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  aresetn (IN)
                         net (fo=0)                   0.000     0.000    aresetn_IBUF_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 r  aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    aresetn_IBUF_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 r  aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=79, routed)          1.795     2.304    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aresetn
    SLICE_X22Y222        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     2.362 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd[15]_i_1/O
                         net (fo=16, routed)          0.876     3.238    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd[15]_i_1_n_0
    SLICE_X24Y223        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aresetn
                            (input port)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.237ns  (logic 0.567ns (17.510%)  route 2.670ns (82.490%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  aresetn (IN)
                         net (fo=0)                   0.000     0.000    aresetn_IBUF_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 r  aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    aresetn_IBUF_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 r  aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=79, routed)          1.795     2.304    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aresetn
    SLICE_X22Y222        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     2.362 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd[15]_i_1/O
                         net (fo=16, routed)          0.875     3.237    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd[15]_i_1_n_0
    SLICE_X24Y223        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aresetn
                            (input port)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.157ns  (logic 0.509ns (16.117%)  route 2.648ns (83.883%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  aresetn (IN)
                         net (fo=0)                   0.000     0.000    aresetn_IBUF_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 f  aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    aresetn_IBUF_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 f  aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=79, routed)          2.648     3.157    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aresetn
    SLICE_X25Y222        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aresetn
                            (input port)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.157ns  (logic 0.509ns (16.117%)  route 2.648ns (83.883%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  aresetn (IN)
                         net (fo=0)                   0.000     0.000    aresetn_IBUF_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 f  aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    aresetn_IBUF_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 f  aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=79, routed)          2.648     3.157    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aresetn
    SLICE_X25Y222        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aresetn
                            (input port)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.157ns  (logic 0.509ns (16.117%)  route 2.648ns (83.883%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  aresetn (IN)
                         net (fo=0)                   0.000     0.000    aresetn_IBUF_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 f  aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    aresetn_IBUF_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 f  aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=79, routed)          2.648     3.157    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aresetn
    SLICE_X25Y222        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aresetn
                            (input port)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.157ns  (logic 0.509ns (16.117%)  route 2.648ns (83.883%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  aresetn (IN)
                         net (fo=0)                   0.000     0.000    aresetn_IBUF_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 f  aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    aresetn_IBUF_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 f  aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=79, routed)          2.648     3.157    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aresetn
    SLICE_X25Y222        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aresetn
                            (input port)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.157ns  (logic 0.509ns (16.117%)  route 2.648ns (83.883%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  aresetn (IN)
                         net (fo=0)                   0.000     0.000    aresetn_IBUF_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 f  aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    aresetn_IBUF_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 f  aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=79, routed)          2.648     3.157    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aresetn
    SLICE_X25Y222        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aresetn
                            (input port)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.157ns  (logic 0.509ns (16.117%)  route 2.648ns (83.883%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  aresetn (IN)
                         net (fo=0)                   0.000     0.000    aresetn_IBUF_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 f  aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    aresetn_IBUF_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 f  aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=79, routed)          2.648     3.157    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aresetn
    SLICE_X25Y222        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aresetn
                            (input port)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_2_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.111ns  (logic 0.509ns (16.354%)  route 2.602ns (83.646%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  aresetn (IN)
                         net (fo=0)                   0.000     0.000    aresetn_IBUF_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 f  aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    aresetn_IBUF_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 f  aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=79, routed)          2.602     3.111    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aresetn
    SLICE_X24Y224        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_2_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aresetn
                            (input port)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_2_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.068ns  (logic 0.509ns (16.586%)  route 2.559ns (83.414%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  aresetn (IN)
                         net (fo=0)                   0.000     0.000    aresetn_IBUF_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 f  aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    aresetn_IBUF_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 f  aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=79, routed)          2.559     3.068    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aresetn
    SLICE_X24Y222        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_2_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_loop_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_loop_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.152ns  (logic 0.105ns (69.249%)  route 0.047ns (30.751%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y219        FDRE                         0.000     0.000 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_loop_reg/C
    SLICE_X23Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_loop_reg/Q
                         net (fo=10, routed)          0.029     0.113    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_loop_reg_n_0
    SLICE_X23Y219        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.021     0.134 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_loop_i_1/O
                         net (fo=1, routed)           0.018     0.152    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_loop_i_1_n_0
    SLICE_X23Y219        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_loop_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.154ns  (logic 0.103ns (66.823%)  route 0.051ns (33.177%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y218        FDRE                         0.000     0.000 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[3]/C
    SLICE_X24Y218        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.082 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[3]/Q
                         net (fo=5, routed)           0.027     0.109    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle__0[3]
    SLICE_X24Y218        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.021     0.130 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle[3]_i_1/O
                         net (fo=1, routed)           0.024     0.154    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle[3]
    SLICE_X24Y218        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.121ns (78.248%)  route 0.034ns (21.752%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y218        FDRE                         0.000     0.000 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__4/C
    SLICE_X22Y218        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 f  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__4/Q
                         net (fo=6, routed)           0.027     0.111    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__4_n_0
    SLICE_X22Y218        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.037     0.148 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state[0]_i_1/O
                         net (fo=1, routed)           0.007     0.155    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state__0[0]
    SLICE_X22Y218        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.159ns  (logic 0.104ns (65.352%)  route 0.055ns (34.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y218        FDRE                         0.000     0.000 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[3]/C
    SLICE_X20Y218        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.083 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[3]/Q
                         net (fo=5, routed)           0.028     0.111    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp__0[3]
    SLICE_X20Y218        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.021     0.132 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[3]_i_1/O
                         net (fo=1, routed)           0.027     0.159    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[3]
    SLICE_X20Y218        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.161ns  (logic 0.104ns (64.472%)  route 0.057ns (35.528%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y217        FDRE                         0.000     0.000 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[5]/C
    SLICE_X20Y217        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.083 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[5]/Q
                         net (fo=3, routed)           0.030     0.113    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp__0[5]
    SLICE_X20Y217        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.021     0.134 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[5]_i_1/O
                         net (fo=1, routed)           0.027     0.161    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[5]
    SLICE_X20Y217        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.162ns  (logic 0.104ns (64.342%)  route 0.058ns (35.658%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y221        FDRE                         0.000     0.000 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
    SLICE_X21Y221        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.083 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/Q
                         net (fo=3, routed)           0.029     0.112    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI2
    SLICE_X21Y221        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.021     0.133 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_i_1/O
                         net (fo=1, routed)           0.029     0.162    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_i_1_n_0
    SLICE_X21Y221        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.163ns  (logic 0.124ns (76.009%)  route 0.039ns (23.991%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y218        FDRE                         0.000     0.000 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[14]/C
    SLICE_X20Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.083 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[14]/Q
                         net (fo=3, routed)           0.029     0.112    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp__0[14]
    SLICE_X20Y218        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.041     0.153 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[15]_i_2/O
                         net (fo=1, routed)           0.010     0.163    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[15]
    SLICE_X20Y218        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.164ns  (logic 0.104ns (63.368%)  route 0.060ns (36.632%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y219        FDRE                         0.000     0.000 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[8]/C
    SLICE_X20Y219        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.083 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[8]/Q
                         net (fo=5, routed)           0.031     0.114    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp__0[8]
    SLICE_X20Y219        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.021     0.135 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[8]_i_1/O
                         net (fo=1, routed)           0.029     0.164    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[8]
    SLICE_X20Y219        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.165ns  (logic 0.124ns (75.318%)  route 0.041ns (24.682%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y219        FDRE                         0.000     0.000 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[6]/C
    SLICE_X24Y219        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.083 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[6]/Q
                         net (fo=4, routed)           0.031     0.114    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle__0[6]
    SLICE_X24Y219        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.041     0.155 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle[7]_i_2/O
                         net (fo=1, routed)           0.010     0.165    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle[7]
    SLICE_X24Y219        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.165ns  (logic 0.104ns (63.051%)  route 0.061ns (36.949%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y219        FDRE                         0.000     0.000 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[9]/C
    SLICE_X20Y219        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.083 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[9]/Q
                         net (fo=4, routed)           0.034     0.117    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp__0[9]
    SLICE_X20Y219        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.021     0.138 r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[9]_i_1/O
                         net (fo=1, routed)           0.027     0.165    rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[9]
    SLICE_X20Y219        FDRE                                         r  rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp_reg[9]/D
  -------------------------------------------------------------------    -------------------





