{
  "module_name": "arc_farm_kdma_ctx_axuser_masks.h",
  "hash_id": "e920534fdfa1581e4848a2921fd22a66939e61da11d15d0caf809f6d6c2a0ecd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/arc_farm_kdma_ctx_axuser_masks.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_ARC_FARM_KDMA_CTX_AXUSER_MASKS_H_\n#define ASIC_REG_ARC_FARM_KDMA_CTX_AXUSER_MASKS_H_\n\n \n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_ASID_WR_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_ASID_WR_MASK 0x3FF\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_ASID_RD_SHIFT 16\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_ASID_RD_MASK 0x3FF0000\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_MMU_BP_WR_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_MMU_BP_WR_MASK 0x1\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_MMU_BP_RD_SHIFT 4\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_MMU_BP_RD_MASK 0x10\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_STRONG_ORDER_WR_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_STRONG_ORDER_WR_MASK 0x1\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_STRONG_ORDER_RD_SHIFT 4\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_STRONG_ORDER_RD_MASK 0x10\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_NO_SNOOP_WR_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_NO_SNOOP_WR_MASK 0x1\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_NO_SNOOP_RD_SHIFT 4\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_NO_SNOOP_RD_MASK 0x10\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_REDUCTION_IND_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_REDUCTION_IND_MASK 0x1\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_REDUCTION_DTYPE_SHIFT 4\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_REDUCTION_DTYPE_MASK 0xF0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_REDUCTION_OP_SHIFT 8\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_REDUCTION_OP_MASK 0x300\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_REDUCTION_ROUND_SHIFT 12\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_REDUCTION_ROUND_MASK 0x3000\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_REDUCTION_MAX_SHIFT 16\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_REDUCTION_MAX_MASK 0x10000\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RD_ATOMIC_IND_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RD_ATOMIC_IND_MASK 0x3\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RD_ATOMIC_ADDITION_SIZE_SHIFT 4\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RD_ATOMIC_ADDITION_SIZE_MASK 0xFF0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RD_ATOMIC_MSB_MASK_SHIFT 12\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RD_ATOMIC_MSB_MASK_MASK 0x1F000\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_QOS_WR_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_QOS_WR_MASK 0xF\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_QOS_RD_SHIFT 4\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_QOS_RD_MASK 0x70\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RSVD_WR_BIT_27_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RSVD_WR_BIT_27_MASK 0x1\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RSVD_WR_BIT_28_SHIFT 1\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RSVD_WR_BIT_28_MASK 0x2\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RSVD_WR_BIT_30_SHIFT 2\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RSVD_WR_BIT_30_MASK 0x4\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RSVD_WR_BIT_31_SHIFT 3\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RSVD_WR_BIT_31_MASK 0x8\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_EMEM_CPAGE_WR_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_EMEM_CPAGE_WR_MASK 0x1\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_EMEM_CPAGE_RD_SHIFT 4\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_EMEM_CPAGE_RD_MASK 0x10\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_CORE_WR_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_CORE_WR_MASK 0x1\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_CORE_RD_SHIFT 4\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_CORE_RD_MASK 0x10\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_E2E_COORD_X_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_E2E_COORD_X_MASK 0x1F\n#define ARC_FARM_KDMA_CTX_AXUSER_E2E_COORD_Y_SHIFT 8\n#define ARC_FARM_KDMA_CTX_AXUSER_E2E_COORD_Y_MASK 0xF00\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_OVRD_LO_VAL_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_OVRD_LO_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_OVRD_HI_VAL_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_WR_OVRD_HI_VAL_MASK 0x3FF\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RD_OVRD_LO_VAL_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RD_OVRD_LO_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RD_OVRD_HI_VAL_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_HB_RD_OVRD_HI_VAL_MASK 0x3FF\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_LB_COORD_VAL_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_LB_COORD_VAL_MASK 0x3FF\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_LB_LOCK_VAL_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_LB_LOCK_VAL_MASK 0x1\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_LB_RSVD_BIT_21_11_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_LB_RSVD_BIT_21_11_MASK 0x7FF\n#define ARC_FARM_KDMA_CTX_AXUSER_LB_RSVD_BIT_22_SHIFT 12\n#define ARC_FARM_KDMA_CTX_AXUSER_LB_RSVD_BIT_22_MASK 0x1000\n\n \n#define ARC_FARM_KDMA_CTX_AXUSER_LB_OVRD_VAL_SHIFT 0\n#define ARC_FARM_KDMA_CTX_AXUSER_LB_OVRD_VAL_MASK 0xFFFFFFFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}