<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>DBGCLAIMSET</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">DBGCLAIMSET, Debug CLAIM Tag Set register</h1><p>The DBGCLAIMSET characteristics are:</p><h2>Purpose</h2>
        <p>Used by software to set the CLAIM tag bits to 1.</p>

      
        <p>The architecture does not define any functionality for the CLAIM tag bits.</p>

      
        <div class="note"><span class="note-header">Note</span><p>CLAIM tags are typically used for communication between the debugger and target software.</p></div>
      
        <p>Used in conjunction with the <a href="AArch32-dbgclaimclr.html">DBGCLAIMCLR</a> register.</p>
      <h2>Configuration</h2><p>AArch32 System register DBGCLAIMSET bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-dbgclaimset_el1.html">DBGCLAIMSET_EL1[31:0]</a>.</p><p><ins>AArch32 System register DBGCLAIMSET bits [31:0] are architecturally mapped to AArch64 System register </ins><a href="AArch64-dbgclaimclr_el1.html"><ins>DBGCLAIMCLR_EL1[31:0]</ins></a><ins>.</ins></p><p><ins>AArch32 System register DBGCLAIMSET bits [31:0] are architecturally mapped to AArch32 System register </ins><a href="AArch32-dbgclaimclr.html"><ins>DBGCLAIMCLR[31:0]</ins></a><ins>.</ins></p><p>AArch32 System register DBGCLAIMSET bits [31:0] are architecturally mapped to External register <a href="ext-dbgclaimset_el1.html">DBGCLAIMSET_EL1[31:0]</a>.</p><p><ins>AArch32 System register DBGCLAIMSET bits [31:0] are architecturally mapped to External register </ins><a href="ext-dbgclaimclr_el1.html"><ins>DBGCLAIMCLR_EL1[31:0]</ins></a><ins>.</ins></p><p>This register is present only when FEAT_AA32EL1 is implemented. Otherwise, direct accesses to DBGCLAIMSET are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>An implementation must include eight CLAIM tag bits.</p>
      <h2>Attributes</h2>
        <p>DBGCLAIMSET is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-31_8">RAZ/WI</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0"><ins>CLAIM7</ins><del>CLAIM</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0"><ins class="nocount">CLAIM6</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0"><ins class="nocount">CLAIM5</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0"><ins class="nocount">CLAIM4</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0"><ins class="nocount">CLAIM3</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0"><ins class="nocount">CLAIM2</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0"><ins class="nocount">CLAIM1</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0"><ins class="nocount">CLAIM0</ins></a></td></tr></tbody></table><h4 id="fieldset_0-31_8">Bits [31:8]</h4><div class="field">
      <p>Reserved, RAZ/WI.</p>
    </div><h4 id="fieldset_0-7_0">CLAIM<ins>&lt;m>,</ins><del>,</del> <ins>bit</ins><del>bits</del> [<ins>m], for m = </ins>7<ins> to </ins><del>:</del>0<del>]</del></h4><div class="field"><p><del>Set CLAIM tag bits.</del></p>
      <p><ins>Claim</ins><del>This</del> <ins>Tag</ins><del>field</del> <ins>Set.</ins><del>is</del> <ins>Used to set Claim Tag bit &lt;m>  to 1.</ins><del>RAO.</del></p>
    <p><del>Writing a 1 to one of these bits sets the corresponding CLAIM tag bit to 1. This is an indirect write to the CLAIM tag bits. A single write operation can set multiple CLAIM tag bits to 1.</del></p><del>
</del><p><del>Writing 0 to one of these bits has no effect.</del></p><p><del>The reset behavior of this field is:</del></p><ul><li><del>On a Cold reset, 
      this field resets
       to </del><span class="binarynumber"><del>'00000000'</del></span><del>.
</del></li></ul><table class="valuetable"><tr><th><ins>CLAIM&lt;m></ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><ins>
          </ins><p><ins>On a write: Ignored.</ins></p><ins>
        </ins></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><ins>
          </ins><p><ins>On a write: Set Claim Tag bit &lt;m> to 1.</ins></p><ins>
        </ins></td></tr></table><p><ins>Access to this field is </ins><span class="access_level"><ins>RAO/W1S</ins></span><ins>.</ins></p></div><div class="access_mechanisms"><h2>Accessing DBGCLAIMSET</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4></div><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1110</td><td>0b000</td><td>0b0111</td><td>0b1000</td><td>0b110</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_AA32EL1) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_AA64EL2) &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.&lt;TDE,TDA> != '00' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_AA32EL2) &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.&lt;TDE,TDA> != '00' then
        AArch32.TakeHypTrapException(0x05);
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        R[t] = DBGCLAIMSET;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        R[t] = DBGCLAIMSET;
elsif PSTATE.EL == EL3 then
    R[t] = DBGCLAIMSET;
                </p><div><h4 class="assembler">MCR{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4></div><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1110</td><td>0b000</td><td>0b0111</td><td>0b1000</td><td>0b110</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_AA32EL1) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_AA64EL2) &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.&lt;TDE,TDA> != '00' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_AA32EL2) &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.&lt;TDE,TDA> != '00' then
        AArch32.TakeHypTrapException(0x05);
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        DBGCLAIMSET = R[t];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        DBGCLAIMSET = R[t];
elsif PSTATE.EL == EL3 then
    DBGCLAIMSET = R[t];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>21</ins><del>18</del>/03/2025 <ins>17</ins><del>10</del>:<ins>52</ins><del>59</del>; <ins>154105dd5041532b480d9ef0c018b8420cbe5c19</ins><del>6f6b106801db2310344984eeeac8a14477b4909e</del></p><p class="copyconf">Copyright © <ins>2010-2025</ins><del>2010-2024</del> Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body>
</html>
