

================================================================
== Vitis HLS Report for 'S2M_16_8_8_ap_int_128_ap_int_128_s'
================================================================
* Date:           Wed Feb 24 15:50:20 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        ?|  6.000 ns|         ?|    2|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_91_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     89|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    139|    -|
|Register         |        -|    -|     292|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     292|    228|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln91_fu_151_p2                |         +|   0|  0|  35|          28|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state10                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln91_1_fu_157_p2             |      icmp|   0|  0|  18|          28|          28|
    |icmp_ln91_fu_118_p2               |      icmp|   0|  0|  18|          29|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  89|          95|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  49|          9|    1|          9|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem1_blk_n_AW           |   9|          2|    1|          2|
    |gmem1_blk_n_B            |   9|          2|    1|          2|
    |gmem1_blk_n_W            |   9|          2|    1|          2|
    |out_r_blk_n              |   9|          2|    1|          2|
    |rep_reg_107              |   9|          2|   28|         56|
    |s_mem_blk_n              |   9|          2|    1|          2|
    |select_ln169_loc_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 139|         29|   38|         83|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    8|   0|    8|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |icmp_ln91_1_reg_193                |    1|   0|    1|          0|
    |icmp_ln91_1_reg_193_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln91_reg_173                  |    1|   0|    1|          0|
    |out_read_reg_162                   |   64|   0|   64|          0|
    |rep_reg_107                        |   28|   0|   28|          0|
    |s_read_V_reg_197                   |  128|   0|  128|          0|
    |select_ln169_loc_read_reg_167      |   29|   0|   29|          0|
    |trunc_ln91_reg_177                 |   28|   0|   28|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  292|   0|  292|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  S2M<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  S2M<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  S2M<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  S2M<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  S2M<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  S2M<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  S2M<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|s_mem_dout                |   in|  128|     ap_fifo|                                     s_mem|       pointer|
|s_mem_empty_n             |   in|    1|     ap_fifo|                                     s_mem|       pointer|
|s_mem_read                |  out|    1|     ap_fifo|                                     s_mem|       pointer|
|m_axi_gmem1_AWVALID       |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWREADY       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWADDR        |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWID          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWLEN         |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWSIZE        |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWBURST       |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWLOCK        |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWCACHE       |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWPROT        |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWQOS         |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWREGION      |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWUSER        |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WVALID        |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WREADY        |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WDATA         |  out|  128|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WSTRB         |  out|   16|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WLAST         |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WID           |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WUSER         |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARVALID       |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARREADY       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARADDR        |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARID          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARLEN         |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARSIZE        |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARBURST       |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARLOCK        |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARCACHE       |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARPROT        |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARQOS         |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARREGION      |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARUSER        |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RVALID        |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RREADY        |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RDATA         |   in|  128|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RLAST         |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RID           |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RUSER         |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RRESP         |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BVALID        |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BREADY        |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BRESP         |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BID           |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BUSER         |   in|    1|       m_axi|                                     gmem1|       pointer|
|out_r_dout                |   in|   64|     ap_fifo|                                     out_r|       pointer|
|out_r_empty_n             |   in|    1|     ap_fifo|                                     out_r|       pointer|
|out_r_read                |  out|    1|     ap_fifo|                                     out_r|       pointer|
|select_ln169_loc_dout     |   in|   29|     ap_fifo|                          select_ln169_loc|       pointer|
|select_ln169_loc_empty_n  |   in|    1|     ap_fifo|                          select_ln169_loc|       pointer|
|select_ln169_loc_read     |  out|    1|     ap_fifo|                          select_ln169_loc|       pointer|
+--------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 11 [1/1] (1.09ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_r" [./dma.h:89->deform.cpp:169]   --->   Operation 11 'read' 'out_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 12 [1/1] (1.09ns)   --->   "%select_ln169_loc_read = read i29 @_ssdm_op_Read.ap_fifo.i29P0A, i29 %select_ln169_loc"   --->   Operation 12 'read' 'select_ln169_loc_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 8> <FIFO>
ST_1 : Operation 13 [1/1] (1.06ns)   --->   "%icmp_ln91 = icmp_sgt  i29 %select_ln169_loc_read, i29 0" [./dma.h:91->deform.cpp:169]   --->   Operation 13 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_mem, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_1, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i29 %select_ln169_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%REP_cast_i_i = sext i29 %select_ln169_loc_read"   --->   Operation 18 'sext' 'REP_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_mem, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_1, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.exit, void %.lr.ph.i.i" [./dma.h:91->deform.cpp:169]   --->   Operation 21 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i29 %select_ln169_loc_read" [./dma.h:91->deform.cpp:169]   --->   Operation 22 'trunc' 'trunc_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln91_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %out_read, i32 4, i32 63" [./dma.h:91->deform.cpp:169]   --->   Operation 23 'partselect' 'trunc_ln91_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i60 %trunc_ln91_1" [./dma.h:91->deform.cpp:169]   --->   Operation 24 'sext' 'sext_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i128 %gmem1, i64 %sext_ln91" [./dma.h:91->deform.cpp:169]   --->   Operation 25 'getelementptr' 'gmem1_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.19ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i64 %gmem1_addr, i32 %REP_cast_i_i" [./dma.h:91->deform.cpp:169]   --->   Operation 26 'writereq' 'empty' <Predicate = (icmp_ln91)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 27 [1/1] (0.48ns)   --->   "%br_ln91 = br void" [./dma.h:91->deform.cpp:169]   --->   Operation 27 'br' 'br_ln91' <Predicate = (icmp_ln91)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rep = phi i28 %add_ln91, void %.split2.i.i, i28 0, void %.lr.ph.i.i" [./dma.h:91->deform.cpp:169]   --->   Operation 28 'phi' 'rep' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.15ns)   --->   "%add_ln91 = add i28 %rep, i28 1" [./dma.h:91->deform.cpp:169]   --->   Operation 29 'add' 'add_ln91' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.04ns)   --->   "%icmp_ln91_1 = icmp_eq  i28 %rep, i28 %trunc_ln91" [./dma.h:91->deform.cpp:169]   --->   Operation 30 'icmp' 'icmp_ln91_1' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_944 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 31 'speclooptripcount' 'empty_944' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91_1, void %.split2.i.i, void %._crit_edge.loopexit.i.i" [./dma.h:91->deform.cpp:169]   --->   Operation 32 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.09>
ST_4 : Operation 33 [1/1] (1.09ns)   --->   "%s_read_V = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %s_mem" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 's_read_V' <Predicate = (!icmp_ln91_1)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [./dma.h:94->deform.cpp:169]   --->   Operation 34 'specpipeline' 'specpipeline_ln94' <Predicate = (!icmp_ln91_1)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./dma.h:94->deform.cpp:169]   --->   Operation 35 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln91_1)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (2.19ns)   --->   "%write_ln98 = write void @_ssdm_op_Write.m_axi.p1i128, i64 %gmem1_addr, i128 %s_read_V, i16 65535" [./dma.h:98->deform.cpp:169]   --->   Operation 36 'write' 'write_ln98' <Predicate = (!icmp_ln91_1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln91_1)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.19>
ST_6 : Operation 38 [5/5] (2.19ns)   --->   "%empty_945 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr" [./dma.h:100->deform.cpp:169]   --->   Operation 38 'writeresp' 'empty_945' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 2.19>
ST_7 : Operation 39 [4/5] (2.19ns)   --->   "%empty_945 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr" [./dma.h:100->deform.cpp:169]   --->   Operation 39 'writeresp' 'empty_945' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 2.19>
ST_8 : Operation 40 [3/5] (2.19ns)   --->   "%empty_945 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr" [./dma.h:100->deform.cpp:169]   --->   Operation 40 'writeresp' 'empty_945' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 2.19>
ST_9 : Operation 41 [2/5] (2.19ns)   --->   "%empty_945 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr" [./dma.h:100->deform.cpp:169]   --->   Operation 41 'writeresp' 'empty_945' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 2.19>
ST_10 : Operation 42 [1/5] (2.19ns)   --->   "%empty_945 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem1_addr" [./dma.h:100->deform.cpp:169]   --->   Operation 42 'writeresp' 'empty_945' <Predicate = (icmp_ln91)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.exit" [./dma.h:100->deform.cpp:169]   --->   Operation 43 'br' 'br_ln100' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ select_ln169_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_read              (read             ) [ 00100000000]
select_ln169_loc_read (read             ) [ 00100000000]
icmp_ln91             (icmp             ) [ 00111111111]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
REP_cast_i_i          (sext             ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
br_ln91               (br               ) [ 00000000000]
trunc_ln91            (trunc            ) [ 00011100000]
trunc_ln91_1          (partselect       ) [ 00000000000]
sext_ln91             (sext             ) [ 00000000000]
gmem1_addr            (getelementptr    ) [ 00011111111]
empty                 (writereq         ) [ 00000000000]
br_ln91               (br               ) [ 00111100000]
rep                   (phi              ) [ 00010000000]
add_ln91              (add              ) [ 00111100000]
icmp_ln91_1           (icmp             ) [ 00011100000]
empty_944             (speclooptripcount) [ 00000000000]
br_ln91               (br               ) [ 00000000000]
s_read_V              (read             ) [ 00010100000]
specpipeline_ln94     (specpipeline     ) [ 00000000000]
specloopname_ln94     (specloopname     ) [ 00000000000]
write_ln98            (write            ) [ 00000000000]
br_ln0                (br               ) [ 00111100000]
empty_945             (writeresp        ) [ 00000000000]
br_ln100              (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln169_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln169_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i29P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="out_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="select_ln169_loc_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="29" slack="0"/>
<pin id="82" dir="0" index="1" bw="29" slack="0"/>
<pin id="83" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln169_loc_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_writeresp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="0" index="2" bw="29" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_945/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="s_read_V_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read_V/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln98_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="128" slack="3"/>
<pin id="101" dir="0" index="2" bw="128" slack="1"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln98/5 "/>
</bind>
</comp>

<comp id="107" class="1005" name="rep_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="28" slack="1"/>
<pin id="109" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="rep (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="rep_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="28" slack="0"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rep/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln91_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="29" slack="0"/>
<pin id="120" dir="0" index="1" bw="29" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="REP_cast_i_i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="29" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="REP_cast_i_i/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln91_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="29" slack="1"/>
<pin id="130" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln91_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="60" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="1"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="0" index="3" bw="7" slack="0"/>
<pin id="136" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln91_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln91_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="60" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="gmem1_addr_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln91_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="28" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln91_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="28" slack="0"/>
<pin id="159" dir="0" index="1" bw="28" slack="1"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_1/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="out_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="167" class="1005" name="select_ln169_loc_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="29" slack="1"/>
<pin id="169" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="select_ln169_loc_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="icmp_ln91_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="177" class="1005" name="trunc_ln91_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="28" slack="1"/>
<pin id="179" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln91 "/>
</bind>
</comp>

<comp id="182" class="1005" name="gmem1_addr_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="128" slack="2"/>
<pin id="184" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="188" class="1005" name="add_ln91_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="28" slack="0"/>
<pin id="190" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="193" class="1005" name="icmp_ln91_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91_1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="s_read_V_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="128" slack="1"/>
<pin id="199" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="s_read_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="68" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="70" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="106"><net_src comp="72" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="80" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="143"><net_src comp="131" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="155"><net_src comp="111" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="111" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="74" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="170"><net_src comp="80" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="176"><net_src comp="118" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="128" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="185"><net_src comp="144" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="191"><net_src comp="151" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="196"><net_src comp="157" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="92" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {2 5 6 7 8 9 10 }
 - Input state : 
	Port: S2M<16, 8, 8, ap_int<128>, ap_int<128> > : s_mem | {4 }
	Port: S2M<16, 8, 8, ap_int<128>, ap_int<128> > : gmem1 | {}
	Port: S2M<16, 8, 8, ap_int<128>, ap_int<128> > : out_r | {1 }
	Port: S2M<16, 8, 8, ap_int<128>, ap_int<128> > : select_ln169_loc | {1 }
  - Chain level:
	State 1
	State 2
		sext_ln91 : 1
		gmem1_addr : 2
		empty : 3
	State 3
		add_ln91 : 1
		icmp_ln91_1 : 1
		br_ln91 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln91_fu_118         |    0    |    18   |
|          |        icmp_ln91_1_fu_157        |    0    |    18   |
|----------|----------------------------------|---------|---------|
|    add   |          add_ln91_fu_151         |    0    |    35   |
|----------|----------------------------------|---------|---------|
|          |        out_read_read_fu_74       |    0    |    0    |
|   read   | select_ln169_loc_read_read_fu_80 |    0    |    0    |
|          |        s_read_V_read_fu_92       |    0    |    0    |
|----------|----------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_86       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |      write_ln98_write_fu_98      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |        REP_cast_i_i_fu_124       |    0    |    0    |
|          |         sext_ln91_fu_140         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |         trunc_ln91_fu_128        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|        trunc_ln91_1_fu_131       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    71   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln91_reg_188      |   28   |
|      gmem1_addr_reg_182     |   128  |
|     icmp_ln91_1_reg_193     |    1   |
|      icmp_ln91_reg_173      |    1   |
|       out_read_reg_162      |   64   |
|         rep_reg_107         |   28   |
|       s_read_V_reg_197      |   128  |
|select_ln169_loc_read_reg_167|   29   |
|      trunc_ln91_reg_177     |   28   |
+-----------------------------+--------+
|            Total            |   435  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_86 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_86 |  p1  |   2  |  128 |   256  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   258  ||  0.978  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   435  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   435  |   80   |
+-----------+--------+--------+--------+
