<?xml version="1.0" encoding="UTF-8"?>
<config_list>
  <tool_config version="1.0.19" />
  <configuration name="BCRs" filename="bcr_contents.txt">
    <string><![CDATA[
	0x4	0xc0141		IDENTITY
	0x60	0x2		BCR_VER
	0x68	0x10		VECBASE_AC_BUILD
	0x6e	0x2		RF_BUILD
	0x72	0x215104	D_CACHE_BUILD
	0x75	0x10104		TIMER_BUILD
	0x76	0x405		AP_BUILD
	0x77	0x225104	I_CACHE_BUILD
	0x78	0x704		ICCM_BUILD
	0x7b	0x20006		MULTIPLY_BUILD
	0x7c	0x3		SWAP_BUILD
	0x7d	0x3		NORM_BUILD
	0x7e	0x2		MINMAX_BUILD
	0x7f	0x303		BARREL_BUILD
	0xc1	0x12047402	ISA_CONFIG
	0xf3	0x1090a01	IRQ_BUILD
	0xff	0x2003		SMART_BUILD
	0x208	0x0		AUX_ICCM
	0x20a	0xf0000000	DMP_PERIPHERAL
]]></string>
  </configuration>
  <configuration name="mw_compiler" filename="compile.arg">
    <string><![CDATA[
	-arcv2em
	-core1
	-HL
	-Xcode_density
	-Xdiv_rem=radix2
	-Xswap
	-Xnorm
	-Xmpy16
	-Xmpy
	-Xshift_assist
	-Xbarrel_shifter
	-Xtimer0
]]></string>
  </configuration>
  <configuration name="mw_debugger" filename="iss_config.arg">
    <string><![CDATA[
	-arcv2em 
	-core1 
	-rgf_num_banks=1 
	-Xcode_density 
	-Xdiv_rem=radix2 
	-Xswap 
	-Xnorm 
	-Xmpy16 
	-Xmpy 
	-Xshift_assist 
	-Xbarrel_shifter 
	-Xtimer0 
	-Xtimer0_level=1 
	-action_points=2 
	-dmp_peripheral 
	-interrupts=10 
	-interrupt_priorities=2 
	-ext_interrupts=9 
	-interrupt_base=0x0 
	-dcache=16384,32,2,a 
	-icache=16384,32,2,a 
	-iccm_size=0x8000 
	-iccm_base=0x0000_0000 
]]></string>
  </configuration>
  <configuration name="nSIM" filename="nsim.props">
    <string><![CDATA[
	nsim_isa_av2em11=1
	arcver=0x41
	nsim_isa_rgf_num_banks=1
	nsim_isa_rgf_num_regs=32
	nsim_isa_rgf_num_wr_ports=1
	nsim_isa_big_endian=0
	nsim_isa_lpc_size=32
	nsim_isa_pc_size=32
	nsim_isa_addr_size=32
	nsim_isa_code_density_option=2
	nsim_isa_div_rem_option=1
	nsim_isa_swap_option=1
	nsim_isa_bitscan_option=1
	nsim_isa_shift_option=3
	nsim_isa_enable_timer_0=1
	nsim_isa_timer_0_int_level=1
	nsim_isa_num_actionpoints=2
	nsim_isa_has_dmp_peripheral=1
	nsim_isa_smart_stack_entries=8
	nsim_isa_number_of_interrupts=10
	nsim_isa_number_of_levels=2
	nsim_isa_number_of_external_interrupts=9
	nsim_isa_intvbase_preset=0x0
	dcache=16384,32,2,a
	icache=16384,32,2,a
	iccm0_size=0x8000
	iccm_base=0x0000_0000
]]></string>
  </configuration>
  <configuration name="IDE" filename="ide.props">
    <string><![CDATA[
	processor.family=4
	processor.core_version=1
	processor.family_name=arcv2em
	processor.rgf_num_banks=1
	processor.endian=little
	processor.lpc_size=32
	processor.pc_size=32
	processor.addr_size=32
	processor.Xcode_density=1
	processor.Xdiv_rem=radix2
	processor.Xswap=1
	processor.Xnorm=1
	processor.Xmpy16=1
	processor.Xmpy=1
	processor.mpy_option=6
	processor.Xshift_assist=1
	processor.Xbarrel_shifter=1
	processor.Xtimer0=1
	processor.Xtimer0_level=1
	processor.action_points=2
	processor.interrupts=10
	processor.interrupt_priorities=2
	processor.ext_interrupts=9
	processor.interrupt_base=0x0
	processor.dcache.size=16384
	processor.dcache.line_size=32
	processor.dcache.ways=2
	processor.icache.size=16384
	processor.icache.line_size=32
	processor.icache.ways=2
	processor.iccm_size=0x8000
	processor.iccm_base=0x0000_0000
]]></string>
  </configuration>
  <configuration name="architect" filename="architect.txt">
    <string><![CDATA[
	######## Summary of processor build in ARChitect build option format
	######## This is not suitable for input to the ARChitect.
	######## Please use file build_configuration.txt if you wish to invoke
	######## ARChitect with a configuration file.
	-create com.arc.hardware.System.1_0 System
	-create com.arc.hardware.implementation.1_0 System.Implementation
	-create com.arc.hardware.CPU_isle.1_0 System.CPUisle
	-create com.arc.hardware.ARCv2EM.1_0 System.CPUisle.ARCv2EM
	-arcv2em_version 1
	-infer_alu_adder false	// NO BCR INFO FOR THIS VALUE
	-rgf_impl flip_flops	// NO BCR INFO FOR THIS VALUE
	-turbo_boost true	// NO BCR INFO FOR THIS VALUE
	-code_protection false	// NO BCR INFO FOR THIS VALUE
	-arc_num 1
	-arcv2em true
	-rgf_num_banks 1
	-rgf_banked_regs 4
	-rgf_num_regs 32
	-rgf_wr_ports 1
	-byte_order little
	-lpc_size 32
	-pc_size 32
	-addr_size 32
	-atomic_option false
	-code_density_option true
	-div_rem_option radix2
	-swap_option true
	-bitscan_option true
	-infer_mpy_wtree false	// NO BCR INFO FOR THIS VALUE
	-mpy_option wlh5
	-shift_option 3
	-timer_0_int_level 1
	-create com.arc.hardware.Timer_0.1_0 "System.CPUisle.ARCv2EM.Timer 0"
	-stack_checking false
	-create com.arc.hardware.Debug_Interface.1_0 "System.CPUisle.ARCv2EM.Debug Interface"
	-create com.arc.hardware.JTAG_Interface.1_0 "System.CPUisle.ARCv2EM.JTAG Interface"
	-create com.arc.hardware.SmaRT.1_0 System.CPUisle.ARCv2EM.SmaRT
	-smart_stack_entries 8
	-create com.arc.hardware.Interrupt_Controller.1_0 "System.CPUisle.ARCv2EM.Interrupt Controller"
	-number_of_levels 2
	-number_of_interrupts 10
	-external_interrupts 9
	-firq_option false
	-overload_vectors false
	-create com.arc.hardware.Data_Cache.1_0 "System.CPUisle.ARCv2EM.Data Cache"
	-dc_size 16384
	-dc_ways 2
	-dc_bsize 32
	-dc_feature_level 2
	-create com.arc.hardware.Instruction_Cache.1_0 "System.CPUisle.ARCv2EM.Instruction Cache"
	-ic_size 16384
	-ic_ways 2
	-ic_bsize 32
	-ic_feature_level 2
	-create com.arc.hardware.ICCM0.1_0 System.CPUisle.ARCv2EM.ICCM0
	-iccm0_size 32768
	-iccm0_base 0
]]></string>
  </configuration>
  <configuration name="assembler_defines" filename="core_config.s">
    <string><![CDATA[
	.define	core.cir.identity,0x000c_0141
	.define	core.cir.identity.arcver,65
	.define	core.cir.identity.arcnum,1
	.define	core.cir.identity.family,4
	.define	core.cir.identity.corever,1
	.define	core.cir.bcr_ver,0x0000_0002
	.define	core.cir.vecbase_ac_build,0x0000_0010
	.define	core.cir.rf_build,0x0000_0002
	.define	core.cir.rf_build.version,2
	.define	core.cir.rf_build.e,0
	.define	core.cir.rf_build.b,0
	.define	core.cir.rf_build.d,0
	.define	core.cir.rf_build.r,0
	.define	core.cir.rf_build.p,0
	.define	core.cir.d_cache_build,0x0021_5104
	.define	core.cir.d_cache_build.assoc,1
	.define	core.cir.d_cache_build.version,4
	.define	core.cir.d_cache_build.capacity,5
	.define	core.cir.d_cache_build.bsize,1
	.define	core.cir.d_cache_build.fl,2
	.define	core.cir.d_cache_build.ioc,0
	.define	core.cir.d_cache_build.cp,0
	.define	core.cir.d_cache_build.u,0
	.define	core.cir.timer_build,0x0001_0104
	.define	core.cir.timer_build.p1,0
	.define	core.cir.timer_build.p0,1
	.define	core.cir.timer_build.rtc,0
	.define	core.cir.timer_build.rtsc_ver,1
	.define	core.cir.timer_build.rtsc,0
	.define	core.cir.timer_build.t0,1
	.define	core.cir.timer_build.t1,0
	.define	core.cir.timer_build.version,4
	.define	core.cir.ap_build,0x0000_0405
	.define	core.cir.ap_build.version,5
	.define	core.cir.ap_build.type,4
	.define	core.cir.i_cache_build,0x0022_5104
	.define	core.cir.i_cache_build.assoc,1
	.define	core.cir.i_cache_build.version,4
	.define	core.cir.i_cache_build.capacity,5
	.define	core.cir.i_cache_build.bsize,2
	.define	core.cir.i_cache_build.fl,2
	.define	core.cir.i_cache_build.d,0
	.define	core.cir.iccm_build,0x0000_0704
	.define	core.cir.iccm_build.size1,0
	.define	core.cir.iccm_build.size0,7
	.define	core.cir.iccm_build.version,4
	.define	core.cir.multiply_build,0x0002_0006
	.define	core.cir.multiply_build.version16x16,2
	.define	core.cir.multiply_build.dsp,0
	.define	core.cir.multiply_build.cyc,0
	.define	core.cir.multiply_build.type,0
	.define	core.cir.multiply_build.version32x32,6
	.define	core.cir.swap_build,0x0000_0003
	.define	core.cir.swap_build.version,3
	.define	core.cir.norm_build,0x0000_0003
	.define	core.cir.norm_build.version,3
	.define	core.cir.minmax_build,0x0000_0002
	.define	core.cir.minmax_build.version,2
	.define	core.cir.barrel_build,0x0000_0303
	.define	core.cir.barrel_build.version,3
	.define	core.cir.barrel_build.shift_option,3
	.define	core.cir.smart_build,0x0000_2003
	.define	core.cir.smart_build.version,3
	.define	core.cir.smart_build.stack_size,8
	.define	core.cir.aux_iccm,0x0000_0000
	.define	core.cir.isa_config,0x1204_7402
	.define	core.cir.isa_config.d,1
	.define	core.cir.isa_config.c,2
	.define	core.cir.isa_config.l,0
	.define	core.cir.isa_config.n,0
	.define	core.cir.isa_config.a,0
	.define	core.cir.isa_config.b,0
	.define	core.cir.isa_config.addr_size,4
	.define	core.cir.isa_config.lpc_size,7
	.define	core.cir.isa_config.pc_size,4
	.define	core.cir.isa_config.version,2
	.define	core.cir.irq_build,0x0109_0a01
	.define	core.cir.irq_build.raz,0
	.define	core.cir.irq_build.f,0
	.define	core.cir.irq_build.p,1
	.define	core.cir.irq_build.exts,9
	.define	core.cir.irq_build.irqs,10
	.define	core.cir.irq_build.version,1
	.define	core.cir.dmp_peripheral,0xf000_0000
	.define	core.family,4
	.define	core.core_version,1
	.define	core.family_name,arcv2em
	.define	core.rgf_num_banks,1
	.define	core.endian,little
	.define	core.lpc_size,32
	.define	core.pc_size,32
	.define	core.addr_size,32
	.define	core.code_density,1
	.define	core.div_rem,radix2
	.define	core.swap,1
	.define	core.norm,1
	.define	core.mpy16,1
	.define	core.mpy,1
	.define	core.shift_assist,1
	.define	core.barrel_shifter,1
	.define	core.timer0,1
	.define	core.timer0_level,1
	.define	core.timer0.vector,16
	.define	core.action_points,2
	.define	core.interrupts.present,1
	.define	core.interrupts.number,10
	.define	core.interrupts.priorities,2
	.define	core.interrupts.externals,9
	.define	core.interrupts,10
	.define	core.interrupt_priorities,2
	.define	core.ext_interrupts,9
	.define	core.interrupts.base,0x0
	.define	core.dcache.present,1
	.define	core.dcache.size,16384
	.define	core.dcache.line_size,32
	.define	core.dcache.ways,2
	.define	core.icache.present,1
	.define	core.icache.size,16384
	.define	core.icache.line_size,32
	.define	core.icache.ways,2
	.define	core.iccm.present,1
	.define	core.iccm.size,32768
	.define	core.iccm.base,0x0000_0000
]]></string>
  </configuration>
  <configuration name="C_defines" filename="core_config.h">
    <string><![CDATA[
	#define	core_cir_identity	0x000c_0141
	#define	core_cir_identity_arcver	65
	#define	core_cir_identity_arcnum	1
	#define	core_cir_identity_family	4
	#define	core_cir_identity_corever	1
	#define	core_cir_bcr_ver	0x0000_0002
	#define	core_cir_vecbase_ac_build	0x0000_0010
	#define	core_cir_rf_build	0x0000_0002
	#define	core_cir_rf_build_version	2
	#define	core_cir_rf_build_e	0
	#define	core_cir_rf_build_b	0
	#define	core_cir_rf_build_d	0
	#define	core_cir_rf_build_r	0
	#define	core_cir_rf_build_p	0
	#define	core_cir_d_cache_build	0x0021_5104
	#define	core_cir_d_cache_build_assoc	1
	#define	core_cir_d_cache_build_version	4
	#define	core_cir_d_cache_build_capacity	5
	#define	core_cir_d_cache_build_bsize	1
	#define	core_cir_d_cache_build_fl	2
	#define	core_cir_d_cache_build_ioc	0
	#define	core_cir_d_cache_build_cp	0
	#define	core_cir_d_cache_build_u	0
	#define	core_cir_timer_build	0x0001_0104
	#define	core_cir_timer_build_p1	0
	#define	core_cir_timer_build_p0	1
	#define	core_cir_timer_build_rtc	0
	#define	core_cir_timer_build_rtsc_ver	1
	#define	core_cir_timer_build_rtsc	0
	#define	core_cir_timer_build_t0	1
	#define	core_cir_timer_build_t1	0
	#define	core_cir_timer_build_version	4
	#define	core_cir_ap_build	0x0000_0405
	#define	core_cir_ap_build_version	5
	#define	core_cir_ap_build_type	4
	#define	core_cir_i_cache_build	0x0022_5104
	#define	core_cir_i_cache_build_assoc	1
	#define	core_cir_i_cache_build_version	4
	#define	core_cir_i_cache_build_capacity	5
	#define	core_cir_i_cache_build_bsize	2
	#define	core_cir_i_cache_build_fl	2
	#define	core_cir_i_cache_build_d	0
	#define	core_cir_iccm_build	0x0000_0704
	#define	core_cir_iccm_build_size1	0
	#define	core_cir_iccm_build_size0	7
	#define	core_cir_iccm_build_version	4
	#define	core_cir_multiply_build	0x0002_0006
	#define	core_cir_multiply_build_version16x16	2
	#define	core_cir_multiply_build_dsp	0
	#define	core_cir_multiply_build_cyc	0
	#define	core_cir_multiply_build_type	0
	#define	core_cir_multiply_build_version32x32	6
	#define	core_cir_swap_build	0x0000_0003
	#define	core_cir_swap_build_version	3
	#define	core_cir_norm_build	0x0000_0003
	#define	core_cir_norm_build_version	3
	#define	core_cir_minmax_build	0x0000_0002
	#define	core_cir_minmax_build_version	2
	#define	core_cir_barrel_build	0x0000_0303
	#define	core_cir_barrel_build_version	3
	#define	core_cir_barrel_build_shift_option	3
	#define	core_cir_smart_build	0x0000_2003
	#define	core_cir_smart_build_version	3
	#define	core_cir_smart_build_stack_size	8
	#define	core_cir_aux_iccm	0x0000_0000
	#define	core_cir_isa_config	0x1204_7402
	#define	core_cir_isa_config_d	1
	#define	core_cir_isa_config_c	2
	#define	core_cir_isa_config_l	0
	#define	core_cir_isa_config_n	0
	#define	core_cir_isa_config_a	0
	#define	core_cir_isa_config_b	0
	#define	core_cir_isa_config_addr_size	4
	#define	core_cir_isa_config_lpc_size	7
	#define	core_cir_isa_config_pc_size	4
	#define	core_cir_isa_config_version	2
	#define	core_cir_irq_build	0x0109_0a01
	#define	core_cir_irq_build_raz	0
	#define	core_cir_irq_build_f	0
	#define	core_cir_irq_build_p	1
	#define	core_cir_irq_build_exts	9
	#define	core_cir_irq_build_irqs	10
	#define	core_cir_irq_build_version	1
	#define	core_cir_dmp_peripheral	0xf000_0000
	#define	core_family	4
	#define	core_core_version	1
	#define	core_family_name	arcv2em
	#define	core_rgf_num_banks	1
	#define	core_endian	little
	#define	core_lpc_size	32
	#define	core_pc_size	32
	#define	core_addr_size	32
	#define	core_code_density	1
	#define	core_div_rem	radix2
	#define	core_swap	1
	#define	core_norm	1
	#define	core_mpy16	1
	#define	core_mpy	1
	#define	core_shift_assist	1
	#define	core_barrel_shifter	1
	#define	core_timer0	1
	#define	core_timer0_level	1
	#define	core_timer0_vector	16
	#define	core_action_points	2
	#define	core_interrupts_present	1
	#define	core_interrupts_number	10
	#define	core_interrupts_priorities	2
	#define	core_interrupts_externals	9
	#define	core_interrupts	10
	#define	core_interrupt_priorities	2
	#define	core_ext_interrupts	9
	#define	core_interrupts_base	0x0
	#define	core_dcache_present	1
	#define	core_dcache_size	16384
	#define	core_dcache_line_size	32
	#define	core_dcache_ways	2
	#define	core_icache_present	1
	#define	core_icache_size	16384
	#define	core_icache_line_size	32
	#define	core_icache_ways	2
	#define	core_iccm_present	1
	#define	core_iccm_size	32768
	#define	core_iccm_base	0x0000_0000
]]></string>
  </configuration>
  <configuration name="core" filename="core.props">
    <string><![CDATA[
	core.cir.identity=0x000c_0141
	core.cir.identity.arcver=65
	core.cir.identity.arcnum=1
	core.cir.identity.family=4
	core.cir.identity.corever=1
	core.cir.bcr_ver=0x0000_0002
	core.cir.vecbase_ac_build=0x0000_0010
	core.cir.rf_build=0x0000_0002
	core.cir.rf_build.version=2
	core.cir.rf_build.e=0
	core.cir.rf_build.b=0
	core.cir.rf_build.d=0
	core.cir.rf_build.r=0
	core.cir.rf_build.p=0
	core.cir.d_cache_build=0x0021_5104
	core.cir.d_cache_build.assoc=1
	core.cir.d_cache_build.version=4
	core.cir.d_cache_build.capacity=5
	core.cir.d_cache_build.bsize=1
	core.cir.d_cache_build.fl=2
	core.cir.d_cache_build.ioc=0
	core.cir.d_cache_build.cp=0
	core.cir.d_cache_build.u=0
	core.cir.timer_build=0x0001_0104
	core.cir.timer_build.p1=0
	core.cir.timer_build.p0=1
	core.cir.timer_build.rtc=0
	core.cir.timer_build.rtsc_ver=1
	core.cir.timer_build.rtsc=0
	core.cir.timer_build.t0=1
	core.cir.timer_build.t1=0
	core.cir.timer_build.version=4
	core.cir.ap_build=0x0000_0405
	core.cir.ap_build.version=5
	core.cir.ap_build.type=4
	core.cir.i_cache_build=0x0022_5104
	core.cir.i_cache_build.assoc=1
	core.cir.i_cache_build.version=4
	core.cir.i_cache_build.capacity=5
	core.cir.i_cache_build.bsize=2
	core.cir.i_cache_build.fl=2
	core.cir.i_cache_build.d=0
	core.cir.iccm_build=0x0000_0704
	core.cir.iccm_build.size1=0
	core.cir.iccm_build.size0=7
	core.cir.iccm_build.version=4
	core.cir.multiply_build=0x0002_0006
	core.cir.multiply_build.version16x16=2
	core.cir.multiply_build.dsp=0
	core.cir.multiply_build.cyc=0
	core.cir.multiply_build.type=0
	core.cir.multiply_build.version32x32=6
	core.cir.swap_build=0x0000_0003
	core.cir.swap_build.version=3
	core.cir.norm_build=0x0000_0003
	core.cir.norm_build.version=3
	core.cir.minmax_build=0x0000_0002
	core.cir.minmax_build.version=2
	core.cir.barrel_build=0x0000_0303
	core.cir.barrel_build.version=3
	core.cir.barrel_build.shift_option=3
	core.cir.smart_build=0x0000_2003
	core.cir.smart_build.version=3
	core.cir.smart_build.stack_size=8
	core.cir.aux_iccm=0x0000_0000
	core.cir.isa_config=0x1204_7402
	core.cir.isa_config.d=1
	core.cir.isa_config.c=2
	core.cir.isa_config.l=0
	core.cir.isa_config.n=0
	core.cir.isa_config.a=0
	core.cir.isa_config.b=0
	core.cir.isa_config.addr_size=4
	core.cir.isa_config.lpc_size=7
	core.cir.isa_config.pc_size=4
	core.cir.isa_config.version=2
	core.cir.irq_build=0x0109_0a01
	core.cir.irq_build.raz=0
	core.cir.irq_build.f=0
	core.cir.irq_build.p=1
	core.cir.irq_build.exts=9
	core.cir.irq_build.irqs=10
	core.cir.irq_build.version=1
	core.cir.dmp_peripheral=0xf000_0000
	core.family=4
	core.core_version=1
	core.family_name=arcv2em
	core.rgf_num_banks=1
	core.endian=little
	core.lpc_size=32
	core.pc_size=32
	core.addr_size=32
	core.code_density=1
	core.div_rem=radix2
	core.swap=1
	core.norm=1
	core.mpy16=1
	core.mpy=1
	core.shift_assist=1
	core.barrel_shifter=1
	core.timer0=1
	core.timer0_level=1
	core.timer0.vector=16
	core.action_points=2
	core.interrupts.present=1
	core.interrupts.number=10
	core.interrupts.priorities=2
	core.interrupts.externals=9
	core.interrupts=10
	core.interrupt_priorities=2
	core.ext_interrupts=9
	core.interrupts.base=0x0
	core.dcache.present=1
	core.dcache.size=16384
	core.dcache.line_size=32
	core.dcache.ways=2
	core.icache.present=1
	core.icache.size=16384
	core.icache.line_size=32
	core.icache.ways=2
	core.iccm.present=1
	core.iccm.size=32768
	core.iccm.base=0x0000_0000
]]></string>
  </configuration>
  <configuration name="linker_command_file" filename="link_cmd.txt">
    <string><![CDATA[
MEMORY {
    ICCM0   : ORIGIN = 0x0000_0000, LENGTH = 0x0000_8000
#   CCMWRAP0: ORIGIN = 0x0000_8000, LENGTH = 0x0fff_8000
    SYSTEM0 : ORIGIN = 0x1000_0000, LENGTH = 0xe000_0000
    DMP     : ORIGIN = 0xf000_0000, LENGTH = 0x1000_0000
    }
SECTIONS {
    GROUP: {
        .vectors? (TEXT): {}
	.text? : { *('.text$crt*') }
        * (TEXT): {}
    	* (LIT): {}
	} > ICCM0

    GROUP: {
	/* _SDA_BASE_ computed implicitly */
        .sdata?: {}
        .sbss?: {}
        * (DATA): {}
        * (BSS): {}
       .stack ALIGN(4) SIZE(DEFINED _STACKSIZE?_STACKSIZE:65536): {}
       .heap? ALIGN(4) SIZE(DEFINED _HEAPSIZE?_HEAPSIZE:0): {}
	}
    }

]]></string>
  </configuration>
</config_list>

