-- generated by newgenasym Thu Dec 15 10:12:43 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \hm-tr\ is
    port (    
	CONFIG:    INOUT  STD_LOGIC;    
	DRX:       INOUT  STD_LOGIC;    
	DTX:       INOUT  STD_LOGIC;    
	ENABLE:    INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	VDD:       INOUT  STD_LOGIC);
end \hm-tr\;
