--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml allModulesMain.twx allModulesMain.ncd -o
allModulesMain.twr allModulesMain.pcf -ucf nexys3.ucf

Design file:              allModulesMain.ncd
Physical constraint file: allModulesMain.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9767 paths analyzed, 305 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.077ns.
--------------------------------------------------------------------------------

Paths for end point vbc/score_4 (SLICE_X30Y16.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/state_FSM_FFd2 (FF)
  Destination:          vbc/score_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.461 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/state_FSM_FFd2 to vbc/score_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.CQ      Tcko                  0.391   _i000001/state_FSM_FFd3
                                                       _i000001/state_FSM_FFd2
    SLICE_X17Y21.A4      net (fanout=5)        2.510   _i000001/state_FSM_FFd2
    SLICE_X17Y21.A       Tilo                  0.259   vbc/greenMiddleSquareY<7>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o2
    SLICE_X17Y22.D3      net (fanout=2)        0.483   vbc/reset_greenMiddleSquareY[9]_AND_18_o2
    SLICE_X17Y22.D       Tilo                  0.259   vbc/greenMiddleSquareY<9>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o3
    SLICE_X30Y16.CE      net (fanout=5)        1.826   vbc/reset_greenMiddleSquareY[9]_AND_18_o
    SLICE_X30Y16.CLK     Tceck                 0.331   vbc/score<7>
                                                       vbc/score_4
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (1.240ns logic, 4.819ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vbc/greenMiddleSquareY_5 (FF)
  Destination:          vbc/score_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.980ns (Levels of Logic = 2)
  Clock Path Skew:      0.026ns (0.374 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vbc/greenMiddleSquareY_5 to vbc/score_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.DQ      Tcko                  0.391   vbc/greenMiddleSquareY<5>
                                                       vbc/greenMiddleSquareY_5
    SLICE_X18Y22.A1      net (fanout=17)       1.342   vbc/greenMiddleSquareY<5>
    SLICE_X18Y22.A       Tilo                  0.203   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D4      net (fanout=2)        0.628   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D       Tilo                  0.259   vbc/greenMiddleSquareY<9>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o3
    SLICE_X30Y16.CE      net (fanout=5)        1.826   vbc/reset_greenMiddleSquareY[9]_AND_18_o
    SLICE_X30Y16.CLK     Tceck                 0.331   vbc/score<7>
                                                       vbc/score_4
    -------------------------------------------------  ---------------------------
    Total                                      4.980ns (1.184ns logic, 3.796ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vbc/greenMiddleSquareY_6 (FF)
  Destination:          vbc/score_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.374 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vbc/greenMiddleSquareY_6 to vbc/score_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.408   vbc/greenMiddleSquareY<6>
                                                       vbc/greenMiddleSquareY_6
    SLICE_X18Y22.A6      net (fanout=7)        1.093   vbc/greenMiddleSquareY<6>
    SLICE_X18Y22.A       Tilo                  0.203   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D4      net (fanout=2)        0.628   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D       Tilo                  0.259   vbc/greenMiddleSquareY<9>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o3
    SLICE_X30Y16.CE      net (fanout=5)        1.826   vbc/reset_greenMiddleSquareY[9]_AND_18_o
    SLICE_X30Y16.CLK     Tceck                 0.331   vbc/score<7>
                                                       vbc/score_4
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (1.201ns logic, 3.547ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point vbc/score_0 (SLICE_X30Y15.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/state_FSM_FFd2 (FF)
  Destination:          vbc/score_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.052ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.460 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/state_FSM_FFd2 to vbc/score_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.CQ      Tcko                  0.391   _i000001/state_FSM_FFd3
                                                       _i000001/state_FSM_FFd2
    SLICE_X17Y21.A4      net (fanout=5)        2.510   _i000001/state_FSM_FFd2
    SLICE_X17Y21.A       Tilo                  0.259   vbc/greenMiddleSquareY<7>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o2
    SLICE_X17Y22.D3      net (fanout=2)        0.483   vbc/reset_greenMiddleSquareY[9]_AND_18_o2
    SLICE_X17Y22.D       Tilo                  0.259   vbc/greenMiddleSquareY<9>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o3
    SLICE_X30Y15.CE      net (fanout=5)        1.819   vbc/reset_greenMiddleSquareY[9]_AND_18_o
    SLICE_X30Y15.CLK     Tceck                 0.331   vbc/score<3>
                                                       vbc/score_0
    -------------------------------------------------  ---------------------------
    Total                                      6.052ns (1.240ns logic, 4.812ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vbc/greenMiddleSquareY_5 (FF)
  Destination:          vbc/score_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.973ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.373 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vbc/greenMiddleSquareY_5 to vbc/score_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.DQ      Tcko                  0.391   vbc/greenMiddleSquareY<5>
                                                       vbc/greenMiddleSquareY_5
    SLICE_X18Y22.A1      net (fanout=17)       1.342   vbc/greenMiddleSquareY<5>
    SLICE_X18Y22.A       Tilo                  0.203   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D4      net (fanout=2)        0.628   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D       Tilo                  0.259   vbc/greenMiddleSquareY<9>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o3
    SLICE_X30Y15.CE      net (fanout=5)        1.819   vbc/reset_greenMiddleSquareY[9]_AND_18_o
    SLICE_X30Y15.CLK     Tceck                 0.331   vbc/score<3>
                                                       vbc/score_0
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (1.184ns logic, 3.789ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vbc/greenMiddleSquareY_6 (FF)
  Destination:          vbc/score_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.741ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.373 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vbc/greenMiddleSquareY_6 to vbc/score_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.408   vbc/greenMiddleSquareY<6>
                                                       vbc/greenMiddleSquareY_6
    SLICE_X18Y22.A6      net (fanout=7)        1.093   vbc/greenMiddleSquareY<6>
    SLICE_X18Y22.A       Tilo                  0.203   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D4      net (fanout=2)        0.628   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D       Tilo                  0.259   vbc/greenMiddleSquareY<9>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o3
    SLICE_X30Y15.CE      net (fanout=5)        1.819   vbc/reset_greenMiddleSquareY[9]_AND_18_o
    SLICE_X30Y15.CLK     Tceck                 0.331   vbc/score<3>
                                                       vbc/score_0
    -------------------------------------------------  ---------------------------
    Total                                      4.741ns (1.201ns logic, 3.540ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point vbc/score_6 (SLICE_X30Y16.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/state_FSM_FFd2 (FF)
  Destination:          vbc/score_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.023ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.461 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/state_FSM_FFd2 to vbc/score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.CQ      Tcko                  0.391   _i000001/state_FSM_FFd3
                                                       _i000001/state_FSM_FFd2
    SLICE_X17Y21.A4      net (fanout=5)        2.510   _i000001/state_FSM_FFd2
    SLICE_X17Y21.A       Tilo                  0.259   vbc/greenMiddleSquareY<7>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o2
    SLICE_X17Y22.D3      net (fanout=2)        0.483   vbc/reset_greenMiddleSquareY[9]_AND_18_o2
    SLICE_X17Y22.D       Tilo                  0.259   vbc/greenMiddleSquareY<9>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o3
    SLICE_X30Y16.CE      net (fanout=5)        1.826   vbc/reset_greenMiddleSquareY[9]_AND_18_o
    SLICE_X30Y16.CLK     Tceck                 0.295   vbc/score<7>
                                                       vbc/score_6
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (1.204ns logic, 4.819ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vbc/greenMiddleSquareY_5 (FF)
  Destination:          vbc/score_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 2)
  Clock Path Skew:      0.026ns (0.374 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vbc/greenMiddleSquareY_5 to vbc/score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.DQ      Tcko                  0.391   vbc/greenMiddleSquareY<5>
                                                       vbc/greenMiddleSquareY_5
    SLICE_X18Y22.A1      net (fanout=17)       1.342   vbc/greenMiddleSquareY<5>
    SLICE_X18Y22.A       Tilo                  0.203   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D4      net (fanout=2)        0.628   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D       Tilo                  0.259   vbc/greenMiddleSquareY<9>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o3
    SLICE_X30Y16.CE      net (fanout=5)        1.826   vbc/reset_greenMiddleSquareY[9]_AND_18_o
    SLICE_X30Y16.CLK     Tceck                 0.295   vbc/score<7>
                                                       vbc/score_6
    -------------------------------------------------  ---------------------------
    Total                                      4.944ns (1.148ns logic, 3.796ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vbc/greenMiddleSquareY_6 (FF)
  Destination:          vbc/score_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.374 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vbc/greenMiddleSquareY_6 to vbc/score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.408   vbc/greenMiddleSquareY<6>
                                                       vbc/greenMiddleSquareY_6
    SLICE_X18Y22.A6      net (fanout=7)        1.093   vbc/greenMiddleSquareY<6>
    SLICE_X18Y22.A       Tilo                  0.203   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D4      net (fanout=2)        0.628   vbc/reset_greenMiddleSquareY[9]_AND_18_o1
    SLICE_X17Y22.D       Tilo                  0.259   vbc/greenMiddleSquareY<9>
                                                       vbc/reset_greenMiddleSquareY[9]_AND_18_o3
    SLICE_X30Y16.CE      net (fanout=5)        1.826   vbc/reset_greenMiddleSquareY[9]_AND_18_o
    SLICE_X30Y16.CLK     Tceck                 0.295   vbc/score<7>
                                                       vbc/score_6
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (1.165ns logic, 3.547ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vbc/greenMiddleSquareY_0 (SLICE_X16Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vbc/greenMiddleSquareY_0 (FF)
  Destination:          vbc/greenMiddleSquareY_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vbc/greenMiddleSquareY_0 to vbc/greenMiddleSquareY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.200   vbc/greenMiddleSquareY<3>
                                                       vbc/greenMiddleSquareY_0
    SLICE_X16Y22.A6      net (fanout=6)        0.043   vbc/greenMiddleSquareY<0>
    SLICE_X16Y22.CLK     Tah         (-Th)    -0.190   vbc/greenMiddleSquareY<3>
                                                       vbc/greenMiddleSquareY_0_rstpot
                                                       vbc/greenMiddleSquareY_0
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.390ns logic, 0.043ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point vbc/greenMiddleSquareY_3 (SLICE_X16Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vbc/greenMiddleSquareY_3 (FF)
  Destination:          vbc/greenMiddleSquareY_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vbc/greenMiddleSquareY_3 to vbc/greenMiddleSquareY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.DQ      Tcko                  0.200   vbc/greenMiddleSquareY<3>
                                                       vbc/greenMiddleSquareY_3
    SLICE_X16Y22.D6      net (fanout=13)       0.052   vbc/greenMiddleSquareY<3>
    SLICE_X16Y22.CLK     Tah         (-Th)    -0.190   vbc/greenMiddleSquareY<3>
                                                       vbc/greenMiddleSquareY_3_rstpot
                                                       vbc/greenMiddleSquareY_3
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.390ns logic, 0.052ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point _i000001/state_FSM_FFd4 (SLICE_X12Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000001/state_FSM_FFd4 (FF)
  Destination:          _i000001/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000001/state_FSM_FFd4 to _i000001/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.AQ      Tcko                  0.200   _i000001/state_FSM_FFd5
                                                       _i000001/state_FSM_FFd4
    SLICE_X12Y55.A6      net (fanout=13)       0.056   _i000001/state_FSM_FFd4
    SLICE_X12Y55.CLK     Tah         (-Th)    -0.190   _i000001/state_FSM_FFd5
                                                       _i000001/state_FSM_FFd4-In1
                                                       _i000001/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.390ns logic, 0.056ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cv/refresh<7>/CLK
  Logical resource: cv/refresh_5/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cv/refresh<7>/CLK
  Logical resource: cv/refresh_6/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.077|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9767 paths, 0 nets, and 401 connections

Design statistics:
   Minimum period:   6.077ns{1}   (Maximum frequency: 164.555MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 20 17:45:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



