V3 15
FL /home/Andreas/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd 2025/06/10.09:37:18 P.20131013
EN work/ProtokolBlok 1749541043 \
      FL /home/Andreas/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/ProtokolBlok/Behavioral 1749541044 \
      FL /home/Andreas/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd \
      EN work/ProtokolBlok 1749541043
FL /home/Andreas/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd 2025/06/04.16:07:28 P.20131013
FL /home/vboxuser/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd 2025/06/05.10:37:40 P.20131013
FL /home/vboxuser/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd 2025/06/05.11:49:49 P.20131013
FL C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd 2025/06/09.17:24:05 P.20131013
FL C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/SigGenSPIControl.vhd 2025/06/09.12:02:38 P.20131013
EN work/SigGenSPIControl 1749475669 \
      FL C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/SigGenSPIControl.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/SigGenSPIControl/Behavioral 1749475670 \
      FL C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/SigGenSPIControl.vhd \
      EN work/SigGenSPIControl 1749475669 CP work/ProtokolBlok \
      CP work/Skifte_reg_til_Parallel
FL C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd 2025/06/09.11:53:37 P.20131013
EN work/Skifte_reg_til_Parallel 1749475667 \
      FL C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1335251625
AR work/Skifte_reg_til_Parallel/Behavioral 1749475668 \
      FL C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd \
      EN work/Skifte_reg_til_Parallel 1749475667
