<stg><name>linear_activation.1</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="2" to="17">
<condition id="272">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="2" to="3">
<condition id="287">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="3" to="4">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="4" to="5">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="5" to="6">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="6" to="7">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="7" to="8">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="8" to="9">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="9" to="10">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="10" to="11">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="11" to="12">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="12" to="13">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="13" to="14">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="14" to="15">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="15" to="16">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="16" to="2">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="17" to="18">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="18" to="26">
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="18" to="19">
<condition id="296">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="19" to="20">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="20" to="21">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="21" to="22">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="22" to="23">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="23" to="24">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="24" to="25">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="25" to="18">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader7.preheader:0  call void (...)* @_ssdm_op_SpecInterface(float* %data_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader7.preheader:1  call void (...)* @_ssdm_op_SpecInterface(float* %data_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str53, [1 x i8]* @p_str54, [1 x i8]* @p_str55, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str56, [1 x i8]* @p_str57)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:2  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:0  %acc_9 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_9_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_9"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:1  %acc_8 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_8_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_8"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:2  %acc_7 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_7_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:3  %acc_6 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_6_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:4  %acc_5 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_5_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_5"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:5  %acc_4 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_4_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:6  %acc_3 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_3_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:7  %acc_2 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_2_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:8  %acc_1 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_1_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:9  %acc_0 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_0_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader7:10  %ii = phi i7 [ 0, %.preheader7.preheader ], [ %ii_2, %0 ]

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:11  %exitcond5 = icmp eq i7 %ii, -64

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:12  %ii_2 = add i7 %ii, 1

]]></Node>
<StgValue><ssdm name="ii_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:13  br i1 %exitcond5, label %.preheader.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="7">
<![CDATA[
:5  %tmp_s = zext i7 %ii to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="320" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %L2_WEIGHTS_addr = getelementptr [64 x i320]* @L2_WEIGHTS, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="320" op_0_bw="6">
<![CDATA[
:7  %L2_WEIGHTS_load = load i320* %L2_WEIGHTS_addr, align 8

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_26 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data_in_V)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="320" op_0_bw="6">
<![CDATA[
:7  %L2_WEIGHTS_load = load i320* %L2_WEIGHTS_addr, align 8

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="320">
<![CDATA[
:8  %tmp_8 = trunc i320 %L2_WEIGHTS_load to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_3 = bitcast i32 %tmp_8 to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_4 = fmul float %tmp_26, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_6 = bitcast i32 %tmp_5 to float

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_13_1 = fmul float %tmp_26, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_4 = fmul float %tmp_26, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_13_1 = fmul float %tmp_26, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
:17  %tmp_2 = bitcast i32 %tmp_7 to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_13_2 = fmul float %tmp_26, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
:21  %tmp_11 = bitcast i32 %tmp_10 to float

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_13_3 = fmul float %tmp_26, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_4 = fmul float %tmp_26, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_13_1 = fmul float %tmp_26, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_13_2 = fmul float %tmp_26, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_13_3 = fmul float %tmp_26, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
:25  %tmp_13 = bitcast i32 %tmp_12 to float

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_13_4 = fmul float %tmp_26, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
:29  %tmp_15 = bitcast i32 %tmp_14 to float

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_13_5 = fmul float %tmp_26, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_4 = fmul float %tmp_26, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_13_1 = fmul float %tmp_26, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_13_2 = fmul float %tmp_26, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_13_3 = fmul float %tmp_26, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_13_4 = fmul float %tmp_26, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_13_5 = fmul float %tmp_26, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
:33  %tmp_17 = bitcast i32 %tmp_16 to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_13_6 = fmul float %tmp_26, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
:37  %tmp_19 = bitcast i32 %tmp_18 to float

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13_7 = fmul float %tmp_26, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %acc_0_1 = fadd float %acc_0, %tmp_4

]]></Node>
<StgValue><ssdm name="acc_0_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %acc_1_1 = fadd float %acc_1, %tmp_13_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_13_2 = fmul float %tmp_26, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_13_3 = fmul float %tmp_26, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_13_4 = fmul float %tmp_26, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_13_5 = fmul float %tmp_26, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_13_6 = fmul float %tmp_26, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13_7 = fmul float %tmp_26, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
:41  %tmp_21 = bitcast i32 %tmp_20 to float

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_13_8 = fmul float %tmp_26, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_13_8"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
:45  %tmp_23 = bitcast i32 %tmp_22 to float

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_13_9 = fmul float %tmp_26, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_13_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %acc_0_1 = fadd float %acc_0, %tmp_4

]]></Node>
<StgValue><ssdm name="acc_0_1"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %acc_1_1 = fadd float %acc_1, %tmp_13_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %acc_2_1 = fadd float %acc_2, %tmp_13_2

]]></Node>
<StgValue><ssdm name="acc_2_1"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %acc_3_1 = fadd float %acc_3, %tmp_13_3

]]></Node>
<StgValue><ssdm name="acc_3_1"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_13_4 = fmul float %tmp_26, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_13_5 = fmul float %tmp_26, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_13_6 = fmul float %tmp_26, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13_7 = fmul float %tmp_26, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_13_8 = fmul float %tmp_26, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_13_8"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_13_9 = fmul float %tmp_26, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_13_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %acc_0_1 = fadd float %acc_0, %tmp_4

]]></Node>
<StgValue><ssdm name="acc_0_1"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %acc_1_1 = fadd float %acc_1, %tmp_13_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %acc_2_1 = fadd float %acc_2, %tmp_13_2

]]></Node>
<StgValue><ssdm name="acc_2_1"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %acc_3_1 = fadd float %acc_3, %tmp_13_3

]]></Node>
<StgValue><ssdm name="acc_3_1"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %acc_4_1 = fadd float %acc_4, %tmp_13_4

]]></Node>
<StgValue><ssdm name="acc_4_1"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %acc_5_1 = fadd float %acc_5, %tmp_13_5

]]></Node>
<StgValue><ssdm name="acc_5_1"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_13_6 = fmul float %tmp_26, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13_7 = fmul float %tmp_26, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_13_8 = fmul float %tmp_26, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_13_8"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_13_9 = fmul float %tmp_26, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_13_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="119" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %acc_0_1 = fadd float %acc_0, %tmp_4

]]></Node>
<StgValue><ssdm name="acc_0_1"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %acc_1_1 = fadd float %acc_1, %tmp_13_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %acc_2_1 = fadd float %acc_2, %tmp_13_2

]]></Node>
<StgValue><ssdm name="acc_2_1"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %acc_3_1 = fadd float %acc_3, %tmp_13_3

]]></Node>
<StgValue><ssdm name="acc_3_1"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %acc_4_1 = fadd float %acc_4, %tmp_13_4

]]></Node>
<StgValue><ssdm name="acc_4_1"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %acc_5_1 = fadd float %acc_5, %tmp_13_5

]]></Node>
<StgValue><ssdm name="acc_5_1"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %acc_6_1 = fadd float %acc_6, %tmp_13_6

]]></Node>
<StgValue><ssdm name="acc_6_1"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %acc_7_1 = fadd float %acc_7, %tmp_13_7

]]></Node>
<StgValue><ssdm name="acc_7_1"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_13_8 = fmul float %tmp_26, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_13_8"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_13_9 = fmul float %tmp_26, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_13_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %acc_0_1 = fadd float %acc_0, %tmp_4

]]></Node>
<StgValue><ssdm name="acc_0_1"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %acc_1_1 = fadd float %acc_1, %tmp_13_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %acc_2_1 = fadd float %acc_2, %tmp_13_2

]]></Node>
<StgValue><ssdm name="acc_2_1"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %acc_3_1 = fadd float %acc_3, %tmp_13_3

]]></Node>
<StgValue><ssdm name="acc_3_1"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %acc_4_1 = fadd float %acc_4, %tmp_13_4

]]></Node>
<StgValue><ssdm name="acc_4_1"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %acc_5_1 = fadd float %acc_5, %tmp_13_5

]]></Node>
<StgValue><ssdm name="acc_5_1"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %acc_6_1 = fadd float %acc_6, %tmp_13_6

]]></Node>
<StgValue><ssdm name="acc_6_1"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %acc_7_1 = fadd float %acc_7, %tmp_13_7

]]></Node>
<StgValue><ssdm name="acc_7_1"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %acc_8_1 = fadd float %acc_8, %tmp_13_8

]]></Node>
<StgValue><ssdm name="acc_8_1"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %acc_9_1 = fadd float %acc_9, %tmp_13_9

]]></Node>
<StgValue><ssdm name="acc_9_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="139" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %acc_2_1 = fadd float %acc_2, %tmp_13_2

]]></Node>
<StgValue><ssdm name="acc_2_1"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %acc_3_1 = fadd float %acc_3, %tmp_13_3

]]></Node>
<StgValue><ssdm name="acc_3_1"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %acc_4_1 = fadd float %acc_4, %tmp_13_4

]]></Node>
<StgValue><ssdm name="acc_4_1"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %acc_5_1 = fadd float %acc_5, %tmp_13_5

]]></Node>
<StgValue><ssdm name="acc_5_1"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %acc_6_1 = fadd float %acc_6, %tmp_13_6

]]></Node>
<StgValue><ssdm name="acc_6_1"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %acc_7_1 = fadd float %acc_7, %tmp_13_7

]]></Node>
<StgValue><ssdm name="acc_7_1"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %acc_8_1 = fadd float %acc_8, %tmp_13_8

]]></Node>
<StgValue><ssdm name="acc_8_1"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %acc_9_1 = fadd float %acc_9, %tmp_13_9

]]></Node>
<StgValue><ssdm name="acc_9_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="147" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %acc_4_1 = fadd float %acc_4, %tmp_13_4

]]></Node>
<StgValue><ssdm name="acc_4_1"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %acc_5_1 = fadd float %acc_5, %tmp_13_5

]]></Node>
<StgValue><ssdm name="acc_5_1"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %acc_6_1 = fadd float %acc_6, %tmp_13_6

]]></Node>
<StgValue><ssdm name="acc_6_1"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %acc_7_1 = fadd float %acc_7, %tmp_13_7

]]></Node>
<StgValue><ssdm name="acc_7_1"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %acc_8_1 = fadd float %acc_8, %tmp_13_8

]]></Node>
<StgValue><ssdm name="acc_8_1"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %acc_9_1 = fadd float %acc_9, %tmp_13_9

]]></Node>
<StgValue><ssdm name="acc_9_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="153" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %acc_6_1 = fadd float %acc_6, %tmp_13_6

]]></Node>
<StgValue><ssdm name="acc_6_1"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %acc_7_1 = fadd float %acc_7, %tmp_13_7

]]></Node>
<StgValue><ssdm name="acc_7_1"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %acc_8_1 = fadd float %acc_8, %tmp_13_8

]]></Node>
<StgValue><ssdm name="acc_8_1"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %acc_9_1 = fadd float %acc_9, %tmp_13_9

]]></Node>
<StgValue><ssdm name="acc_9_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %acc_8_1 = fadd float %acc_8, %tmp_13_8

]]></Node>
<StgValue><ssdm name="acc_8_1"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %acc_9_1 = fadd float %acc_9, %tmp_13_9

]]></Node>
<StgValue><ssdm name="acc_9_1"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:48  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str7, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:49  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %ires = phi i4 [ %ires_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ires"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %ires, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %ires_1 = add i4 %ires, 1

]]></Node>
<StgValue><ssdm name="ires_1"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_9 = zext i4 %ires to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %L2_BIAS_addr = getelementptr inbounds [10 x float]* @L2_BIAS, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="L2_BIAS_addr"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
:7  %L2_BIAS_load = load float* %L2_BIAS_addr, align 4

]]></Node>
<StgValue><ssdm name="L2_BIAS_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="173" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
:5  %tmp_25 = call float @_ssdm_op_Mux.ap_auto.10float.i4(float %acc_0, float %acc_1, float %acc_2, float %acc_3, float %acc_4, float %acc_5, float %acc_6, float %acc_7, float %acc_8, float %acc_9, i4 %ires)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
:7  %L2_BIAS_load = load float* %L2_BIAS_addr, align 4

]]></Node>
<StgValue><ssdm name="L2_BIAS_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="175" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_1 = fadd float %tmp_25, %L2_BIAS_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="176" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_1 = fadd float %tmp_25, %L2_BIAS_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="177" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_1 = fadd float %tmp_25, %L2_BIAS_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_1 = fadd float %tmp_25, %L2_BIAS_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="179" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_1 = fadd float %tmp_25, %L2_BIAS_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %data_out_V, float %tmp_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_24)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
