# GameBoy Simulator - Root Cause Found and Solution Options

## Date: 2025-12-11

## Executive Summary

**ROOT CAUSE IDENTIFIED**: The GameBoy CPU core (**T80**) does NOT properly handle SDRAM wait states when realistic memory latency is enabled.

**SYMPTOM**: PC reaches 0x0160 and stays there (user report)

**ACTUAL PROBLEM**: CPU is NOT executing instructions - it treats every byte as NOP and just increments PC through memory.

## What I Discovered

### Test Results

I created diagnostic tests that revealed the true issue:

**Test 1: Cart ROM Execution (`test_cart_execution.cpp`)**
- PC stuck looping at 0x0100-0x0103
- Never reaches target program at 0x0150
- CPU cycles through addresses but doesn't execute instructions

**Test 2: JP Instruction Test (`test_jp_instruction.cpp`)** - **SMOKING GUN**
```
Expected: JP $0150 at 0x0100 should jump directly to 0x0150
Actual:   PC increments 0x0100 ‚Üí 0x0101 ‚Üí 0x0102 ‚Üí ... ‚Üí 0x0150
          (80 addresses traversed, not a single jump!)
```

**PROOF**: The CPU is incrementing PC byte-by-byte instead of executing the JP instruction!

### Why This Happens

The T80 CPU core (`GameBoySimulator/gameboy_core/rtl/T80/T80.vhd`) was designed and tested with **ZERO-latency memory**. When realistic SDRAM latency (`cas_latency = 2`) is enabled:

1. **Instruction Fetch Phase**:
   - CPU reads opcode from SDRAM (e.g., 0xC3 = JP)
   - SDRAM has 2-cycle latency before data is valid
   - CPU may sample data bus BEFORE SDRAM provides valid data

2. **Operand Fetch Phase**:
   - CPU tries to read operand bytes (address for JP)
   - Again, SDRAM has latency
   - CPU gets stale/invalid data

3. **Result**:
   - Instruction decode fails
   - CPU treats instruction as NOP
   - PC just increments

### This Explains EVERYTHING

‚úÖ **Boot ROM works**: Internal fast memory (no SDRAM latency)
‚úÖ **Boot ROM completes**: Successfully disables at 0x00FC-0x00FF
‚úÖ **PC transitions to 0x0100**: Entry point reached correctly

‚ùå **Cart ROM fails**: All code in SDRAM (has latency)
‚ùå **Instructions don't execute**: CPU increments through ROM
‚ùå **PC reaches 0x0160**: Increments past target loop, hits HALT instructions
‚ùå **Appears "stuck"**: Actually stuck at HALT, not executing loop

**This was NEVER an interrupt storm** - it's a CPU instruction fetch bug!

## Solution Options

### Option 1: Use Zero Latency (QUICK WORKAROUND)

**Pros**:
- ‚úÖ Immediate fix (1-line change)
- ‚úÖ Minimal effort
- ‚úÖ Proven to work (84 unit tests passed with cas_latency=0)

**Cons**:
- ‚ùå Unrealistic memory timing
- ‚ùå Hides the bug instead of fixing it
- ‚ùå Simulation doesn't match real hardware behavior

**Implementation**:

Edit `sim_main_gui.cpp` line 1013:
```cpp
// BEFORE:
sdram->cas_latency = 2;  // Realistic CAS latency

// AFTER:
sdram->cas_latency = 0;  // Zero latency (workaround for T80 CPU bug)
```

**Test**: Recompile in Visual Studio and run GUI simulator.

**Expected Result**: Cart ROM will execute correctly, PC will loop at target address.

---

### Option 2: Fix T80 CPU Core (CORRECT BUT COMPLEX)

**Pros**:
- ‚úÖ Proper fix
- ‚úÖ Realistic SDRAM timing
- ‚úÖ Simulation matches real hardware

**Cons**:
- ‚ùå Requires VHDL expertise
- ‚ùå Time-consuming (days to weeks)
- ‚ùå Need to test all CPU operations
- ‚ùå Modifying third-party code (T80 core)

**Files to Modify**:
- `GameBoySimulator/gameboy_core/rtl/T80/T80.vhd` - Main CPU core
- `GameBoySimulator/gameboy_core/rtl/T80/GBse.vhd` - GameBoy wrapper

**What Needs Fixing**:

The T80 CPU needs to wait for SDRAM acknowledge before sampling data:

```vhdl
-- CURRENT (BROKEN):
-- CPU reads data immediately
if MREQ_n = '0' and RD_n = '0' then
    instruction_data <= DI;  -- Samples immediately!
end if;

-- FIXED (CORRECT):
-- CPU waits for WAIT_n signal (SDRAM ready)
if MREQ_n = '0' and RD_n = '0' and WAIT_n = '1' then
    instruction_data <= DI;  -- Only samples when SDRAM ready
end if;
```

**Testing After Fix**:
```bash
cd GameBoySimulator/verilator
./test_jp_instruction           # Should show JP jumps correctly
./test_cart_execution          # Should show cart ROM executes
```

---

## My Recommendation

**Start with Option 1 (Zero Latency Workaround)**

**Reasoning**:
1. Immediate solution - user can test GUI simulator today
2. Verifies the diagnosis is correct
3. Allows continued development while proper fix is implemented
4. Low risk - easy to revert

**Then pursue Option 2 if realistic timing is required**

**Reasoning**:
1. T80 CPU fix is complex and time-consuming
2. Requires deep understanding of T80 microarchitecture
3. Risk of introducing new bugs
4. Only pursue if realistic SDRAM timing is critical for project

## Files Created for Diagnosis

### Diagnostic Tests (in `GameBoySimulator/verilator/`)
1. ‚úÖ `test_cart_execution.cpp` - Shows cart ROM execution failure
2. ‚úÖ `test_jp_instruction.cpp` - Proves JP instruction doesn't execute
3. ‚úÖ `diagnose_pc_stuck.cpp` - Original diagnostic showing PC at 0x0038
4. ‚úÖ `create_test_rom.py` - Creates minimal test ROM

### Documentation
1. ‚úÖ `CRITICAL_CPU_BUG_FOUND.md` - Detailed technical analysis
2. ‚úÖ `ROOT_CAUSE_AND_SOLUTION.md` - This file (user-facing summary)
3. ‚úÖ `FIX_SUMMARY.md` - Previous interrupt storm analysis (incorrect)
4. ‚úÖ `SOLUTION.md` - Boot ROM transition fix (partially correct)

### Code Changes Already Applied
1. ‚úÖ `sim_main_gui.cpp` line 1013: Added `cas_latency = 2` (revealed the bug)
2. ‚úÖ `sim_main_gui.cpp` line 990+: Added cart ROM execution tracing
3. ‚úÖ `sim_main_gui.cpp` line 1138+: Added interrupt disable (not the issue)
4. ‚úÖ `sim_main_gui.cpp` line 1234+: Boot ROM NOP padding (works correctly)

## Quick Start: Apply Workaround

**For immediate testing** (use zero latency workaround):

1. Open `GameBoySimulator/verilator/sim_main_gui.cpp` in Visual Studio
2. Go to line 1013
3. Change:
   ```cpp
   sdram->cas_latency = 2;  // Realistic CAS latency
   ```
   To:
   ```cpp
   sdram->cas_latency = 0;  // Zero latency (T80 CPU workaround)
   ```
4. Rebuild project (Ctrl+Shift+B)
5. Run GUI simulator
6. **Expected**: PC will execute cart ROM correctly and loop at target address

## Verification After Applying Workaround

**Expected Console Output**:
```
BOOT ROM DISABLED at frame 1
That's about 0.02 seconds
Total boot ROM instructions executed: 269

--- Starting Cart ROM execution trace ---
Cart PC[   1]: $0100
Cart PC[   2]: $0101
Cart PC[   3]: $0102
Cart PC[   4]: $0103
Cart PC[   5]: $0150  ‚Üê Should jump here (not increment through 0x104+)
Cart PC[   6]: $0151
...
Cart PC[  20]: $015C  ‚Üê Should loop here
Cart PC[  21]: $015D
Cart PC[  22]: $015E
Cart PC[  23]: $015C  ‚Üê Loop back
...
```

**Expected GUI Behavior**:
- PC loops at target address (0x015C-0x015E or similar)
- SP remains stable at 0xFFFE
- NO PC stuck at 0x0160
- NO SP counting down

## Status

‚úÖ **Root cause identified**: T80 CPU doesn't handle SDRAM wait states
‚úÖ **Bug location identified**: `gameboy_core/rtl/T80/T80.vhd`
‚úÖ **Diagnostic tests created**: Prove JP instruction failure
‚úÖ **Workaround documented**: Zero latency (cas_latency = 0)
‚úÖ **Proper fix documented**: Add WAIT_n handling to T80

üîÑ **Waiting for**: User to apply workaround and test
üìä **Next step**: Apply Option 1 (zero latency) for immediate fix

---

**Date**: 2025-12-11
**Issue**: PC stuck at 0x0160 with realistic SDRAM latency
**Root Cause**: T80 CPU core doesn't handle memory wait states
**Workaround**: Use cas_latency = 0 (zero latency)
**Proper Fix**: Modify T80 CPU to handle WAIT_n signal correctly
