==20782== Cachegrind, a cache and branch-prediction profiler
==20782== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20782== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20782== Command: ./srr-large
==20782== 
--20782-- warning: L3 cache found, using its data for the LL simulation.
--20782-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20782-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20782== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20782== (see section Limitations in user manual)
==20782== NOTE: further instances of this message will not be shown
==20782== 
==20782== I   refs:      919,217,731,547
==20782== I1  misses:              3,664
==20782== LLi misses:              1,854
==20782== I1  miss rate:            0.00%
==20782== LLi miss rate:            0.00%
==20782== 
==20782== D   refs:      356,699,040,282  (240,279,389,403 rd   + 116,419,650,879 wr)
==20782== D1  misses:     18,750,844,092  ( 18,390,238,661 rd   +     360,605,431 wr)
==20782== LLd misses:            838,611  (        274,403 rd   +         564,208 wr)
==20782== D1  miss rate:             5.3% (            7.7%     +             0.3%  )
==20782== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20782== 
==20782== LL refs:        18,750,847,756  ( 18,390,242,325 rd   +     360,605,431 wr)
==20782== LL misses:             840,465  (        276,257 rd   +         564,208 wr)
==20782== LL miss rate:              0.0% (            0.0%     +             0.0%  )
