Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Sep 19 17:29:29 2021
| Host         : zynquser-PC running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing -max_paths 10 -file ./report/matrix_mult_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_193_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 2.697ns (70.676%)  route 1.119ns (29.324%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_193_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/reg_193_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/reg_193_reg_n_0_[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/add_ln16_4_reg_702_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.140 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702_reg[7]_i_1/O[3]
                         net (fo=2, unplaced)         0.629     3.769    bd_0_i/hls_inst/inst/sext_ln16_6_fu_480_p1[7]
                         LUT2 (Prop_lut2_I1_O)        0.307     4.076 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692[7]_i_2/O
                         net (fo=1, unplaced)         0.000     4.076    bd_0_i/hls_inst/inst/add_ln16_2_reg_692[7]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.452 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.452    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.789 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.789    bd_0_i/hls_inst/inst/add_ln16_2_fu_484_p2[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[9]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_193_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 2.592ns (69.846%)  route 1.119ns (30.154%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_193_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/reg_193_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/reg_193_reg_n_0_[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.800 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.809    bd_0_i/hls_inst/inst/add_ln16_4_reg_702_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.140 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702_reg[7]_i_1/O[3]
                         net (fo=2, unplaced)         0.629     3.769    bd_0_i/hls_inst/inst/sext_ln16_6_fu_480_p1[7]
                         LUT2 (Prop_lut2_I1_O)        0.307     4.076 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692[7]_i_2/O
                         net (fo=1, unplaced)         0.000     4.076    bd_0_i/hls_inst/inst/add_ln16_2_reg_692[7]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.452 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.452    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.684 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[9]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.684    bd_0_i/hls_inst/inst/add_ln16_2_fu_484_p2[8]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[8]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_193_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 2.476ns (68.740%)  route 1.126ns (31.260%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_193_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/reg_193_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/reg_193_reg_n_0_[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702_reg[3]_i_1/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/sext_ln16_6_fu_480_p1[3]
                         LUT2 (Prop_lut2_I0_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692[3]_i_2/O
                         net (fo=1, unplaced)         0.000     3.853    bd_0_i/hls_inst/inst/add_ln16_2_reg_692[3]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.229 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.575 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.575    bd_0_i/hls_inst/inst/add_ln16_2_fu_484_p2[5]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[5]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_193_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 2.470ns (68.687%)  route 1.126ns (31.313%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_193_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/reg_193_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/reg_193_reg_n_0_[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702_reg[3]_i_1/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/sext_ln16_6_fu_480_p1[3]
                         LUT2 (Prop_lut2_I0_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692[3]_i_2/O
                         net (fo=1, unplaced)         0.000     3.853    bd_0_i/hls_inst/inst/add_ln16_2_reg_692[3]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.229 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.569 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.569    bd_0_i/hls_inst/inst/add_ln16_2_fu_484_p2[7]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_193_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 2.395ns (68.020%)  route 1.126ns (31.980%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_193_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/reg_193_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/reg_193_reg_n_0_[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702_reg[3]_i_1/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/sext_ln16_6_fu_480_p1[3]
                         LUT2 (Prop_lut2_I0_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692[3]_i_2/O
                         net (fo=1, unplaced)         0.000     3.853    bd_0_i/hls_inst/inst/add_ln16_2_reg_692[3]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.229 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.494 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.494    bd_0_i/hls_inst/inst/add_ln16_2_fu_484_p2[6]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[6]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_193_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 2.371ns (67.801%)  route 1.126ns (32.199%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_193_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/reg_193_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/reg_193_reg_n_0_[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702_reg[3]_i_1/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/sext_ln16_6_fu_480_p1[3]
                         LUT2 (Prop_lut2_I0_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692[3]_i_2/O
                         net (fo=1, unplaced)         0.000     3.853    bd_0_i/hls_inst/inst/add_ln16_2_reg_692[3]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.229 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.470 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.470    bd_0_i/hls_inst/inst/add_ln16_2_fu_484_p2[4]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[4]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_193_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 2.018ns (64.370%)  route 1.117ns (35.630%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_193_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/reg_193_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/reg_193_reg_n_0_[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/add_ln16_4_reg_702[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/add_ln16_4_reg_702_reg[3]_i_1/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/sext_ln16_6_fu_480_p1[3]
                         LUT2 (Prop_lut2_I0_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692[3]_i_2/O
                         net (fo=1, unplaced)         0.000     3.853    bd_0_i/hls_inst/inst/add_ln16_2_reg_692[3]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.108 r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.108    bd_0_i/hls_inst/inst/add_ln16_2_fu_484_p2[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln16_2_reg_692_reg[3]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln10_1_reg_607_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.837ns (33.997%)  route 1.625ns (66.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=54, unplaced)        0.825     2.316    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_CS_fsm_pp0_stage0
                         LUT3 (Prop_lut3_I0_O)        0.319     2.635 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/select_ln10_2_reg_613[4]_i_1/O
                         net (fo=4, unplaced)         0.800     3.435    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_32
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_1_reg_607_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_1_reg_607_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln10_1_reg_607_reg[2]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln10_2_reg_613_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.837ns (33.997%)  route 1.625ns (66.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=54, unplaced)        0.825     2.316    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_CS_fsm_pp0_stage0
                         LUT3 (Prop_lut3_I0_O)        0.319     2.635 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/select_ln10_2_reg_613[4]_i_1/O
                         net (fo=4, unplaced)         0.800     3.435    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_32
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_2_reg_613_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_2_reg_613_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln10_2_reg_613_reg[2]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln10_2_reg_613_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.837ns (33.997%)  route 1.625ns (66.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=54, unplaced)        0.825     2.316    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_CS_fsm_pp0_stage0
                         LUT3 (Prop_lut3_I0_O)        0.319     2.635 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/select_ln10_2_reg_613[4]_i_1/O
                         net (fo=4, unplaced)         0.800     3.435    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_32
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_2_reg_613_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=99, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_2_reg_613_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln10_2_reg_613_reg[3]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  6.930    




