# Lab 8 - Parking Lot Occupancy Counter by Jack Gaon and Francis Tanglao

### State diagram for entering the parking lot
### ![Entering](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%208/state%20diagram%20for%20entering.png)

### State diagram for exiting the parking lot
### ![Exiting](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%208/state%20diagram%20for%20exiting.png)

### You can find the code for our FSMs [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%208/parking_lot_fsm.v)
### You can find the code for our parking lot counter [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%208/parking_lot.v)
### You can find the constraint file for our parking lot counter [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%208/Nexys-A7-100T-Master.xdc)
