Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat May 19 05:01:05 2018
| Host         : DESKTOP-O713GGV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xillydemo_control_sets_placed.rpt
| Design       : xillydemo
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   328 |
| Unused register locations in slices containing registers |   834 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |           11 |
|      3 |            6 |
|      4 |           36 |
|      5 |            7 |
|      6 |           27 |
|      7 |           17 |
|      8 |            7 |
|      9 |            5 |
|     10 |            7 |
|     11 |            5 |
|     12 |           15 |
|     13 |            4 |
|     14 |            4 |
|     15 |           14 |
|    16+ |          162 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1549 |          475 |
| No           | No                    | Yes                    |              26 |           11 |
| No           | Yes                   | No                     |             729 |          298 |
| Yes          | No                    | No                     |            4590 |         1490 |
| Yes          | No                    | Yes                    |              45 |           11 |
| Yes          | Yes                   | No                     |            1355 |          359 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                   |                                                                                       Enable Signal                                                                                       |                                                                                                        Set/Reset Signal                                                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0083_inv_0                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/do_packet_w_inv                                                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0566_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/m_axi_aresetn_INV_85_o                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_29_o_inv1_0                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_31_o_inv1_0                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0576_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0654_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0608_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/m_axi_aresetn_INV_85_o                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_0                                                                                                                                                                    |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0553_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_146_o2                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/messages_ins/_n0512                                                                                                                                                                             |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state44                                                                                                                                               | HLS_wrapper/svm_detect_U0/k_reg_316[3]_i_1_n_6                                                                                                                                                                                 |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                        |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/k_reg_200_reg[0][0]                                                                                                | HLS_wrapper_2/compute_cells_U0/i_op_assign_mid2_reg_596[6]_i_2_n_6                                                                                                                                                             |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/k1_reg_257_reg[0]                                                                                                  | HLS_wrapper_2/compute_cells_U0/k1_reg_257                                                                                                                                                                                      |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/skid_buffer_reg[61]                                                                                                                                                                                               |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/tmp_95_mid2_v_v_v_reg_6390                                                                                                                                   |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state41                                                                                                                                               |                                                                                                                                                                                                                                |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/in_r_empty_n_reg_0                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0573_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/tmp_95_mid2_v_v_v_reg_6390                                                                                                                                 |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/srst                                                                                                                                                                                                              |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0561_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/in_r_empty_n_2_reg_1                                                                                                                                                                                              |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/t_V_3_mid2_reg_633[3]_i_2_n_6                                                                                                                              | HLS_wrapper_2/compute_cells_U0/t_V_3_mid2_reg_633                                                                                                                                                                              |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state44                                                                                                                                             | HLS_wrapper_2/svm_detect_U0/k_reg_316[3]_i_1_n_6                                                                                                                                                                               |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0539_inv                                                                                                                                    |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state41                                                                                                                                             |                                                                                                                                                                                                                                |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0116_inv                                                                                          |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_reg[0]_0[3]                                                                                                                                         |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0192                                                                                                                                                       |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                     | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                          |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/rd_state_FSM_FFd2-In                                                                                |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_reg[0]_0[3]                                                                                                                                           |                                                                                                                                                                                                                                |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101                                                                                                |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_119_o                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0425                                                                                                                                                                   |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/k1_reg_257_reg[0]                                                                                                    | HLS_wrapper/compute_cells_U0/k1_reg_257                                                                                                                                                                                        |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/k_reg_200_reg[0][0]                                                                                                  | HLS_wrapper/compute_cells_U0/i_op_assign_mid2_reg_596[6]_i_2_n_6                                                                                                                                                               |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv                                                                                                                               |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/jj_V_reg_6550                                                                                                                                                |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/p_7_in                                                                                                                                                       |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/t_V_3_mid2_reg_633[3]_i_2_n_6                                                                                                                                | HLS_wrapper/compute_cells_U0/t_V_3_mid2_reg_633                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/jj_V_reg_6550                                                                                                                                              |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/p_7_in                                                                                                                                                     |                                                                                                                                                                                                                                |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                         |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060                                                                                                                                             |                                                                                                                                                                                                                                |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/Loop_1_proc_U0/p_rec_i_reg_3060                                                                                                                                               |                                                                                                                                                                                                                                |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                                                                                                                                     |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0558_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_quiesce                                                                                                                                                                     |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0395_inv                                                                                                                                     |                                                                                                                                                                                                                                |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_NS_fsm16_out                                                                                                                                                 |                                                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/i_op_assign_mid2_reg_596[6]_i_2_n_6                                                                                                                          |                                                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_32_2_wren_d_unitr_4_start_offset[14]                                                                                              | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_283_o                                                                                                                                              |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_263_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                                                     |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/rd_state_FSM_FFd2-In                                                                                                                        |                                                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_32_2_wren_d_unitr_4_start_offset[14]                                                                                              |                                                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0568_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                4 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/ap_CS_fsm_pp0_stage0                                                                                                                                     | HLS_wrapper/compute_gradients_U0/p_s_27_reg_966                                                                                                                                                                                |                4 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/ap_CS_fsm_pp0_stage0                                                                                                                                     | HLS_wrapper/compute_gradients_U0/dy_V_reg_971                                                                                                                                                                                  |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_215_o                                                                                                                                              |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                |                                                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/i_op_assign_mid2_reg_596[6]_i_2_n_6                                                                                                                        |                                                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/tmp_4_reg_16670                                                                                                                                                 |                                                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_195_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                                                     |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/Loop_1_proc_U0/j_i_reg_1280                                                                                                                                                   |                                                                                                                                                                                                                                |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open_GND_16_o_AND_181_o                                                                                                         |                                                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/ap_CS_fsm_pp0_stage0                                                                                                                                   | HLS_wrapper_2/compute_gradients_U0/p_s_27_reg_966                                                                                                                                                                              |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0395_inv                                                                                                                                     |                                                                                                                                                                                                                                |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/ap_CS_fsm_pp0_stage0                                                                                                                                   | HLS_wrapper_2/compute_gradients_U0/dy_V_reg_971                                                                                                                                                                                |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/idt_rden                                                                                                                                    | xillybus_ins/xillybus_core_ins/idt_ins/idt_req_idt_busy_AND_6_o                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_NS_fsm16_out                                                                                                                                               |                                                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/tmp_4_reg_16670                                                                                                                                               |                                                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/Loop_1_proc_U0/j_i_reg_1280                                                                                                                                                 |                                                                                                                                                                                                                                |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open_GND_18_o_AND_249_o                                                                                                       |                                                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0121_inv                                                                                                                                  |                                                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/i_op_assign_mid2_reg_596[6]_i_2_n_6                                                                                                                        | HLS_wrapper_2/compute_cells_U0/i_op_assign_mid2_reg_596                                                                                                                                                                        |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/indvar_flatten_next_reg_6280                                                                                                                               |                                                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/Loop_1_proc_U0/ap_NS_fsm1                                                                                                                                                     | HLS_wrapper/Loop_1_proc_U0/i_i_reg_105                                                                                                                                                                                         |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | HLS_wrapper/svm_detect_U0/xillybus_wrapper_eOg_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                              |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | HLS_wrapper_2/svm_detect_U0/xillybus_wrapper_eOg_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                            |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/Loop_1_proc_U0/ap_CS_fsm_state2                                                                                                                                               |                                                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/j_2_reg_10570                                                                                                                                            |                                                                                                                                                                                                                                |                4 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/j_2_reg_10570                                                                                                                                          |                                                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/tmp_73_mid2_v_reg_10080                                                                                                                                |                                                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/tmp_73_mid2_v_reg_10080                                                                                                                                  |                                                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/Loop_1_proc_U0/ap_NS_fsm1                                                                                                                                                   | HLS_wrapper_2/Loop_1_proc_U0/i_i_reg_105                                                                                                                                                                                       |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/indvar_flatten_next_reg_6280                                                                                                                                 |                                                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/i_op_assign_mid2_reg_596[6]_i_2_n_6                                                                                                                          | HLS_wrapper/compute_cells_U0/i_op_assign_mid2_reg_596                                                                                                                                                                          |                4 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/ap_CS_fsm_state2                                                                                                                                             |                                                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/Loop_1_proc_U0/ap_CS_fsm_state2                                                                                                                                             |                                                                                                                                                                                                                                |                4 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/ap_CS_fsm_state2                                                                                                                                           |                                                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/this_reset                                                                                                                            |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1006_inv2                                                                                                                              |                                                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                          |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                                                |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                                                |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0638_inv                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0437                                                                                                                                                                   |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/ap_CS_fsm_pp0_stage1                                                                                                                                     |                                                                                                                                                                                                                                |                5 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/ap_CS_fsm_pp0_stage1                                                                                                                                   |                                                                                                                                                                                                                                |                4 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/locked_d_inv                                                                                                                               |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_ARESETN_inv                                                                                                                                                   |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/p_12_in                                                                                                                                                  |                                                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/gradX_reg_10400                                                                                                                                        |                                                                                                                                                                                                                                |                6 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/p_12_in                                                                                                                                                |                                                                                                                                                                                                                                |                5 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0380_inv                                                                                                                           |                                                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/tmp_110_reg_6890                                                                                                                                           |                                                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/tmp_110_reg_6890                                                                                                                                             |                                                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/gradX_reg_10400                                                                                                                                          |                                                                                                                                                                                                                                |                5 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_reg[0]_0[4]                                                                                                                                           |                                                                                                                                                                                                                                |                6 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0548_inv                                                                                                                          |                                                                                                                                                                                                                                |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_189_o                                                                                                                                              |                3 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_reg[0]_0[4]                                                                                                                                         |                                                                                                                                                                                                                                |                7 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_257_o                                                                                                                                              |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[4]_0[0]                                                                                                                                  | HLS_wrapper/Loop_1_proc_U0/j_i_reg_1280                                                                                                                                                                                        |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                                                     |                9 |             12 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos[11]_INV_76_o_inv_inv                                                                                | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl                                                                                                              |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0557_inv                                                                                                                          |                                                                                                                                                                                                                                |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                              |                5 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[4]_0[0]                                                                                                                                | HLS_wrapper_2/Loop_1_proc_U0/j_i_reg_1280                                                                                                                                                                                      |                5 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                                                     |                6 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/indvar_flatten_next_reg_9800                                                                                                                             |                                                                                                                                                                                                                                |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               | xillybus_ins/xillybus_core_ins/messages_ins/_n0513                                                                                                                                                                             |                6 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/indvar_flatten_next_reg_9800                                                                                                                           |                                                                                                                                                                                                                                |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                                                                |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                                                                                |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/ap_CS_fsm_state8                                                                                                                                           |                                                                                                                                                                                                                                |                5 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/ap_CS_fsm_state8                                                                                                                                             |                                                                                                                                                                                                                                |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                                                                                |                2 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_215_o                                                                                                                                              |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                                         |                                                                                                                                                                                                                                |                6 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0403_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                      |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | HLS_wrapper_2/compute_cells_U0/ap_NS_fsm110_out                                                                                                                                                                                |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                                         |                                                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | HLS_wrapper/compute_cells_U0/ap_NS_fsm110_out                                                                                                                                                                                  |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0384_inv                                                                                                                           |                                                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_empty_user_w_write_32_2_wren_d_OR_238_o_inv                                                                                            |                                                                                                                                                                                                                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0891_inv                                                                                                                               |                                                                                                                                                                                                                                |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0913_inv                                                                                                                               |                                                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv                                                                                              |                                                                                                                                                                                                                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1040_inv                                                                                                                               |                                                                                                                                                                                                                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0403_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_1_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                      |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_32_2_wren_d                                                                                                                       | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_283_o                                                                                                                                              |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                                                                                                                |                6 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                     |                                                                                                                                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                5 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0770                                                                                                                                   |                                                                                                                                                                                                                                |                5 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                                                                                |                3 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0902_inv                                                                                                                               |                                                                                                                                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/exitcond_reg_9850                                                                                                                                        |                                                                                                                                                                                                                                |                7 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/exitcond_reg_9850                                                                                                                                      |                                                                                                                                                                                                                                |                9 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0874_inv                                                                                                                               |                                                                                                                                                                                                                                |                6 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                           | xillybus_ins/srst                                                                                                                                                                                                              |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                             | xillybus_ins/in_r_empty_n_reg_0                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                           | xillybus_ins/in_r_empty_n_2_reg_1                                                                                                                                                                                              |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           | xillybus_ins/in_r_empty_n_2_reg_1                                                                                                                                                                                              |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                         | xillybus_ins/skid_buffer_reg[61]                                                                                                                                                                                               |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           | xillybus_ins/srst                                                                                                                                                                                                              |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             | xillybus_ins/in_r_empty_n_reg_0                                                                                                                                                                                                |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                         | xillybus_ins/skid_buffer_reg[61]                                                                                                                                                                                               |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/GPIO_LED_2_rstpot                                                                                                                                 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2                                                                                                                                     |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/GPIO_LED_1_rstpot                                                                                                                                 | xillybus_ins/xillybus_core_ins/do_packet_w                                                                                                                                                                                     |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/indvar_flatten6_reg_167_reg[6]_0[1]                                                                                                                          | HLS_wrapper/compute_cells_U0/i_op_assign_1_reg_178                                                                                                                                                                             |                6 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/indvar_flatten6_reg_167_reg[6]_0[1]                                                                                                                        | HLS_wrapper_2/compute_cells_U0/i_op_assign_1_reg_178                                                                                                                                                                           |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/GPIO_LED_3_rstpot                                                                                                                                 | xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv                                                                                                                                                                  |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0172_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                3 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0946_inv                                                                                                                               |                                                                                                                                                                                                                                |                6 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | HLS_wrapper/svm_detect_U0/xillybus_wrapper_eOg_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21]                                                           |                7 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | HLS_wrapper_2/svm_detect_U0/xillybus_wrapper_eOg_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21]                                                         |                7 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | HLS_wrapper_2/svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                |                7 |             23 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | HLS_wrapper/svm_detect_U0/xillybus_wrapper_fYi_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                  |                7 |             23 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state15                                                                                                                                             |                                                                                                                                                                                                                                |                6 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state15                                                                                                                                               |                                                                                                                                                                                                                                |                4 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/man_V_1_reg_18150                                                                                                                                             |                                                                                                                                                                                                                                |                7 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/tmp32_V_reg_20460                                                                                                                                             |                                                                                                                                                                                                                                |                8 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/_n0104_inv                                                                                       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/this_reset                                                                                                                            |                8 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/tmp32_V_reg_20460                                                                                                                                               |                                                                                                                                                                                                                                |                5 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/man_V_1_reg_18150                                                                                                                                               |                                                                                                                                                                                                                                |                7 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                              |                9 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/_n0104_inv                                                                                       |                                                                                                                                                                                                                                |               10 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_152_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                6 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n01361                                                                                                                                        |                                                                                                                                                                                                                                |                6 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/p_Val2_s_reg_10840                                                                                                                                       |                                                                                                                                                                                                                                |               12 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_6_o                                                                                                                                                              |                7 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/p_Val2_s_reg_10840                                                                                                                                     |                                                                                                                                                                                                                                |               12 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/_n01361                                                                                                                                        |                                                                                                                                                                                                                                |                7 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/ap_phi_mux_indvar_flatten_phi_fu_175_p41                                                                                                                 | HLS_wrapper/compute_gradients_U0/i_reg_182                                                                                                                                                                                     |               12 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/ap_phi_mux_indvar_flatten_phi_fu_175_p41                                                                                                               | HLS_wrapper_2/compute_gradients_U0/i_reg_182                                                                                                                                                                                   |                9 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/Loop_1_proc_U0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                |               11 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/Loop_1_proc_U0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                |               10 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                7 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/SVM_detector_V_U/svm_detect_SVM_decud_rom_U/E[0]                                                                                                                |                                                                                                                                                                                                                                |               23 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/SVM_detector_V_U/svm_detect_SVM_decud_rom_U/E[0]                                                                                                              |                                                                                                                                                                                                                                |               25 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_gradients_U0/ap_CS_fsm_pp0_stage0                                                                                                                                     |                                                                                                                                                                                                                                |                8 |             30 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1076_inv                                                                                                                               |                                                                                                                                                                                                                                |                8 |             30 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_gradients_U0/ap_CS_fsm_pp0_stage0                                                                                                                                   |                                                                                                                                                                                                                                |               11 |             30 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_NS_fsm[38]                                                                                                                                                   |                                                                                                                                                                                                                                |               11 |             31 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_NS_fsm[38]                                                                                                                                                 |                                                                                                                                                                                                                                |               12 |             31 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/bin_vote_V_ce0                                                                                                     |                                                                                                                                                                                                                                |               17 |             31 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/bin_vote_V_ce0                                                                                                       |                                                                                                                                                                                                                                |               18 |             31 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_150_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/shiftReg_ce                                                                                                                                                   |                                                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/reg_3420__0                                                                                                                                                   |                                                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state9                                                                                                                                                |                                                                                                                                                                                                                                |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0168_inv                                                                                          |                                                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state29                                                                                                                                               |                                                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3                                                                                                |                                                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state44                                                                                                                                               | HLS_wrapper/svm_detect_U0/p_Val2_7_fu_164                                                                                                                                                                                      |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_93_o                                                                                           |                                                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0190_inv                                                                                          | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state43                                                                                                                                             |                                                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/reg_3420__0                                                                                                                                                     |                                                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state43                                                                                                                                               |                                                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/shiftReg_ce                                                                                                                                                   | HLS_wrapper_2/svm_detect_U0/SRL_SIG_reg[0][29]                                                                                                                                                                                 |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0194_inv                                                                                          | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0162_inv                                                                                          |                                                                                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0545_inv                                                                                                                                  |                                                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_154_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0112_inv                                                                                          |                                                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0156_inv                                                                                          |                                                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0256_inv                                                                                                                                  |                                                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state29                                                                                                                                             |                                                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/shiftReg_ce                                                                                                                                                     |                                                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/shiftReg_ce                                                                                                                                                     | HLS_wrapper/svm_detect_U0/SRL_SIG_reg[0][29]                                                                                                                                                                                   |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0259_inv                                                                                                                                  |                                                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0180_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state9                                                                                                                                              |                                                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0176_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_148_o2                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv                                                                                                              |                                                                                                                                                                                                                                |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o                                                                                                               |                                                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state44                                                                                                                                             | HLS_wrapper_2/svm_detect_U0/p_Val2_7_fu_164                                                                                                                                                                                    |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv                                                                                                              |                                                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0542_inv                                                                                                                                    |                                                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0186_inv                                                                                          |                                                                                                                                                                                                                                |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1006_inv                                                                                                                               |                                                                                                                                                                                                                                |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0144_inv                                                                                          |                                                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_119_o                                                                                                            |                                                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0174_inv                                                                                          |                                                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0198_inv                                                                                          | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0150_inv                                                                                          |                                                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid                                                                                                                             |                                                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid_glue_set                                                                                                                    |                                                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0180_inv                                                                                          |                                                                                                                                                                                                                                |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/is_neg_1_reg_16440                                                                                                                                            |                                                                                                                                                                                                                                |                8 |             33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/is_neg_1_reg_16440                                                                                                                                              |                                                                                                                                                                                                                                |                9 |             33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/p_Val2_1_reg_709[16]_i_1_n_6                                                                                                                               |                                                                                                                                                                                                                                |               14 |             34 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/p_Val2_1_reg_709[16]_i_1_n_6                                                                                                                                 |                                                                                                                                                                                                                                |               12 |             34 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                                                                |                9 |             34 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state34                                                                                                                                               |                                                                                                                                                                                                                                |                9 |             35 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state34                                                                                                                                             |                                                                                                                                                                                                                                |               12 |             35 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/E[0]                                                                                                               |                                                                                                                                                                                                                                |               12 |             35 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                |               11 |             35 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                                                                                |                6 |             35 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state42                                                                                                                                               |                                                                                                                                                                                                                                |               12 |             36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state35                                                                                                                                               |                                                                                                                                                                                                                                |               17 |             36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state35                                                                                                                                             |                                                                                                                                                                                                                                |               15 |             36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state42                                                                                                                                             |                                                                                                                                                                                                                                |               11 |             36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0921_inv                                                                                                                               |                                                                                                                                                                                                                                |               12 |             37 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state45                                                                                                                                             |                                                                                                                                                                                                                                |               13 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0363_inv                                                                                                                           |                                                                                                                                                                                                                                |               11 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state45                                                                                                                                               |                                                                                                                                                                                                                                |               14 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |               16 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0460_inv                                                                                                                          |                                                                                                                                                                                                                                |               12 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0977_inv                                                                                                                               |                                                                                                                                                                                                                                |               16 |             40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0213_inv                                                                                                                                  |                                                                                                                                                                                                                                |               13 |             40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/do_packet_w                                                                                                                                                |                                                                                                                                                                                                                                |                8 |             43 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           |                                                                                                                                                                                                                                |               10 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                                                                |                7 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state37                                                                                                                                             |                                                                                                                                                                                                                                |               12 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state37                                                                                                                                               |                                                                                                                                                                                                                                |               10 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                                                                                |                7 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                                                                                                                |               13 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                                                                                                |               10 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                                                                                                                |               10 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                                                                                                                |               11 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state36                                                                                                                                               |                                                                                                                                                                                                                                |               22 |             49 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0300_inv                                                                                                                                  |                                                                                                                                                                                                                                |               18 |             49 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state36                                                                                                                                             |                                                                                                                                                                                                                                |               17 |             49 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               |                                                                                                                                                                                                                                |               15 |             50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                |               12 |             61 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/p_0_in                                                                                                             |                                                                                                                                                                                                                                |                8 |             62 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/p_0_in                                                                                                               |                                                                                                                                                                                                                                |                8 |             62 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/tmp_13_reg_17300                                                                                                                                              |                                                                                                                                                                                                                                |               16 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/compute_cells_U0/p_Val2_8_reg_2440                                                                                                                                            | HLS_wrapper/compute_cells_U0/p_Val2_8_reg_244                                                                                                                                                                                  |               16 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/compute_cells_U0/p_Val2_8_reg_2440                                                                                                                                          | HLS_wrapper_2/compute_cells_U0/p_Val2_8_reg_244                                                                                                                                                                                |               16 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state16                                                                                                                                             | HLS_wrapper_2/svm_detect_U0/x_reg_1778                                                                                                                                                                                         |               12 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/tmp_13_reg_17300                                                                                                                                                |                                                                                                                                                                                                                                |               16 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state6                                                                                                                                              |                                                                                                                                                                                                                                |               16 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state16                                                                                                                                               | HLS_wrapper/svm_detect_U0/x_reg_1778                                                                                                                                                                                           |               10 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state6                                                                                                                                                |                                                                                                                                                                                                                                |               16 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_170_o                                                                                                              |                                                                                                                                                                                                                                |               12 |             68 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1104_inv                                                                                                                               |                                                                                                                                                                                                                                |               28 |             69 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_reg[0]_0[2]                                                                                                                                           |                                                                                                                                                                                                                                |               18 |             70 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_reg[0]_0[2]                                                                                                                                         |                                                                                                                                                                                                                                |               17 |             70 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_state8                                                                                                                                              |                                                                                                                                                                                                                                |               31 |             71 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_state8                                                                                                                                                |                                                                                                                                                                                                                                |               29 |             71 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_reg[0]_0[1]                                                                                                                                         |                                                                                                                                                                                                                                |               32 |             76 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | HLS_wrapper/svm_detect_U0/ap_CS_fsm_reg[0]_0[1]                                                                                                                                           |                                                                                                                                                                                                                                |               34 |             76 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_from_wr                                                                                                                            |                                                                                                                                                                                                                                |               35 |             94 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/in_r_empty_n_2_reg_0                                                                                                                                                                                              |               46 |             97 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/ap_rst                                                                                                                                                                                                            |               41 |             97 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |               76 |            147 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           |                                                                                                                                                                                                                                |              471 |           1517 |
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


