

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:8,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_FzVUhx"
Parsing file _cuobjdump_complete_output_FzVUhx
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_BfUCFj"
Running: cat _ptx_BfUCFj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_T0uH35
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_T0uH35 --output-file  /dev/null 2> _ptx_BfUCFjinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_BfUCFj _ptx2_T0uH35 _ptx_BfUCFjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Wed Apr 17 12:22:53 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 459048 (ipc=306.0) sim_rate=229524 (inst/sec) elapsed = 0:0:00:02 / Wed Apr 17 12:22:54 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(109,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 725041 (ipc=362.5) sim_rate=241680 (inst/sec) elapsed = 0:0:00:03 / Wed Apr 17 12:22:55 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2006,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(195,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2407,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 917574 (ipc=229.4) sim_rate=229393 (inst/sec) elapsed = 0:0:00:04 / Wed Apr 17 12:22:56 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 207
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7237	W0_Idle:18628	W0_Scoreboard:24374	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:365 	38 	63 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	187 	12 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       275       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       269       270    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       266       252    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       277       271    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       267       274       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       267       273       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       291         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       276         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7ff6e73c9da0 :  mf: uid= 35855, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=971 dram_eff=0.3769
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7734i bk13: 44a 7674i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0412686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=876 dram_eff=0.4247
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7705i bk13: 44a 7652i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.041396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=884 dram_eff=0.405
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7721i bk13: 42a 7702i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0175774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=769 dram_eff=0.4525
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7720i bk13: 40a 7667i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.042415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=934 dram_eff=0.4069
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7711i bk13: 40a 7630i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0531143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=744 dram_eff=0.4677
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7720i bk13: 40a 7699i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.043434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1846
	minimum = 6
	maximum = 37
Network latency average = 9.63926
	minimum = 6
	maximum = 37
Slowest packet = 763
Flit latency average = 8.42013
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 12)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.63926 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.42013 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1487 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (405,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(407,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (435,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(452,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(453,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(454,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(464,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (470,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(471,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (471,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(472,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(491,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279913 (ipc=724.4) sim_rate=255982 (inst/sec) elapsed = 0:0:00:05 / Wed Apr 17 12:22:57 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (536,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(537,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (544,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(545,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (577,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (577,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(578,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (578,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(579,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (598,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(599,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(165,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (748,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(749,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (767,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (767,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(768,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(769,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (770,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(771,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(177,0,0) tid=(46,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(774,5948)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(777,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(778,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(783,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (809,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(810,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (828,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(829,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (830,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(831,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (836,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(837,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (847,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(848,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (854,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(855,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (857,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (865,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (869,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(870,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (884,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(885,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (905,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(906,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(910,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (911,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(912,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (912,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(913,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (929,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(930,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (931,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (931,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(932,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(932,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (935,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (935,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(936,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(937,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (954,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(955,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (960,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(961,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(967,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(975,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (978,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(979,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1648787 (ipc=731.1) sim_rate=235541 (inst/sec) elapsed = 0:0:00:07 / Wed Apr 17 12:22:59 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1004,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1005,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1014,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1024,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1024,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(228,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1031,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1032,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1034,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1034,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1035,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1036,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1040,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1040,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1041,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1048,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1049,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1058,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1071,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1073,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1075,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1094,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1107,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1128,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1129,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1133,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1141,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1147,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1149,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(253,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1157,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1167,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1172,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1178,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1184,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1190,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1195,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1202,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1202,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1208,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1213,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1216,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1217,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1219,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1224,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1224,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1226,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1228,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1237,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1246,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1261,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1269,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1269,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1280,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1280,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1284,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1286,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1292,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1293,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1294,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1300,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1305,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1307,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1315,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1315,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1316,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1323,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1324,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1332,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1338,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1350,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1364,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1387,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1400,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1407,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1413,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1423,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1425,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1429,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3181,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3827,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4365,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4438,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4925,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 10948  inst.: 1836547 (ipc=183.8) sim_rate=229568 (inst/sec) elapsed = 0:0:00:08 / Wed Apr 17 12:23:00 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5247,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5934,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6017,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6018
gpu_sim_insn = 919016
gpu_ipc =     152.7112
gpu_tot_sim_cycle = 11966
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 454
gpu_total_sim_rate=229594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38803
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 334, Miss = 95, Miss_rate = 0.284, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 108, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 302, Miss = 84, Miss_rate = 0.278, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 326, Miss = 94, Miss_rate = 0.288, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1260
	L1D_total_cache_miss_rate = 0.2742
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1090
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 288, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1090
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8120	W0_Idle:49147	W0_Scoreboard:55890	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8720 {8:1090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148240 {136:1090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11965 
mrq_lat_table:488 	38 	84 	72 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	682 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1328 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	748 	344 	13 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069         0         0         0      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      1197         0         0         0      4207      3007         0      2332       925         0      1653       916      1797      1766      2541      3990 
dram[2]:         0      4903      4026      3113         0      2645         0      5229         0      4325       947       925      1787      2109      2132      3872 
dram[3]:      1385      3299      2313      5122         0      4724      2624      3254      4504      4328       963       938      1800      1893      2382      2494 
dram[4]:      3407      3916         0         0         0      5522      2829         0      4978      2854      1272      2575      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516       919       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       125       160       126    none      none      none         126       176       124       387       421       430       424       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       404       383       419       268       373
dram[2]:     none         126       126       164    none         176    none         126    none         152       420       439       417       428       411       268
dram[3]:        268       132       124       160    none         197       126       124       132       268       431       460       434       390       261       260
dram[4]:        126       199    none      none      none         160       124    none         176       125       695       367       398       404       295       309
dram[5]:        268       147       126       268       124       268       127       271       126       126       424       431       437       429       305       261
maximum mf latency per bank:
dram[0]:        283       251       251       252         0         0         0       252       268       251       283       287       281       291       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       252       252       264         0       268         0       252         0       277       288       278       291       282       268       268
dram[3]:        268       264       252       252         0       252       252       252       264       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       251         0       268       251       277       286       279       301       268       268
dram[5]:        268       252       252       268       252       268       255       271       252       252       277       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02837
n_activity=1510 dram_eff=0.2967
bk0: 8a 15689i bk1: 2a 15766i bk2: 4a 15753i bk3: 2a 15768i bk4: 0a 15793i bk5: 0a 15796i bk6: 0a 15799i bk7: 2a 15777i bk8: 4a 15748i bk9: 4a 15759i bk10: 42a 15643i bk11: 46a 15576i bk12: 46a 15671i bk13: 44a 15616i bk14: 6a 15766i bk15: 4a 15769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0256426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15563 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.0271
n_activity=1282 dram_eff=0.3339
bk0: 4a 15769i bk1: 0a 15791i bk2: 0a 15793i bk3: 0a 15794i bk4: 2a 15772i bk5: 2a 15773i bk6: 0a 15795i bk7: 6a 15717i bk8: 2a 15777i bk9: 0a 15795i bk10: 42a 15621i bk11: 44a 15613i bk12: 50a 15642i bk13: 46a 15589i bk14: 2a 15776i bk15: 10a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0237432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15552 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02761
n_activity=1486 dram_eff=0.2934
bk0: 0a 15792i bk1: 2a 15771i bk2: 2a 15771i bk3: 4a 15742i bk4: 0a 15794i bk5: 4a 15744i bk6: 0a 15794i bk7: 2a 15774i bk8: 0a 15798i bk9: 12a 15667i bk10: 40a 15681i bk11: 44a 15643i bk12: 46a 15638i bk13: 46a 15588i bk14: 2a 15772i bk15: 2a 15772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0133595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02887
n_activity=1425 dram_eff=0.32
bk0: 2a 15776i bk1: 2a 15759i bk2: 4a 15755i bk3: 4a 15755i bk4: 0a 15793i bk5: 2a 15771i bk6: 2a 15771i bk7: 4a 15758i bk8: 2a 15762i bk9: 2a 15779i bk10: 42a 15639i bk11: 44a 15571i bk12: 46a 15661i bk13: 44a 15557i bk14: 8a 15761i bk15: 10a 15757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0246929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7ff6d84f26b0 :  mf: uid= 61879, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11963), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15533 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03026
n_activity=1466 dram_eff=0.3261
bk0: 2a 15765i bk1: 2a 15768i bk2: 0a 15792i bk3: 0a 15792i bk4: 0a 15796i bk5: 4a 15762i bk6: 4a 15761i bk7: 0a 15798i bk8: 4a 15749i bk9: 2a 15775i bk10: 50a 15580i bk11: 48a 15560i bk12: 44a 15653i bk13: 46a 15561i bk14: 16a 15746i bk15: 6a 15764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0287451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02875
n_activity=1464 dram_eff=0.3101
bk0: 2a 15774i bk1: 6a 15741i bk2: 2a 15770i bk3: 2a 15776i bk4: 4a 15754i bk5: 2a 15777i bk6: 2a 15771i bk7: 2a 15780i bk8: 2a 15774i bk9: 2a 15775i bk10: 46a 15636i bk11: 44a 15586i bk12: 44a 15663i bk13: 42a 15639i bk14: 8a 15715i bk15: 8a 15761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0242497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 51, Miss_rate = 0.432, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 58, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1339
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4832
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5921
icnt_total_pkts_simt_to_mem=1525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82032
	minimum = 6
	maximum = 32
Network latency average = 8.39233
	minimum = 6
	maximum = 21
Slowest packet = 1397
Flit latency average = 7.1541
	minimum = 6
	maximum = 17
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Accepted packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Injected flit rate average = 0.0244821
	minimum = 0.00498504 (at node 6)
	maximum = 0.0508475 (at node 23)
Accepted flit rate average= 0.0244821
	minimum = 0.00847458 (at node 19)
	maximum = 0.0435361 (at node 2)
Injected packet length average = 2.67699
Accepted packet length average = 2.67699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50244 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 9.0158 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.78711 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Accepted packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Injected flit rate average = 0.0230383 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.054257 (2 samples)
Accepted flit rate average = 0.0230383 (2 samples)
	minimum = 0.00776789 (2 samples)
	maximum = 0.0439604 (2 samples)
Injected packet size average = 2.78111 (2 samples)
Accepted packet size average = 2.78111 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 229594 (inst/sec)
gpgpu_simulation_rate = 1495 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11966)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(47,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (359,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (359,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (359,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(360,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(360,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(361,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(362,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(366,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (366,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(367,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(368,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (396,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (396,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(397,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(398,11966)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(90,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (415,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(416,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (428,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(429,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (431,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(432,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (435,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(436,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(442,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (445,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(446,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (446,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(447,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (495,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (495,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(496,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(497,11966)
GPGPU-Sim uArch: cycles simulated: 12466  inst.: 2216024 (ipc=758.5) sim_rate=221602 (inst/sec) elapsed = 0:0:00:10 / Wed Apr 17 12:23:02 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (515,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(516,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (517,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (517,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(518,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(519,11966)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(113,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (539,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(541,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (541,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (541,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (541,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(542,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(542,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(543,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (549,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (549,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(550,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(550,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (629,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(630,11966)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(90,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (687,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(688,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (705,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(706,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (706,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(707,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (724,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (724,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(725,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(725,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (735,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(736,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (744,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(745,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (755,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(756,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (756,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(757,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (761,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(762,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (766,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(767,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (772,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(773,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (774,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (774,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(775,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(775,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (780,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (780,11966), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(781,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(782,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (787,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(788,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (791,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(792,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (792,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(793,11966)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(179,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (801,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(802,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (804,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(805,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (806,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(807,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (810,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(811,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (813,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(814,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (819,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (819,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (819,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (819,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(820,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(820,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(821,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(822,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (824,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (824,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(825,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(826,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (826,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(827,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (827,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(828,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (831,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(832,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (832,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (832,11966), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(833,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(834,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (839,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(840,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (841,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(842,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (845,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (845,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(846,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(847,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (851,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(852,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (865,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(866,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (872,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(873,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (874,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(875,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (877,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (877,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(878,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(878,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (881,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(882,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (885,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(886,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (887,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(888,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (892,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(893,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (896,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(897,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (901,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(902,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (909,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(910,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (911,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(912,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (920,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(921,11966)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(187,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (934,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(935,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (957,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(958,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (959,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(960,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (960,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(961,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (961,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(962,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (966,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (966,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(967,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(967,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (978,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(979,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (995,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(996,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (997,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(998,11966)
GPGPU-Sim uArch: cycles simulated: 12966  inst.: 2563865 (ipc=727.1) sim_rate=233078 (inst/sec) elapsed = 0:0:00:11 / Wed Apr 17 12:23:03 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1003,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1004,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1019,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1019,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1020,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1020,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1037,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1038,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1038,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1039,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1039,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1040,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1048,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1049,11966)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(235,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1059,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1060,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1063,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1064,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1070,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1071,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1071,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1072,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1085,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1086,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1095,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1096,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1112,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1112,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1113,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1113,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1119,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1120,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1120,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1121,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1124,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1128,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1129,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1129,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1129,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1130,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1130,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1132,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1133,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1141,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1142,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1162,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1163,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1164,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1165,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1166,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1171,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1184,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1184,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1194,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1197,11966), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(210,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1202,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1202,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1204,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1206,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1209,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1210,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1212,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1212,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1214,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1222,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1226,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1233,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1242,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1243,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1245,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1251,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1257,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1262,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1277,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1299,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1301,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1307,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1313,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1313,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1330,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1330,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1337,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1340,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1350,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1353,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1361,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1390,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1392,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1396,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1402,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1406,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1448,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 13466  inst.: 2753568 (ipc=611.2) sim_rate=229464 (inst/sec) elapsed = 0:0:00:12 / Wed Apr 17 12:23:04 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2607,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2781,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2905,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3029,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3070,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3213,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3278,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3292,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3458,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3476,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3647,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3785,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3848,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3948,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4008,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4082,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4085,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4213,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4316,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4326,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4419,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4434,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4439,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4596,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4795,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4813,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4815,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4859,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4906,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4969,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 16966  inst.: 2762435 (ipc=185.1) sim_rate=212495 (inst/sec) elapsed = 0:0:00:13 / Wed Apr 17 12:23:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5184,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5234,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5465,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5506,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5687,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5698,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5765,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5934,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6010,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6019,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6084,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6524,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6729,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6730
gpu_sim_insn = 926846
gpu_ipc =     137.7186
gpu_tot_sim_cycle = 18696
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     147.8176
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 527
gpu_total_sim_rate=212584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62289
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 696, Miss = 234, Miss_rate = 0.336, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[1]: Access = 692, Miss = 236, Miss_rate = 0.341, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[2]: Access = 648, Miss = 205, Miss_rate = 0.316, Pending_hits = 261, Reservation_fails = 0
	L1D_cache_core[3]: Access = 650, Miss = 204, Miss_rate = 0.314, Pending_hits = 255, Reservation_fails = 0
	L1D_cache_core[4]: Access = 568, Miss = 174, Miss_rate = 0.306, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[5]: Access = 618, Miss = 192, Miss_rate = 0.311, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[6]: Access = 562, Miss = 161, Miss_rate = 0.286, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[7]: Access = 726, Miss = 251, Miss_rate = 0.346, Pending_hits = 249, Reservation_fails = 0
	L1D_cache_core[8]: Access = 608, Miss = 188, Miss_rate = 0.309, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[9]: Access = 564, Miss = 166, Miss_rate = 0.294, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[10]: Access = 530, Miss = 141, Miss_rate = 0.266, Pending_hits = 246, Reservation_fails = 0
	L1D_cache_core[11]: Access = 548, Miss = 157, Miss_rate = 0.286, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[12]: Access = 484, Miss = 131, Miss_rate = 0.271, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[13]: Access = 676, Miss = 226, Miss_rate = 0.334, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[14]: Access = 726, Miss = 244, Miss_rate = 0.336, Pending_hits = 241, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2910
	L1D_total_cache_miss_rate = 0.3130
	L1D_total_cache_pending_hits = 3868
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1853
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1057
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 346, 120, 120, 120, 120, 120, 135, 135, 135, 135, 135, 135, 473, 135, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 303, 105, 105, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1853
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9032	W0_Idle:88104	W0_Scoreboard:135168	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14824 {8:1853,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 252008 {136:1853,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 36 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 192 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18695 
mrq_lat_table:1190 	52 	104 	128 	52 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2050 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3064 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1398 	452 	18 	0 	0 	0 	0 	2 	9 	35 	924 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069      2107      2857      1547      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      2119      2922      1466      3497      4207      3007      2185      2332      1029      3007      1653      2256      1797      1766      2541      3990 
dram[2]:      1004      4903      4026      3113      2423      2645      2549      5229      2413      4325      2646       925      2077      2109      2132      3872 
dram[3]:      2340      3299      2313      5122      2205      4724      2624      3254      4504      4328      2149       938      1800      1893      2382      2494 
dram[4]:      3407      3916      3119      1643       957      5522      2829      1368      4978      2854      1272      4409      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1511      3829      3516      1241       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  3.666667 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 16.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1531/263 = 5.821293
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         5         3         4         0         0         0         0 
dram[1]:         2         3         5         1         9         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 325
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        409       147       168       182       124       140       158       184       157       177       434       479       636       631       352       326
dram[1]:        112       124       155       126       158       138       125       192       190       123       441       478       586       576       329       478
dram[2]:        146       154       149       177       176       178       125       173       134       190       450       575       626       592       310       340
dram[3]:        188       143       174       175       185       186       142       191       173       132       474       547       607       518       365       331
dram[4]:        144       191       126       158       155       165       153       137       192       152      2338       437       537       606       433       352
dram[5]:        153       197       168       185       177       142       166       144       134       175       491       548       544       609       417       315
maximum mf latency per bank:
dram[0]:        283       277       278       282       253       273       268       286       268       277       283       287       281       291       270       278
dram[1]:        277       252       268       253       257       251       259       289       285       255       287       292       305       316       270       277
dram[2]:        269       259       280       277       269       277       253       281       257       290       288       279       291       282       268       268
dram[3]:        279       264       281       277       273       277       252       278       286       268       277       301       284       308       268       271
dram[4]:        256       283       257       282       277       277       254       276       277       251       277       286       294       301       279       278
dram[5]:        268       279       278       280       277       268       255       277       255       277       277       284       296       302       277       285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24151 n_act=41 n_pre=25 n_req=258 n_rd=404 n_write=56 bw_util=0.03728
n_activity=3797 dram_eff=0.2423
bk0: 18a 24487i bk1: 14a 24531i bk2: 16a 24474i bk3: 10a 24535i bk4: 12a 24564i bk5: 10a 24567i bk6: 10a 24563i bk7: 10a 24564i bk8: 14a 24553i bk9: 12a 24546i bk10: 46a 24495i bk11: 56a 24317i bk12: 54a 24536i bk13: 48a 24472i bk14: 34a 24593i bk15: 40a 24520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.029258
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24153 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03712
n_activity=3493 dram_eff=0.2622
bk0: 10a 24573i bk1: 6a 24616i bk2: 10a 24544i bk3: 2a 24652i bk4: 14a 24508i bk5: 10a 24595i bk6: 10a 24566i bk7: 32a 24245i bk8: 20a 24491i bk9: 14a 24529i bk10: 50a 24402i bk11: 50a 24378i bk12: 64a 24419i bk13: 56a 24382i bk14: 26a 24567i bk15: 28a 24545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0414151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7ff6d84a81f0 :  mf: uid= 95154, sid05:w25, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18693), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24169 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03566
n_activity=3622 dram_eff=0.243
bk0: 8a 24580i bk1: 8a 24602i bk2: 14a 24500i bk3: 16a 24484i bk4: 4a 24620i bk5: 14a 24531i bk6: 6a 24616i bk7: 16a 24461i bk8: 12a 24538i bk9: 32a 24324i bk10: 44a 24503i bk11: 46a 24496i bk12: 56a 24449i bk13: 50a 24462i bk14: 28a 24605i bk15: 32a 24598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0183572
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24172 n_act=46 n_pre=30 n_req=237 n_rd=384 n_write=45 bw_util=0.03477
n_activity=3641 dram_eff=0.2356
bk0: 16a 24471i bk1: 8a 24596i bk2: 10a 24560i bk3: 10a 24543i bk4: 6a 24598i bk5: 6a 24589i bk6: 8a 24612i bk7: 12a 24552i bk8: 20a 24456i bk9: 20a 24483i bk10: 50a 24449i bk11: 50a 24357i bk12: 54a 24521i bk13: 60a 24332i bk14: 30a 24597i bk15: 24a 24595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0261377
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24113 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.0389
n_activity=3906 dram_eff=0.2458
bk0: 14a 24542i bk1: 12a 24473i bk2: 4a 24631i bk3: 16a 24484i bk4: 18a 24478i bk5: 20a 24471i bk6: 10a 24585i bk7: 14a 24510i bk8: 12a 24542i bk9: 10a 24596i bk10: 52a 24435i bk11: 52a 24382i bk12: 58a 24387i bk13: 54a 24376i bk14: 40a 24519i bk15: 38a 24503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0325404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24137 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03809
n_activity=3819 dram_eff=0.2461
bk0: 12a 24568i bk1: 20a 24466i bk2: 20a 24466i bk3: 14a 24527i bk4: 16a 24493i bk5: 10a 24556i bk6: 10a 24578i bk7: 18a 24482i bk8: 14a 24543i bk9: 10a 24558i bk10: 50a 24436i bk11: 44a 24471i bk12: 52a 24507i bk13: 50a 24458i bk14: 34a 24546i bk15: 38a 24523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0281639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268, Miss = 102, Miss_rate = 0.381, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 230, Miss = 100, Miss_rate = 0.435, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 102, Miss_rate = 0.398, Pending_hits = 8, Reservation_fails = 115
L2_cache_bank[3]: Access = 221, Miss = 99, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 196, Miss = 86, Miss_rate = 0.439, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 239, Miss = 107, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 97, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 95, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 584, Miss = 104, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 230, Miss = 108, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 228, Miss = 104, Miss_rate = 0.456, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 219, Miss = 102, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3095
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3897
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10777
icnt_total_pkts_simt_to_mem=4262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.74886
	minimum = 6
	maximum = 43
Network latency average = 7.60478
	minimum = 6
	maximum = 33
Slowest packet = 2933
Flit latency average = 6.63914
	minimum = 6
	maximum = 29
Slowest flit = 7996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0193275
	minimum = 0.00757801 (at node 10)
	maximum = 0.0627043 (at node 23)
Accepted packet rate average = 0.0193275
	minimum = 0.00757801 (at node 10)
	maximum = 0.0627043 (at node 23)
Injected flit rate average = 0.0417864
	minimum = 0.0105498 (at node 10)
	maximum = 0.104903 (at node 23)
Accepted flit rate average= 0.0417864
	minimum = 0.0231798 (at node 22)
	maximum = 0.114859 (at node 23)
Injected packet length average = 2.16202
Accepted packet length average = 2.16202
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91792 (3 samples)
	minimum = 6 (3 samples)
	maximum = 37.3333 (3 samples)
Network latency average = 8.54546 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30.3333 (3 samples)
Flit latency average = 7.40446 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0119651 (3 samples)
	minimum = 0.00614913 (3 samples)
	maximum = 0.0310879 (3 samples)
Accepted packet rate average = 0.0119651 (3 samples)
	minimum = 0.00614913 (3 samples)
	maximum = 0.0310879 (3 samples)
Injected flit rate average = 0.0292877 (3 samples)
	minimum = 0.00713972 (3 samples)
	maximum = 0.0711391 (3 samples)
Accepted flit rate average = 0.0292877 (3 samples)
	minimum = 0.0129052 (3 samples)
	maximum = 0.0675932 (3 samples)
Injected packet size average = 2.44776 (3 samples)
Accepted packet size average = 2.44776 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 212584 (inst/sec)
gpgpu_simulation_rate = 1438 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18696)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(12,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(60,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (376,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(377,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(379,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (385,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(386,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (395,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(396,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (401,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(402,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (416,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(417,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (419,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(420,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (420,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(421,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (423,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(424,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (424,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(425,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (434,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(435,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (438,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(439,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (439,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(440,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (441,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(442,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (442,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(443,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (447,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(448,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (451,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(452,18696)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(63,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (457,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(458,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (461,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(462,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (486,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(487,18696)
GPGPU-Sim uArch: cycles simulated: 19196  inst.: 3104071 (ipc=680.9) sim_rate=221719 (inst/sec) elapsed = 0:0:00:14 / Wed Apr 17 12:23:06 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (507,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(508,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (513,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(514,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (516,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(517,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (521,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (521,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(522,18696)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(522,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (527,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(528,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (529,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(530,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (532,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(533,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (542,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(543,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (545,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(546,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (549,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (549,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(550,18696)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(550,18696)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(110,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (666,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(667,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (689,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(690,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (696,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(697,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (709,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(710,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (755,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(756,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (777,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(778,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (787,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (787,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(788,18696)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(788,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (816,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(817,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (836,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(837,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (857,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(858,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (875,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(876,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (898,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(899,18696)
GPGPU-Sim uArch: cycles simulated: 19696  inst.: 3237207 (ipc=473.6) sim_rate=215813 (inst/sec) elapsed = 0:0:00:15 / Wed Apr 17 12:23:07 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1004,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1005,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1024,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1025,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1118,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1119,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1125,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1126,18696)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(109,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2163,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2164,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2424,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2425,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2493,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2494,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2559,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2560,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2743,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2744,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2875,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2876,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2887,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2888,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2889,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2890,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2970,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2971,18696)
GPGPU-Sim uArch: cycles simulated: 21696  inst.: 3298801 (ipc=178.4) sim_rate=206175 (inst/sec) elapsed = 0:0:00:16 / Wed Apr 17 12:23:08 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3008,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3009,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3049,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3050,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3100,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3101,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3135,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3136,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3144,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(3145,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3248,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3249,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3345,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3346,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3383,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3384,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3413,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3414,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3433,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3434,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3478,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3479,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3563,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3564,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3573,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3574,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3614,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3615,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3632,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3633,18696)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(158,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3812,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3813,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3860,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3861,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3957,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3958,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3990,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3991,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4054,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4055,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4107,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4108,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4115,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4116,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4195,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4196,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4242,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4243,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4266,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4267,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4278,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4279,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4310,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4311,18696)
GPGPU-Sim uArch: cycles simulated: 23196  inst.: 3407357 (ipc=143.1) sim_rate=200432 (inst/sec) elapsed = 0:0:00:17 / Wed Apr 17 12:23:09 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4513,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4514,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4519,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4520,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4566,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4567,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4615,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4616,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4650,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4651,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4685,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4686,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4711,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4712,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4803,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4804,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4815,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4816,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4857,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4858,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4875,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4876,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4905,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4906,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4966,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4967,18696)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5124,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5125,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5126,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5127,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5144,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5145,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5219,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5220,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5244,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5245,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5259,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5260,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5283,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5284,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5324,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5325,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5390,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5391,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5399,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5400,18696)
GPGPU-Sim uArch: cycles simulated: 24196  inst.: 3496161 (ipc=133.2) sim_rate=194231 (inst/sec) elapsed = 0:0:00:18 / Wed Apr 17 12:23:10 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5548,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5549,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5617,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5618,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5627,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5628,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5669,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5670,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5685,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5686,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5702,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5703,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5814,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5815,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5816,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5817,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5820,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5821,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5834,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5835,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5840,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5841,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5862,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5863,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5869,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5870,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5942,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5943,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5948,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5949,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5957,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5958,18696)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(208,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6071,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6072,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6078,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6079,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6115,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6116,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6238,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6239,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6298,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6299,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6505,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6506,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6529,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6530,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6599,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6600,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6677,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6678,18696)
GPGPU-Sim uArch: cycles simulated: 25696  inst.: 3598594 (ipc=119.3) sim_rate=189399 (inst/sec) elapsed = 0:0:00:19 / Wed Apr 17 12:23:11 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7034,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7035,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7075,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7076,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7252,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7253,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7456,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7457,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7573,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7574,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7694,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7695,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7704,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7705,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8139,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8140,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8293,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8294,18696)
GPGPU-Sim uArch: cycles simulated: 27196  inst.: 3639733 (ipc=103.1) sim_rate=181986 (inst/sec) elapsed = 0:0:00:20 / Wed Apr 17 12:23:12 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(231,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8605,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(8606,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8722,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8723,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8855,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(8856,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8926,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8927,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8935,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8936,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8982,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8983,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9344,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9345,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9423,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9424,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9817,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9818,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9939,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9940,18696)
GPGPU-Sim uArch: cycles simulated: 28696  inst.: 3685536 (ipc=92.2) sim_rate=175501 (inst/sec) elapsed = 0:0:00:21 / Wed Apr 17 12:23:13 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10053,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10054,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10277,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10278,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10386,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(10387,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10573,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(10574,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10703,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10704,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10923,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10924,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10995,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(10996,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (11224,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(11225,18696)
GPGPU-Sim uArch: cycles simulated: 30196  inst.: 3727062 (ipc=83.8) sim_rate=169411 (inst/sec) elapsed = 0:0:00:22 / Wed Apr 17 12:23:14 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (11529,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(11530,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11545,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11546,18696)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(155,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (11874,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(11875,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12044,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12045,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12075,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12076,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12152,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12153,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12203,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12356,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12358,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12482,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12502,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12569,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12706,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12804,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12842,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12864,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12944,18696), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 31696  inst.: 3768120 (ipc=77.3) sim_rate=163831 (inst/sec) elapsed = 0:0:00:23 / Wed Apr 17 12:23:15 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13070,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13195,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13604,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13713,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13744,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13801,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13805,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13854,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13886,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13908,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14162,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14165,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14256,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14342,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14346,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14411,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14660,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14764,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14793,18696), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 33696  inst.: 3791834 (ipc=68.5) sim_rate=157993 (inst/sec) elapsed = 0:0:00:24 / Wed Apr 17 12:23:16 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15041,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15098,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15111,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15156,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15393,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15484,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15588,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15653,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15695,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15754,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15786,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15825,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16028,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16033,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16128,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16718,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16786,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16838,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16910,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16996,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17085,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17136,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17220,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17261,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17350,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17383,18696), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 36196  inst.: 3820197 (ipc=60.4) sim_rate=152807 (inst/sec) elapsed = 0:0:00:25 / Wed Apr 17 12:23:17 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17509,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17722,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17842,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17993,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18190,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18229,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18264,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18422,18696), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(243,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18575,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18725,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18727,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18733,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18768,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18818,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18880,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19092,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19183,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19330,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19353,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19647,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19709,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19832,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19937,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20004,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20010,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20120,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20123,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20153,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20314,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20432,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20490,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20871,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (21040,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 40196  inst.: 3841926 (ipc=50.2) sim_rate=147766 (inst/sec) elapsed = 0:0:00:26 / Wed Apr 17 12:23:18 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21699,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 21700
gpu_sim_insn = 1078378
gpu_ipc =      49.6948
gpu_tot_sim_cycle = 40396
gpu_tot_sim_insn = 3841976
gpu_tot_ipc =      95.1078
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2978
gpu_stall_icnt2sh    = 9391
gpu_total_sim_rate=147768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 150502
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 3767, Miss = 1710, Miss_rate = 0.454, Pending_hits = 354, Reservation_fails = 7376
	L1D_cache_core[1]: Access = 3407, Miss = 1553, Miss_rate = 0.456, Pending_hits = 333, Reservation_fails = 7404
	L1D_cache_core[2]: Access = 3671, Miss = 1662, Miss_rate = 0.453, Pending_hits = 331, Reservation_fails = 7730
	L1D_cache_core[3]: Access = 2995, Miss = 1340, Miss_rate = 0.447, Pending_hits = 346, Reservation_fails = 7056
	L1D_cache_core[4]: Access = 3600, Miss = 1635, Miss_rate = 0.454, Pending_hits = 405, Reservation_fails = 8217
	L1D_cache_core[5]: Access = 3766, Miss = 1711, Miss_rate = 0.454, Pending_hits = 387, Reservation_fails = 8910
	L1D_cache_core[6]: Access = 3610, Miss = 1630, Miss_rate = 0.452, Pending_hits = 354, Reservation_fails = 8487
	L1D_cache_core[7]: Access = 3507, Miss = 1620, Miss_rate = 0.462, Pending_hits = 336, Reservation_fails = 8751
	L1D_cache_core[8]: Access = 3153, Miss = 1422, Miss_rate = 0.451, Pending_hits = 365, Reservation_fails = 5192
	L1D_cache_core[9]: Access = 3752, Miss = 1694, Miss_rate = 0.451, Pending_hits = 375, Reservation_fails = 9113
	L1D_cache_core[10]: Access = 4294, Miss = 1972, Miss_rate = 0.459, Pending_hits = 354, Reservation_fails = 9762
	L1D_cache_core[11]: Access = 3472, Miss = 1569, Miss_rate = 0.452, Pending_hits = 388, Reservation_fails = 8313
	L1D_cache_core[12]: Access = 3420, Miss = 1559, Miss_rate = 0.456, Pending_hits = 354, Reservation_fails = 8760
	L1D_cache_core[13]: Access = 3631, Miss = 1645, Miss_rate = 0.453, Pending_hits = 323, Reservation_fails = 7430
	L1D_cache_core[14]: Access = 3246, Miss = 1469, Miss_rate = 0.453, Pending_hits = 335, Reservation_fails = 4984
	L1D_total_cache_accesses = 53291
	L1D_total_cache_misses = 24191
	L1D_total_cache_miss_rate = 0.4539
	L1D_total_cache_pending_hits = 5340
	L1D_total_cache_reservation_fails = 117485
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 27306
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53985
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26826
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63500
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 149510
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
279, 335, 645, 673, 363, 363, 165, 464, 195, 195, 195, 195, 488, 692, 776, 195, 195, 393, 337, 608, 195, 449, 686, 195, 335, 165, 447, 307, 363, 615, 165, 165, 322, 135, 417, 135, 305, 727, 333, 135, 165, 279, 701, 464, 307, 684, 391, 645, 
gpgpu_n_tot_thrd_icount = 8540320
gpgpu_n_tot_w_icount = 266885
gpgpu_n_stall_shd_mem = 126461
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8567
gpgpu_n_mem_write_global = 16695
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293086
gpgpu_n_store_insn = 18158
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537895
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123050
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:200121	W0_Idle:113336	W0_Scoreboard:348946	W1:115391	W2:22773	W3:4505	W4:1114	W5:125	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68536 {8:8567,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 667896 {40:16694,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1165112 {136:8567,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133560 {8:16695,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 770 
averagemflatency = 307 
max_icnt2mem_latency = 620 
max_icnt2sh_latency = 40395 
mrq_lat_table:5055 	148 	268 	628 	448 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7947 	16057 	1273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6302 	845 	1158 	3299 	9893 	3827 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4801 	3087 	684 	10 	0 	0 	0 	2 	9 	35 	924 	10465 	5260 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        18        16        26        18        23        28        28        27        20        22        27        24        17        17 
dram[1]:        12        10        25        20        22        16        23        18        18        20        20        22        25        23        16        11 
dram[2]:        12        24        24        16        20        18        22        16        22        18        20        22        22        22        14        16 
dram[3]:        18        10        16        18        18        22        24        17        26        18        20        22        27        20        15        12 
dram[4]:        14        14        14        18        16        16        18        15        24        26        22        22        22        23        12        15 
dram[5]:         8        10        12        20        20        22        23        18        18        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2156      3651      5929      6556      3434      3559      3499      5690      6217      4052      4257      6308      4450      4320      2490      5361 
dram[1]:      2673      3297      4616      3694      4207      3922      4033      3702      3948      3932      4820      3029      2626      5428      5463      4851 
dram[2]:      2164      7416      4026      3113      5327      5515      3994      5229      3883      4325      3746      3747      3499      3507      2934      5357 
dram[3]:      2340      3299      4353      5122      3164      4724      4513      5380      4504      4328      4581      5463      3293      1893      2466      2712 
dram[4]:      3407      5579      3119      3183      3511      5522      3348      3935      4978      3728      4093      4409      2691      2849      3278      2844 
dram[5]:      2985      2483      3723      3738      4657      3322      3707      4290      4271      3516      3206      4440      2963      1868      5858      3422 
average row accesses per activate:
dram[0]:  6.090909  4.600000  4.588235  3.148148  3.761905  4.200000  3.400000  3.952381  4.368421  4.150000  4.272727  3.105263  6.285714  4.888889  3.545455  4.181818 
dram[1]:  4.500000  4.187500  9.500000  4.875000  5.000000  4.421052  4.473684  3.137931  3.481482  3.952381  4.066667  3.000000  5.428571  5.285714  6.142857  3.833333 
dram[2]:  4.647059  5.230769  3.800000  3.863636  3.304348  3.727273  2.964286  3.583333  3.833333  3.461539  4.833333  3.857143  3.461539  4.363636  5.375000  6.000000 
dram[3]:  3.900000  4.666667  3.652174  3.818182  8.625000  3.480000  5.714286  2.903226  4.181818  3.290323  3.933333  4.230769  5.285714  3.142857  4.500000  5.857143 
dram[4]:  5.285714  3.541667  5.230769  3.240000  3.500000  4.000000  3.480000  4.529412  3.241379  4.136364  4.400000  4.230769  3.214286  2.933333  4.555555  4.500000 
dram[5]:  4.411765  3.789474  3.307692  3.761905  3.947368  3.909091  3.840000  3.739130  3.133333  2.361111  4.571429  4.800000  4.333333  3.818182  5.375000  3.142857 
average row locality = 6622/1672 = 3.960526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        39        48        55        50        54        54        55        55        53        38        51        44        44        39        46 
dram[1]:        41        39        43        47        57        53        51        61        61        55        49        50        38        37        43        46 
dram[2]:        46        37        48        53        46        53        51        57        58        59        46        47        45        47        43        42 
dram[3]:        46        40        53        53        38        54        51        57        61        69        48        46        37        44        45        41 
dram[4]:        43        54        39        52        55        47        58        47        63        60        55        45        45        44        41        36 
dram[5]:        45        46        53        50        46        54        65        55        63        57        53        41        39        42        43        44 
total reads: 4676
bank skew: 69/36 = 1.92
chip skew: 796/764 = 1.04
number of total write accesses:
dram[0]:        28        30        30        30        29        30        31        28        28        30         9         8         0         0         0         0 
dram[1]:        31        28        33        31        33        31        34        30        33        28        12        10         0         0         0         0 
dram[2]:        33        31        28        32        30        29        32        29        34        31        12         7         0         1         0         0 
dram[3]:        32        30        31        31        31        33        29        33        31        33        11         9         0         0         0         0 
dram[4]:        31        31        29        29        29        29        29        30        31        31        11        10         0         0         0         0 
dram[5]:        30        26        33        29        29        32        31        31        31        28        11         7         0         0         0         0 
total reads: 1946
min_bank_accesses = 0!
chip skew: 334/311 = 1.07
average mf latency per bank:
dram[0]:        478       445       467       461       492       475       444       499       571       574      1705      1780      2812      2851      2612      2086
dram[1]:        430       431       448       398       444       419       463       414       514       570      1478      1676      3704      3190      2094      2198
dram[2]:        514       484       497       447       418       425       524       480       512       514      1686      1639      2835      2850      2065      2501
dram[3]:        456       447       498       430       414       437       473       450       531       491      1456      1759      3326      2615      2177      2187
dram[4]:        555       440       545       497       543       440       559       522       586       517     25246      1631      3248      2669      2931      2683
dram[5]:        423       426       427       439       441       412       609       479       539       515      1449      1954      2866      3078      2423      2182
maximum mf latency per bank:
dram[0]:        628       602       707       720       604       671       606       617       599       649       609       668       724       521       627       608
dram[1]:        668       631       687       679       699       675       680       701       727       651       647       544       602       581       619       678
dram[2]:        663       703       583       631       606       662       595       754       647       581       580       725       639       639       647       671
dram[3]:        585       597       730       666       667       661       719       653       698       641       624       604       539       643       654       636
dram[4]:        699       566       745       589       632       632       704       685       667       725       770       625       733       600       628       560
dram[5]:        669       617       664       572       620       619       712       680       671       644       600       764       618       609       646       669

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53320 n_nop=50969 n_act=264 n_pre=248 n_req=1075 n_rd=1528 n_write=311 bw_util=0.06898
n_activity=15664 dram_eff=0.2348
bk0: 78a 52483i bk1: 78a 52430i bk2: 96a 52320i bk3: 110a 51974i bk4: 100a 52021i bk5: 108a 51988i bk6: 108a 51930i bk7: 110a 52093i bk8: 110a 52127i bk9: 106a 52114i bk10: 76a 52626i bk11: 102a 52382i bk12: 88a 52893i bk13: 88a 52788i bk14: 78a 52859i bk15: 92a 52778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0903226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53320 n_nop=50946 n_act=257 n_pre=241 n_req=1105 n_rd=1542 n_write=334 bw_util=0.07037
n_activity=15841 dram_eff=0.2369
bk0: 82a 52347i bk1: 78a 52320i bk2: 86a 52472i bk3: 94a 52269i bk4: 114a 52147i bk5: 106a 52106i bk6: 102a 52113i bk7: 122a 51784i bk8: 122a 51840i bk9: 110a 52115i bk10: 98a 52466i bk11: 100a 52307i bk12: 76a 52911i bk13: 74a 52870i bk14: 86a 52934i bk15: 92a 52779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0845461
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53320 n_nop=50883 n_act=284 n_pre=268 n_req=1107 n_rd=1556 n_write=329 bw_util=0.07071
n_activity=16157 dram_eff=0.2333
bk0: 92a 52241i bk1: 74a 52475i bk2: 96a 52166i bk3: 106a 51983i bk4: 92a 51891i bk5: 106a 51977i bk6: 102a 51875i bk7: 114a 51908i bk8: 116a 51802i bk9: 118a 51928i bk10: 92a 52549i bk11: 94a 52620i bk12: 90a 52770i bk13: 94a 52739i bk14: 86a 52879i bk15: 84a 53000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0832146
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53320 n_nop=50882 n_act=277 n_pre=261 n_req=1117 n_rd=1566 n_write=334 bw_util=0.07127
n_activity=16328 dram_eff=0.2327
bk0: 92a 52131i bk1: 80a 52378i bk2: 106a 52015i bk3: 106a 51953i bk4: 76a 52292i bk5: 108a 51929i bk6: 102a 52264i bk7: 114a 51722i bk8: 122a 51985i bk9: 138a 51677i bk10: 96a 52463i bk11: 92a 52479i bk12: 74a 52880i bk13: 88a 52679i bk14: 90a 52833i bk15: 82a 52955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0981245
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53320 n_nop=50876 n_act=286 n_pre=270 n_req=1104 n_rd=1568 n_write=320 bw_util=0.07082
n_activity=16533 dram_eff=0.2284
bk0: 86a 52397i bk1: 108a 52089i bk2: 78a 52356i bk3: 104a 51929i bk4: 110a 51966i bk5: 94a 52191i bk6: 116a 52038i bk7: 94a 52233i bk8: 126a 51887i bk9: 120a 51988i bk10: 110a 52471i bk11: 90a 52604i bk12: 90a 52717i bk13: 88a 52613i bk14: 82a 52914i bk15: 72a 52936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.078976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53320 n_nop=50818 n_act=304 n_pre=288 n_req=1114 n_rd=1592 n_write=318 bw_util=0.07164
n_activity=16491 dram_eff=0.2316
bk0: 90a 52357i bk1: 92a 52219i bk2: 106a 52041i bk3: 100a 52097i bk4: 92a 52198i bk5: 108a 52004i bk6: 130a 51825i bk7: 110a 52013i bk8: 126a 51827i bk9: 114a 51771i bk10: 106a 52479i bk11: 82a 52651i bk12: 78a 52849i bk13: 84a 52772i bk14: 86a 52918i bk15: 88a 52754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0954051

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1742, Miss = 367, Miss_rate = 0.211, Pending_hits = 8, Reservation_fails = 227
L2_cache_bank[1]: Access = 1791, Miss = 397, Miss_rate = 0.222, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1763, Miss = 383, Miss_rate = 0.217, Pending_hits = 18, Reservation_fails = 115
L2_cache_bank[3]: Access = 1685, Miss = 388, Miss_rate = 0.230, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1736, Miss = 383, Miss_rate = 0.221, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 1769, Miss = 395, Miss_rate = 0.223, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1701, Miss = 379, Miss_rate = 0.223, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1688, Miss = 404, Miss_rate = 0.239, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6246, Miss = 399, Miss_rate = 0.064, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1739, Miss = 385, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 1770, Miss = 407, Miss_rate = 0.230, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 1707, Miss = 389, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25337
L2_total_cache_misses = 4676
L2_total_cache_miss_rate = 0.1846
L2_total_cache_pending_hits = 68
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2768
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1903
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=59875
icnt_total_pkts_simt_to_mem=42035
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.2073
	minimum = 6
	maximum = 459
Network latency average = 32.3876
	minimum = 6
	maximum = 339
Slowest packet = 10122
Flit latency average = 27.969
	minimum = 6
	maximum = 338
Slowest flit = 71063
Fragmentation average = 0.00723856
	minimum = 0
	maximum = 112
Injected packet rate average = 0.0759242
	minimum = 0.0547926 (at node 3)
	maximum = 0.260922 (at node 23)
Accepted packet rate average = 0.0759242
	minimum = 0.0547926 (at node 3)
	maximum = 0.260922 (at node 23)
Injected flit rate average = 0.148269
	minimum = 0.0927189 (at node 3)
	maximum = 0.362673 (at node 23)
Accepted flit rate average= 0.148269
	minimum = 0.109309 (at node 18)
	maximum = 0.496406 (at node 23)
Injected packet length average = 1.95286
Accepted packet length average = 1.95286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7403 (4 samples)
	minimum = 6 (4 samples)
	maximum = 142.75 (4 samples)
Network latency average = 14.506 (4 samples)
	minimum = 6 (4 samples)
	maximum = 107.5 (4 samples)
Flit latency average = 12.5456 (4 samples)
	minimum = 6 (4 samples)
	maximum = 104.5 (4 samples)
Fragmentation average = 0.00180964 (4 samples)
	minimum = 0 (4 samples)
	maximum = 28 (4 samples)
Injected packet rate average = 0.0279549 (4 samples)
	minimum = 0.01831 (4 samples)
	maximum = 0.0885463 (4 samples)
Accepted packet rate average = 0.0279549 (4 samples)
	minimum = 0.01831 (4 samples)
	maximum = 0.0885463 (4 samples)
Injected flit rate average = 0.0590331 (4 samples)
	minimum = 0.0285345 (4 samples)
	maximum = 0.144023 (4 samples)
Accepted flit rate average = 0.0590331 (4 samples)
	minimum = 0.0370061 (4 samples)
	maximum = 0.174796 (4 samples)
Injected packet size average = 2.11173 (4 samples)
Accepted packet size average = 2.11173 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 147768 (inst/sec)
gpgpu_simulation_rate = 1553 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40396)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,40396)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,40396)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,40396)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,40396)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,40396)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,40396)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(26,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(43,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 40896  inst.: 4131666 (ipc=579.4) sim_rate=153024 (inst/sec) elapsed = 0:0:00:27 / Wed Apr 17 12:23:19 2019
GPGPU-Sim uArch: cycles simulated: 42396  inst.: 4160400 (ipc=159.2) sim_rate=148585 (inst/sec) elapsed = 0:0:00:28 / Wed Apr 17 12:23:20 2019
GPGPU-Sim uArch: cycles simulated: 43396  inst.: 4174122 (ipc=110.7) sim_rate=143935 (inst/sec) elapsed = 0:0:00:29 / Wed Apr 17 12:23:21 2019
GPGPU-Sim uArch: cycles simulated: 44896  inst.: 4193032 (ipc=78.0) sim_rate=139767 (inst/sec) elapsed = 0:0:00:30 / Wed Apr 17 12:23:22 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(34,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 46896  inst.: 4221537 (ipc=58.4) sim_rate=136178 (inst/sec) elapsed = 0:0:00:31 / Wed Apr 17 12:23:23 2019
GPGPU-Sim uArch: cycles simulated: 48396  inst.: 4243008 (ipc=50.1) sim_rate=132594 (inst/sec) elapsed = 0:0:00:32 / Wed Apr 17 12:23:24 2019
GPGPU-Sim uArch: cycles simulated: 49896  inst.: 4263716 (ipc=44.4) sim_rate=129203 (inst/sec) elapsed = 0:0:00:33 / Wed Apr 17 12:23:25 2019
GPGPU-Sim uArch: cycles simulated: 51396  inst.: 4284371 (ipc=40.2) sim_rate=126010 (inst/sec) elapsed = 0:0:00:34 / Wed Apr 17 12:23:26 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11550,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11551,40396)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11699,40396), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11700,40396)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11897,40396), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11898,40396)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(33,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12061,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12062,40396)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12147,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12148,40396)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12238,40396), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12239,40396)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12406,40396), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12407,40396)
GPGPU-Sim uArch: cycles simulated: 52896  inst.: 4311919 (ipc=37.6) sim_rate=123197 (inst/sec) elapsed = 0:0:00:35 / Wed Apr 17 12:23:27 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13423,40396), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13424,40396)
GPGPU-Sim uArch: cycles simulated: 54396  inst.: 4337108 (ipc=35.4) sim_rate=120475 (inst/sec) elapsed = 0:0:00:36 / Wed Apr 17 12:23:28 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14007,40396), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14008,40396)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14222,40396), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14223,40396)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14425,40396), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14426,40396)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14699,40396), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14700,40396)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14806,40396), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14807,40396)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15418,40396), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15419,40396)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15464,40396), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15465,40396)
GPGPU-Sim uArch: cycles simulated: 55896  inst.: 4371625 (ipc=34.2) sim_rate=118152 (inst/sec) elapsed = 0:0:00:37 / Wed Apr 17 12:23:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16157,40396), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16158,40396)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16467,40396), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16468,40396)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(74,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16711,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16712,40396)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16823,40396), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16824,40396)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16935,40396), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16936,40396)
GPGPU-Sim uArch: cycles simulated: 57396  inst.: 4405683 (ipc=33.2) sim_rate=115939 (inst/sec) elapsed = 0:0:00:38 / Wed Apr 17 12:23:30 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17104,40396), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17105,40396)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17218,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17219,40396)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17303,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17304,40396)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17898,40396), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17899,40396)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18056,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18057,40396)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18068,40396), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18069,40396)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18372,40396), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18373,40396)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18407,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18408,40396)
GPGPU-Sim uArch: cycles simulated: 58896  inst.: 4441215 (ipc=32.4) sim_rate=113877 (inst/sec) elapsed = 0:0:00:39 / Wed Apr 17 12:23:31 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18714,40396), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18715,40396)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18764,40396), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18765,40396)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19336,40396), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19337,40396)
GPGPU-Sim uArch: cycles simulated: 60396  inst.: 4475285 (ipc=31.7) sim_rate=111882 (inst/sec) elapsed = 0:0:00:40 / Wed Apr 17 12:23:32 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20270,40396), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20271,40396)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(43,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21108,40396), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21109,40396)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21129,40396), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21130,40396)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21392,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21393,40396)
GPGPU-Sim uArch: cycles simulated: 61896  inst.: 4505256 (ipc=30.9) sim_rate=109884 (inst/sec) elapsed = 0:0:00:41 / Wed Apr 17 12:23:33 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21746,40396), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(21747,40396)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22512,40396), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22513,40396)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22863,40396), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22864,40396)
GPGPU-Sim uArch: cycles simulated: 63396  inst.: 4537753 (ipc=30.3) sim_rate=108041 (inst/sec) elapsed = 0:0:00:42 / Wed Apr 17 12:23:34 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23682,40396), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23683,40396)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24090,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(24091,40396)
GPGPU-Sim uArch: cycles simulated: 64896  inst.: 4566634 (ipc=29.6) sim_rate=106200 (inst/sec) elapsed = 0:0:00:43 / Wed Apr 17 12:23:35 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(106,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25478,40396), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(25479,40396)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25874,40396), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25875,40396)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26274,40396), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(26275,40396)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26463,40396), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26464,40396)
GPGPU-Sim uArch: cycles simulated: 66896  inst.: 4610811 (ipc=29.0) sim_rate=104791 (inst/sec) elapsed = 0:0:00:44 / Wed Apr 17 12:23:36 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (26543,40396), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(26544,40396)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (26864,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(26865,40396)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (27040,40396), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(27041,40396)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (27128,40396), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(27129,40396)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27430,40396), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(27431,40396)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27607,40396), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(27608,40396)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (27679,40396), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(27680,40396)
GPGPU-Sim uArch: cycles simulated: 68396  inst.: 4653084 (ipc=29.0) sim_rate=103401 (inst/sec) elapsed = 0:0:00:45 / Wed Apr 17 12:23:37 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28011,40396), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28012,40396)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(96,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 69896  inst.: 4686510 (ipc=28.6) sim_rate=101880 (inst/sec) elapsed = 0:0:00:46 / Wed Apr 17 12:23:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29703,40396), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(29704,40396)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (29986,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(29987,40396)
GPGPU-Sim uArch: cycles simulated: 71396  inst.: 4725702 (ipc=28.5) sim_rate=100546 (inst/sec) elapsed = 0:0:00:47 / Wed Apr 17 12:23:39 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (31044,40396), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(31045,40396)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (31099,40396), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(31100,40396)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (31139,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(31140,40396)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (31409,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(31410,40396)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31599,40396), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(31600,40396)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32153,40396), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(32154,40396)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32163,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(32164,40396)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(105,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 72896  inst.: 4773142 (ipc=28.7) sim_rate=99440 (inst/sec) elapsed = 0:0:00:48 / Wed Apr 17 12:23:40 2019
GPGPU-Sim uArch: cycles simulated: 74396  inst.: 4806401 (ipc=28.4) sim_rate=98089 (inst/sec) elapsed = 0:0:00:49 / Wed Apr 17 12:23:41 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (35088,40396), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(35089,40396)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (35619,40396), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(35620,40396)
GPGPU-Sim uArch: cycles simulated: 76396  inst.: 4853985 (ipc=28.1) sim_rate=97079 (inst/sec) elapsed = 0:0:00:50 / Wed Apr 17 12:23:42 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(148,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (37004,40396), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(37005,40396)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (37251,40396), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(37252,40396)
GPGPU-Sim uArch: cycles simulated: 77896  inst.: 4891612 (ipc=28.0) sim_rate=95913 (inst/sec) elapsed = 0:0:00:51 / Wed Apr 17 12:23:43 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37989,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37990,40396)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (38031,40396), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(38032,40396)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38946,40396), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(38947,40396)
GPGPU-Sim uArch: cycles simulated: 79396  inst.: 4927306 (ipc=27.8) sim_rate=94755 (inst/sec) elapsed = 0:0:00:52 / Wed Apr 17 12:23:44 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39931,40396), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(39932,40396)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(144,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40866,40396), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(40867,40396)
GPGPU-Sim uArch: cycles simulated: 81396  inst.: 4975749 (ipc=27.7) sim_rate=93882 (inst/sec) elapsed = 0:0:00:53 / Wed Apr 17 12:23:45 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (41670,40396), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(41671,40396)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41831,40396), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(41832,40396)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (42082,40396), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(42083,40396)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (42239,40396), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(42240,40396)
GPGPU-Sim uArch: cycles simulated: 82896  inst.: 5018373 (ipc=27.7) sim_rate=92932 (inst/sec) elapsed = 0:0:00:54 / Wed Apr 17 12:23:46 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (43464,40396), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(43465,40396)
GPGPU-Sim uArch: cycles simulated: 84396  inst.: 5052932 (ipc=27.5) sim_rate=91871 (inst/sec) elapsed = 0:0:00:55 / Wed Apr 17 12:23:47 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(75,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (44719,40396), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(44720,40396)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (45630,40396), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(45631,40396)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (45729,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(45730,40396)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (45984,40396), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(45985,40396)
GPGPU-Sim uArch: cycles simulated: 86396  inst.: 5099453 (ipc=27.3) sim_rate=91061 (inst/sec) elapsed = 0:0:00:56 / Wed Apr 17 12:23:48 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (47023,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(47024,40396)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (47378,40396), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(47379,40396)
GPGPU-Sim uArch: cycles simulated: 87896  inst.: 5140504 (ipc=27.3) sim_rate=90184 (inst/sec) elapsed = 0:0:00:57 / Wed Apr 17 12:23:49 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (47790,40396), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(47791,40396)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(75,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (48114,40396), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(48115,40396)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48343,40396), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(48344,40396)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (48760,40396), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(48761,40396)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48952,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(48953,40396)
GPGPU-Sim uArch: cycles simulated: 89396  inst.: 5180215 (ipc=27.3) sim_rate=89314 (inst/sec) elapsed = 0:0:00:58 / Wed Apr 17 12:23:50 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (49316,40396), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(49317,40396)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (49344,40396), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(49345,40396)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (49994,40396), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(49995,40396)
GPGPU-Sim uArch: cycles simulated: 90896  inst.: 5220549 (ipc=27.3) sim_rate=88483 (inst/sec) elapsed = 0:0:00:59 / Wed Apr 17 12:23:51 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (50831,40396), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(50832,40396)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (51493,40396), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(51494,40396)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(157,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 92396  inst.: 5255755 (ipc=27.2) sim_rate=87595 (inst/sec) elapsed = 0:0:01:00 / Wed Apr 17 12:23:52 2019
GPGPU-Sim uArch: cycles simulated: 94396  inst.: 5297137 (ipc=26.9) sim_rate=86838 (inst/sec) elapsed = 0:0:01:01 / Wed Apr 17 12:23:53 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (54108,40396), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(54109,40396)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55418,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(55419,40396)
GPGPU-Sim uArch: cycles simulated: 95896  inst.: 5331739 (ipc=26.8) sim_rate=85995 (inst/sec) elapsed = 0:0:01:02 / Wed Apr 17 12:23:54 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(148,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 97396  inst.: 5364726 (ipc=26.7) sim_rate=85154 (inst/sec) elapsed = 0:0:01:03 / Wed Apr 17 12:23:55 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (57099,40396), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(57100,40396)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57419,40396), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(57420,40396)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58033,40396), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(58034,40396)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (58309,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(58310,40396)
GPGPU-Sim uArch: cycles simulated: 98896  inst.: 5403565 (ipc=26.7) sim_rate=84430 (inst/sec) elapsed = 0:0:01:04 / Wed Apr 17 12:23:56 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (58754,40396), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(58755,40396)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(170,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 100396  inst.: 5447007 (ipc=26.8) sim_rate=83800 (inst/sec) elapsed = 0:0:01:05 / Wed Apr 17 12:23:57 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (60051,40396), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(60052,40396)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (60904,40396), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(60905,40396)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (61561,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(61562,40396)
GPGPU-Sim uArch: cycles simulated: 102396  inst.: 5493802 (ipc=26.6) sim_rate=83239 (inst/sec) elapsed = 0:0:01:06 / Wed Apr 17 12:23:58 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (62075,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(62076,40396)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (62173,40396), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(62174,40396)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (62315,40396), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(62316,40396)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(192,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63371,40396), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(63372,40396)
GPGPU-Sim uArch: cycles simulated: 103896  inst.: 5536908 (ipc=26.7) sim_rate=82640 (inst/sec) elapsed = 0:0:01:07 / Wed Apr 17 12:23:59 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (64026,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(64027,40396)
GPGPU-Sim uArch: cycles simulated: 105396  inst.: 5570347 (ipc=26.6) sim_rate=81916 (inst/sec) elapsed = 0:0:01:08 / Wed Apr 17 12:24:00 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65477,40396), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(65478,40396)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (66046,40396), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(66047,40396)
GPGPU-Sim uArch: cycles simulated: 106896  inst.: 5603606 (ipc=26.5) sim_rate=81211 (inst/sec) elapsed = 0:0:01:09 / Wed Apr 17 12:24:01 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (67004,40396), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(67005,40396)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (67160,40396), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(67161,40396)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(197,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (67830,40396), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(67831,40396)
GPGPU-Sim uArch: cycles simulated: 108896  inst.: 5657841 (ipc=26.5) sim_rate=80826 (inst/sec) elapsed = 0:0:01:10 / Wed Apr 17 12:24:02 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69448,40396), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(69449,40396)
GPGPU-Sim uArch: cycles simulated: 110396  inst.: 5696361 (ipc=26.5) sim_rate=80230 (inst/sec) elapsed = 0:0:01:11 / Wed Apr 17 12:24:03 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (70408,40396), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(70409,40396)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(153,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (71473,40396), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(71474,40396)
GPGPU-Sim uArch: cycles simulated: 111896  inst.: 5734864 (ipc=26.5) sim_rate=79650 (inst/sec) elapsed = 0:0:01:12 / Wed Apr 17 12:24:04 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (71908,40396), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(71909,40396)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (72728,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(72729,40396)
GPGPU-Sim uArch: cycles simulated: 113396  inst.: 5771902 (ipc=26.4) sim_rate=79067 (inst/sec) elapsed = 0:0:01:13 / Wed Apr 17 12:24:05 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (73039,40396), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(73040,40396)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (73311,40396), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(73312,40396)
GPGPU-Sim uArch: cycles simulated: 114896  inst.: 5812842 (ipc=26.5) sim_rate=78551 (inst/sec) elapsed = 0:0:01:14 / Wed Apr 17 12:24:06 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (74585,40396), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(74586,40396)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(208,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 116896  inst.: 5859027 (ipc=26.4) sim_rate=78120 (inst/sec) elapsed = 0:0:01:15 / Wed Apr 17 12:24:07 2019
GPGPU-Sim uArch: cycles simulated: 118396  inst.: 5895556 (ipc=26.3) sim_rate=77573 (inst/sec) elapsed = 0:0:01:16 / Wed Apr 17 12:24:08 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (78075,40396), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(78076,40396)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (78108,40396), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(78109,40396)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(137,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (79620,40396), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(79621,40396)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (79744,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(79745,40396)
GPGPU-Sim uArch: cycles simulated: 120396  inst.: 5953853 (ipc=26.4) sim_rate=77322 (inst/sec) elapsed = 0:0:01:17 / Wed Apr 17 12:24:09 2019
GPGPU-Sim uArch: cycles simulated: 121896  inst.: 5996540 (ipc=26.4) sim_rate=76878 (inst/sec) elapsed = 0:0:01:18 / Wed Apr 17 12:24:10 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (81600,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(81601,40396)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(156,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (82270,40396), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(82271,40396)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (82885,40396), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(82886,40396)
GPGPU-Sim uArch: cycles simulated: 123396  inst.: 6033544 (ipc=26.4) sim_rate=76373 (inst/sec) elapsed = 0:0:01:19 / Wed Apr 17 12:24:11 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (83222,40396), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(83223,40396)
GPGPU-Sim uArch: cycles simulated: 124896  inst.: 6077022 (ipc=26.5) sim_rate=75962 (inst/sec) elapsed = 0:0:01:20 / Wed Apr 17 12:24:12 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (85542,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(85543,40396)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(217,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (85841,40396), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(85842,40396)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (86178,40396), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(86179,40396)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (86263,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(86264,40396)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (86396,40396), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(86397,40396)
GPGPU-Sim uArch: cycles simulated: 126896  inst.: 6133893 (ipc=26.5) sim_rate=75727 (inst/sec) elapsed = 0:0:01:21 / Wed Apr 17 12:24:13 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (87060,40396), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(87061,40396)
GPGPU-Sim uArch: cycles simulated: 128396  inst.: 6178195 (ipc=26.5) sim_rate=75343 (inst/sec) elapsed = 0:0:01:22 / Wed Apr 17 12:24:14 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (88160,40396), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(88161,40396)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(147,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 129896  inst.: 6220780 (ipc=26.6) sim_rate=74949 (inst/sec) elapsed = 0:0:01:23 / Wed Apr 17 12:24:15 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (90064,40396), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(90065,40396)
GPGPU-Sim uArch: cycles simulated: 131396  inst.: 6259595 (ipc=26.6) sim_rate=74518 (inst/sec) elapsed = 0:0:01:24 / Wed Apr 17 12:24:16 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (92074,40396), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(92075,40396)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(154,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (92475,40396), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(92476,40396)
GPGPU-Sim uArch: cycles simulated: 132896  inst.: 6302377 (ipc=26.6) sim_rate=74145 (inst/sec) elapsed = 0:0:01:25 / Wed Apr 17 12:24:17 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (93666,40396), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(93667,40396)
GPGPU-Sim uArch: cycles simulated: 134896  inst.: 6360140 (ipc=26.6) sim_rate=73955 (inst/sec) elapsed = 0:0:01:26 / Wed Apr 17 12:24:18 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (94592,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(94593,40396)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (94873,40396), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(94874,40396)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (95290,40396), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(95291,40396)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(153,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 136396  inst.: 6409020 (ipc=26.7) sim_rate=73666 (inst/sec) elapsed = 0:0:01:27 / Wed Apr 17 12:24:19 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (96905,40396), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(96906,40396)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (97437,40396), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(97438,40396)
GPGPU-Sim uArch: cycles simulated: 137896  inst.: 6456004 (ipc=26.8) sim_rate=73363 (inst/sec) elapsed = 0:0:01:28 / Wed Apr 17 12:24:20 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (97841,40396), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(97842,40396)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(231,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (98607,40396), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(98608,40396)
GPGPU-Sim uArch: cycles simulated: 139396  inst.: 6497792 (ipc=26.8) sim_rate=73008 (inst/sec) elapsed = 0:0:01:29 / Wed Apr 17 12:24:21 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (99346,40396), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(99347,40396)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (100378,40396), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(100379,40396)
GPGPU-Sim uArch: cycles simulated: 140896  inst.: 6541277 (ipc=26.9) sim_rate=72680 (inst/sec) elapsed = 0:0:01:30 / Wed Apr 17 12:24:22 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (100794,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(100795,40396)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (101246,40396), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(101247,40396)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(237,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 142396  inst.: 6593717 (ipc=27.0) sim_rate=72458 (inst/sec) elapsed = 0:0:01:31 / Wed Apr 17 12:24:23 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (102047,40396), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(102048,40396)
GPGPU-Sim uArch: cycles simulated: 143896  inst.: 6635483 (ipc=27.0) sim_rate=72124 (inst/sec) elapsed = 0:0:01:32 / Wed Apr 17 12:24:24 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(234,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (104893,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(104894,40396)
GPGPU-Sim uArch: cycles simulated: 145396  inst.: 6675845 (ipc=27.0) sim_rate=71783 (inst/sec) elapsed = 0:0:01:33 / Wed Apr 17 12:24:25 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (106118,40396), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(106119,40396)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (106725,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(106726,40396)
GPGPU-Sim uArch: cycles simulated: 147396  inst.: 6729846 (ipc=27.0) sim_rate=71594 (inst/sec) elapsed = 0:0:01:34 / Wed Apr 17 12:24:26 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(176,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (108493,40396), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(108494,40396)
GPGPU-Sim uArch: cycles simulated: 148896  inst.: 6780760 (ipc=27.1) sim_rate=71376 (inst/sec) elapsed = 0:0:01:35 / Wed Apr 17 12:24:27 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (108856,40396), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(108857,40396)
GPGPU-Sim uArch: cycles simulated: 149896  inst.: 6815416 (ipc=27.2) sim_rate=70993 (inst/sec) elapsed = 0:0:01:36 / Wed Apr 17 12:24:28 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (109712,40396), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(109713,40396)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (109989,40396), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(109990,40396)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (110016,40396), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(110017,40396)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (110801,40396), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(110802,40396)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(248,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 151396  inst.: 6867951 (ipc=27.3) sim_rate=70803 (inst/sec) elapsed = 0:0:01:37 / Wed Apr 17 12:24:29 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (111488,40396), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(111489,40396)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (111820,40396), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(111821,40396)
GPGPU-Sim uArch: cycles simulated: 152896  inst.: 6913758 (ipc=27.3) sim_rate=70548 (inst/sec) elapsed = 0:0:01:38 / Wed Apr 17 12:24:30 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (113803,40396), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(113804,40396)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(166,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (114143,40396), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(114144,40396)
GPGPU-Sim uArch: cycles simulated: 154896  inst.: 6970150 (ipc=27.3) sim_rate=70405 (inst/sec) elapsed = 0:0:01:39 / Wed Apr 17 12:24:31 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (114558,40396), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(114559,40396)
GPGPU-Sim uArch: cycles simulated: 156396  inst.: 7014542 (ipc=27.3) sim_rate=70145 (inst/sec) elapsed = 0:0:01:40 / Wed Apr 17 12:24:32 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(187,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 157896  inst.: 7052577 (ipc=27.3) sim_rate=69827 (inst/sec) elapsed = 0:0:01:41 / Wed Apr 17 12:24:33 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (118699,40396), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(118700,40396)
GPGPU-Sim uArch: cycles simulated: 159396  inst.: 7091295 (ipc=27.3) sim_rate=69522 (inst/sec) elapsed = 0:0:01:42 / Wed Apr 17 12:24:34 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (119480,40396), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(119481,40396)
GPGPU-Sim uArch: cycles simulated: 160896  inst.: 7136592 (ipc=27.3) sim_rate=69287 (inst/sec) elapsed = 0:0:01:43 / Wed Apr 17 12:24:35 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(185,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (122323,40396), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 162896  inst.: 7191934 (ipc=27.3) sim_rate=69153 (inst/sec) elapsed = 0:0:01:44 / Wed Apr 17 12:24:36 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (122502,40396), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (123379,40396), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (123884,40396), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 164396  inst.: 7235982 (ipc=27.4) sim_rate=68914 (inst/sec) elapsed = 0:0:01:45 / Wed Apr 17 12:24:37 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(206,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (124547,40396), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (124778,40396), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (124815,40396), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (125237,40396), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 165896  inst.: 7273674 (ipc=27.3) sim_rate=68619 (inst/sec) elapsed = 0:0:01:46 / Wed Apr 17 12:24:38 2019
GPGPU-Sim uArch: cycles simulated: 167896  inst.: 7325881 (ipc=27.3) sim_rate=68466 (inst/sec) elapsed = 0:0:01:47 / Wed Apr 17 12:24:39 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (127506,40396), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(194,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (128077,40396), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (128168,40396), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (128423,40396), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 169896  inst.: 7389859 (ipc=27.4) sim_rate=68424 (inst/sec) elapsed = 0:0:01:48 / Wed Apr 17 12:24:40 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(253,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 171396  inst.: 7433403 (ipc=27.4) sim_rate=68196 (inst/sec) elapsed = 0:0:01:49 / Wed Apr 17 12:24:41 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (131250,40396), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (131392,40396), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (131806,40396), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 173396  inst.: 7488279 (ipc=27.4) sim_rate=68075 (inst/sec) elapsed = 0:0:01:50 / Wed Apr 17 12:24:42 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (133458,40396), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(200,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (134540,40396), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (134835,40396), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 175396  inst.: 7545106 (ipc=27.4) sim_rate=67973 (inst/sec) elapsed = 0:0:01:51 / Wed Apr 17 12:24:43 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (135404,40396), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (135516,40396), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (135658,40396), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (135969,40396), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (135999,40396), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (136036,40396), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (136819,40396), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 177396  inst.: 7602676 (ipc=27.5) sim_rate=67881 (inst/sec) elapsed = 0:0:01:52 / Wed Apr 17 12:24:44 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(209,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (138050,40396), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 179396  inst.: 7657159 (ipc=27.4) sim_rate=67762 (inst/sec) elapsed = 0:0:01:53 / Wed Apr 17 12:24:45 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (139386,40396), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (139719,40396), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (139823,40396), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (140911,40396), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 181396  inst.: 7715845 (ipc=27.5) sim_rate=67682 (inst/sec) elapsed = 0:0:01:54 / Wed Apr 17 12:24:46 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(195,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (141257,40396), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (142454,40396), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (142710,40396), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (142802,40396), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 183396  inst.: 7771054 (ipc=27.5) sim_rate=67574 (inst/sec) elapsed = 0:0:01:55 / Wed Apr 17 12:24:47 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (143356,40396), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (143611,40396), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (144093,40396), 4 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(227,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (144558,40396), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (145099,40396), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 185896  inst.: 7842522 (ipc=27.5) sim_rate=67607 (inst/sec) elapsed = 0:0:01:56 / Wed Apr 17 12:24:48 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (145839,40396), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (146326,40396), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (146740,40396), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (147076,40396), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 187896  inst.: 7891812 (ipc=27.5) sim_rate=67451 (inst/sec) elapsed = 0:0:01:57 / Wed Apr 17 12:24:49 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(225,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (148580,40396), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 189896  inst.: 7944976 (ipc=27.4) sim_rate=67330 (inst/sec) elapsed = 0:0:01:58 / Wed Apr 17 12:24:50 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (149537,40396), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (149618,40396), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (149673,40396), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (150572,40396), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (150592,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (151333,40396), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (151367,40396), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (151464,40396), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (151576,40396), 1 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(245,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (151989,40396), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 192396  inst.: 8016451 (ipc=27.5) sim_rate=67365 (inst/sec) elapsed = 0:0:01:59 / Wed Apr 17 12:24:51 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (152545,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (153185,40396), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (153670,40396), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (154309,40396), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 194896  inst.: 8083595 (ipc=27.5) sim_rate=67363 (inst/sec) elapsed = 0:0:02:00 / Wed Apr 17 12:24:52 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (154535,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (154582,40396), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (154869,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (155275,40396), 1 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(253,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (155423,40396), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (155437,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (155565,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (155740,40396), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (155744,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (155864,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (156096,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (156465,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (156606,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (156651,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (157045,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (157178,40396), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (157288,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (157439,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (157494,40396), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 197896  inst.: 8151846 (ipc=27.4) sim_rate=67370 (inst/sec) elapsed = 0:0:02:01 / Wed Apr 17 12:24:53 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (157529,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (157682,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (157853,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (158327,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (158347,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (158472,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (158628,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (159188,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (159289,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (160811,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (161125,40396), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (161189,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (161911,40396), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 161912
gpu_sim_insn = 4336128
gpu_ipc =      26.7808
gpu_tot_sim_cycle = 202308
gpu_tot_sim_insn = 8178104
gpu_tot_ipc =      40.4240
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 82819
gpu_stall_icnt2sh    = 323175
gpu_total_sim_rate=67587

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 482153
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 38791, Miss = 20344, Miss_rate = 0.524, Pending_hits = 596, Reservation_fails = 124306
	L1D_cache_core[1]: Access = 37749, Miss = 19885, Miss_rate = 0.527, Pending_hits = 556, Reservation_fails = 123124
	L1D_cache_core[2]: Access = 39058, Miss = 20504, Miss_rate = 0.525, Pending_hits = 558, Reservation_fails = 123446
	L1D_cache_core[3]: Access = 40016, Miss = 21138, Miss_rate = 0.528, Pending_hits = 597, Reservation_fails = 124965
	L1D_cache_core[4]: Access = 38843, Miss = 20349, Miss_rate = 0.524, Pending_hits = 629, Reservation_fails = 125334
	L1D_cache_core[5]: Access = 37607, Miss = 19913, Miss_rate = 0.530, Pending_hits = 609, Reservation_fails = 124304
	L1D_cache_core[6]: Access = 38732, Miss = 20351, Miss_rate = 0.525, Pending_hits = 575, Reservation_fails = 123964
	L1D_cache_core[7]: Access = 39347, Miss = 20689, Miss_rate = 0.526, Pending_hits = 572, Reservation_fails = 125531
	L1D_cache_core[8]: Access = 35935, Miss = 19113, Miss_rate = 0.532, Pending_hits = 586, Reservation_fails = 117914
	L1D_cache_core[9]: Access = 38373, Miss = 20161, Miss_rate = 0.525, Pending_hits = 574, Reservation_fails = 124682
	L1D_cache_core[10]: Access = 38533, Miss = 20196, Miss_rate = 0.524, Pending_hits = 586, Reservation_fails = 123425
	L1D_cache_core[11]: Access = 37377, Miss = 19713, Miss_rate = 0.527, Pending_hits = 595, Reservation_fails = 123458
	L1D_cache_core[12]: Access = 40332, Miss = 21321, Miss_rate = 0.529, Pending_hits = 602, Reservation_fails = 125882
	L1D_cache_core[13]: Access = 38560, Miss = 20312, Miss_rate = 0.527, Pending_hits = 551, Reservation_fails = 123638
	L1D_cache_core[14]: Access = 37661, Miss = 19814, Miss_rate = 0.526, Pending_hits = 544, Reservation_fails = 120998
	L1D_total_cache_accesses = 576914
	L1D_total_cache_misses = 303803
	L1D_total_cache_miss_rate = 0.5266
	L1D_total_cache_pending_hits = 8730
	L1D_total_cache_reservation_fails = 1854971
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 76225
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 69538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 532462
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75745
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 234265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1322509
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 481161
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1389, 1030, 1299, 1374, 1327, 1361, 1034, 1484, 1204, 1148, 1148, 1187, 1226, 1751, 1430, 1086, 1170, 1346, 1307, 1365, 1165, 1469, 1527, 1187, 1601, 1219, 1551, 1260, 1417, 1291, 1269, 1084, 1275, 998, 1426, 847, 1314, 1792, 1258, 1161, 591, 996, 1183, 963, 1069, 1183, 918, 1351, 
gpgpu_n_tot_thrd_icount = 28533888
gpgpu_n_tot_w_icount = 891684
gpgpu_n_stall_shd_mem = 2219882
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 69538
gpgpu_n_mem_write_global = 237670
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 970384
gpgpu_n_store_insn = 356416
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 928944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2216471
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3625095	W0_Idle:517528	W0_Scoreboard:633685	W1:250905	W2:109622	W3:65695	W4:44997	W5:33069	W6:28939	W7:24964	W8:23553	W9:20949	W10:17450	W11:16675	W12:15464	W13:13412	W14:12199	W15:9929	W16:9005	W17:7238	W18:6199	W19:6016	W20:5071	W21:3544	W22:3705	W23:3062	W24:2051	W25:1793	W26:1147	W27:709	W28:506	W29:186	W30:30	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 556304 {8:69538,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9516496 {40:237543,72:39,136:88,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9457168 {136:69538,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1901360 {8:237670,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 248 
maxdqlatency = 0 
maxmflatency = 1015 
averagemflatency = 309 
max_icnt2mem_latency = 635 
max_icnt2sh_latency = 202307 
mrq_lat_table:15458 	1600 	509 	1091 	1454 	234 	92 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	103780 	194259 	9184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8801 	2706 	16749 	149198 	89154 	40648 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17520 	28140 	22368 	1522 	3 	0 	0 	2 	9 	35 	924 	10465 	30440 	88518 	107277 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        30        25        24        32        26        24        28        28        28        33        25        27        27        22        27 
dram[1]:        24        32        25        20        22        24        24        22        32        30        29        31        25        23        16        25 
dram[2]:        21        24        28        16        24        20        32        32        27        23        31        26        28        22        28        18 
dram[3]:        18        24        27        29        33        25        28        32        26        25        24        24        27        28        15        19 
dram[4]:        32        31        22        20        26        26        20        22        26        32        22        32        24        27        27        26 
dram[5]:        33        20        18        20        23        23        27        34        24        25        22        27        25        21        30        18 
maximum service time to same row:
dram[0]:     25083     42756     26159     27678     30494     26135     24019     18833     31477     34753     48855     44479     25779     24926     33353     43761 
dram[1]:     29149     37718     24915     16890     35091     37889     21035     44971     53827     74484     64977     51307     25150     28569     23713     35538 
dram[2]:     43513     30306     30075     36347     24830     21556     27222     32537     34115     27490     44282     49349     41008     35636     46643     46513 
dram[3]:     23787     25751     26775     13574     46841     29161     34642     51715     49465     33939     29927     37006     36977     33878     35722     32010 
dram[4]:     24812     37103     43241     34446     28147     28398     19115     28237     36417     25194     36056     36738     37406     29004     38956     25320 
dram[5]:     26937     28316     25688     32313     24806     28812     39879     63355     40667     24809     28927     28604     34162     25423     37725     49664 
average row accesses per activate:
dram[0]:  3.491525  3.833333  5.086957  3.701493  5.534883  5.568182  5.909091  5.000000  4.578948  5.019608  5.111111  3.936170  5.066667  4.342105  5.379310  5.892857 
dram[1]:  5.648649  6.687500  4.791667  4.326923  4.392857  5.043478  5.595745  4.393443  5.244898  5.577778  4.804878  3.978261  4.909091  4.757576  5.205883  5.333333 
dram[2]:  5.200000  4.976744  4.087719  4.352941  4.066667  4.381818  5.019231  5.795455  4.944445  3.955882  5.388889  4.775000  5.090909  5.785714  8.190476  6.307693 
dram[3]:  5.628572  5.205128  4.392157  4.562500  8.541667  4.720000  6.073171  4.823529  4.206349  4.814815  4.000000  4.820513  5.133333  4.818182  4.750000  5.333333 
dram[4]:  7.100000  6.656250  5.268293  3.862069  5.340909  6.305555  4.568965  5.170213  5.039216  5.822222  4.738095  7.320000  4.606061  4.687500  8.000000  5.310345 
dram[5]:  4.744681  4.313725  4.333333  3.762712  5.809524  4.840000  5.837209  5.531915  4.644068  3.684932  4.166667  4.769231  5.333333  4.705883  6.826087  3.727273 
average row locality = 20469/4161 = 4.919250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       169       169       193       202       202       198       225       208       217       217       172       173       152       162       156       164 
dram[1]:       172       178       184       184       205       199       216       227       222       216       181       171       162       157       177       176 
dram[2]:       175       178       193       178       199       203       215       217       225       229       182       179       168       161       172       164 
dram[3]:       163       167       188       186       172       194       212       209       229       227       188       178       154       159       171       160 
dram[4]:       177       181       180       187       200       193       223       204       221       222       186       171       152       150       168       154 
dram[5]:       186       182       187       186       199       207       214       222       236       230       189       174       160       160       157       163 
total reads: 18022
bank skew: 236/150 = 1.57
chip skew: 3052/2957 = 1.03
number of total write accesses:
dram[0]:        37        38        41        46        36        47        35        37        44        39        12        12         0         3         0         1 
dram[1]:        37        36        46        41        41        33        47        41        35        35        16        12         0         0         0         0 
dram[2]:        33        36        40        44        45        38        46        38        42        40        12        12         0         1         0         0 
dram[3]:        34        36        36        33        33        42        37        37        36        33        12        10         0         0         0         0 
dram[4]:        36        32        36        37        35        34        42        39        36        40        13        12         0         0         0         0 
dram[5]:        37        38        34        36        45        35        37        38        38        39        11        12         0         0         0         1 
total reads: 2447
min_bank_accesses = 0!
chip skew: 428/379 = 1.13
average mf latency per bank:
dram[0]:       2902      2940      2684      2486      2414      2236      2026      2184      2044      2068      8522      8743     10319      9519      6161      5864
dram[1]:       2828      2871      2575      2753      2338      2528      2054      2085      2169      2213      7947      8926      9675     10167      5493      5504
dram[2]:       2959      2906      2581      2749      2353      2363      2002      2140      2107      2021      7969      8679      9377      9441      5657      6002
dram[3]:       3034      2942      2778      2914      2743      2354      2215      2132      2145      2128      7903      8851     10286      9339      5662      6025
dram[4]:       3523      2855      3580      2711      3064      2530      2538      2142      2645      2025     55474      9013     13515     10310      7396      6247
dram[5]:       2756      2778      2788      2751      2309      2338      2189      2033      1998      2073      8308      8797      9872      9572      6157      5869
maximum mf latency per bank:
dram[0]:        662       665       715       720       636       671       721       692       655       677       712       706       738       646       715       729
dram[1]:        668       693       723       679       699       675       819       760       727       667       742       721       713       741       723       681
dram[2]:        824       703       838       661      1015       708       850       754       795       687       793       896       875       807       702       671
dram[3]:        728       670       730       666       683       661       790       653       824       678       748       724       645       727       690       655
dram[4]:        754       636       779       711       737       654       861       685       880       725       781       765       763       715       718       726
dram[5]:        712       669       664       694       659       676       712       680       714       683       781       764       638       715       745       722

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267043 n_nop=259190 n_act=722 n_pre=706 n_req=3407 n_rd=5958 n_write=467 bw_util=0.04812
n_activity=50231 dram_eff=0.2558
bk0: 338a 264229i bk1: 338a 264354i bk2: 386a 264333i bk3: 404a 263550i bk4: 404a 264139i bk5: 396a 264001i bk6: 450a 264151i bk7: 416a 263729i bk8: 434a 263887i bk9: 434a 264154i bk10: 344a 264771i bk11: 346a 264592i bk12: 304a 265248i bk13: 324a 265081i bk14: 312a 265459i bk15: 328a 265360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0587134
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267043 n_nop=259171 n_act=693 n_pre=677 n_req=3447 n_rd=6054 n_write=448 bw_util=0.0487
n_activity=50301 dram_eff=0.2585
bk0: 344a 264826i bk1: 356a 264860i bk2: 368a 264326i bk3: 368a 264193i bk4: 410a 264068i bk5: 398a 264228i bk6: 432a 264045i bk7: 454a 263365i bk8: 444a 264162i bk9: 432a 264244i bk10: 362a 264575i bk11: 342a 264695i bk12: 324a 265210i bk13: 314a 265142i bk14: 354a 264969i bk15: 352a 265119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0533809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267043 n_nop=259109 n_act=708 n_pre=692 n_req=3465 n_rd=6076 n_write=458 bw_util=0.04894
n_activity=49811 dram_eff=0.2624
bk0: 350a 264797i bk1: 356a 264688i bk2: 386a 264114i bk3: 356a 264164i bk4: 398a 263608i bk5: 406a 263925i bk6: 430a 263602i bk7: 434a 263808i bk8: 450a 263765i bk9: 458a 263510i bk10: 364a 264730i bk11: 358a 264700i bk12: 336a 265042i bk13: 322a 265127i bk14: 344a 265364i bk15: 328a 265458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0789461
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267043 n_nop=259405 n_act=674 n_pre=658 n_req=3336 n_rd=5914 n_write=392 bw_util=0.04723
n_activity=50040 dram_eff=0.252
bk0: 326a 264892i bk1: 334a 264844i bk2: 376a 264341i bk3: 372a 264310i bk4: 344a 264975i bk5: 388a 264251i bk6: 424a 264417i bk7: 418a 264029i bk8: 458a 263834i bk9: 454a 263992i bk10: 376a 264532i bk11: 356a 264804i bk12: 308a 265382i bk13: 318a 265290i bk14: 342a 265214i bk15: 320a 265395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0452474
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267043 n_nop=259460 n_act=624 n_pre=608 n_req=3361 n_rd=5938 n_write=413 bw_util=0.04757
n_activity=49779 dram_eff=0.2552
bk0: 354a 265010i bk1: 362a 264957i bk2: 360a 264685i bk3: 374a 264097i bk4: 400a 264484i bk5: 386a 264642i bk6: 446a 263598i bk7: 408a 264118i bk8: 442a 264181i bk9: 444a 264070i bk10: 372a 264515i bk11: 342a 264878i bk12: 304a 265089i bk13: 300a 265105i bk14: 336a 265329i bk15: 308a 265177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0627053
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267043 n_nop=259048 n_act=740 n_pre=724 n_req=3453 n_rd=6104 n_write=427 bw_util=0.04891
n_activity=51855 dram_eff=0.2519
bk0: 372a 264484i bk1: 364a 264320i bk2: 374a 264443i bk3: 372a 264117i bk4: 398a 264296i bk5: 414a 264170i bk6: 428a 264181i bk7: 444a 264232i bk8: 472a 263928i bk9: 460a 263525i bk10: 378a 264643i bk11: 348a 264859i bk12: 320a 265352i bk13: 320a 265221i bk14: 314a 265626i bk15: 326a 265116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0460151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23452, Miss = 1486, Miss_rate = 0.063, Pending_hits = 9, Reservation_fails = 293
L2_cache_bank[1]: Access = 23689, Miss = 1493, Miss_rate = 0.063, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 23367, Miss = 1519, Miss_rate = 0.065, Pending_hits = 19, Reservation_fails = 115
L2_cache_bank[3]: Access = 23895, Miss = 1508, Miss_rate = 0.063, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 23331, Miss = 1529, Miss_rate = 0.066, Pending_hits = 6, Reservation_fails = 115
L2_cache_bank[5]: Access = 23655, Miss = 1509, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 251
L2_cache_bank[6]: Access = 23679, Miss = 1477, Miss_rate = 0.062, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 23608, Miss = 1480, Miss_rate = 0.063, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 47443, Miss = 1507, Miss_rate = 0.032, Pending_hits = 1, Reservation_fails = 88
L2_cache_bank[9]: Access = 23709, Miss = 1462, Miss_rate = 0.062, Pending_hits = 3, Reservation_fails = 31
L2_cache_bank[10]: Access = 23949, Miss = 1528, Miss_rate = 0.064, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[11]: Access = 23506, Miss = 1524, Miss_rate = 0.065, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 307283
L2_total_cache_misses = 18022
L2_total_cache_miss_rate = 0.0586
L2_total_cache_pending_hits = 77
L2_total_cache_reservation_fails = 893
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53742
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15780
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 551
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 235381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2237
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.186
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=585705
icnt_total_pkts_simt_to_mem=545256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.2575
	minimum = 6
	maximum = 456
Network latency average = 29.0657
	minimum = 6
	maximum = 415
Slowest packet = 56934
Flit latency average = 27.0824
	minimum = 6
	maximum = 415
Slowest flit = 116627
Fragmentation average = 0.0285675
	minimum = 0
	maximum = 255
Injected packet rate average = 0.128989
	minimum = 0.110177 (at node 8)
	maximum = 0.254441 (at node 23)
Accepted packet rate average = 0.128989
	minimum = 0.110177 (at node 8)
	maximum = 0.254441 (at node 23)
Injected flit rate average = 0.235393
	minimum = 0.195847 (at node 8)
	maximum = 0.378459 (at node 23)
Accepted flit rate average= 0.235393
	minimum = 0.208774 (at node 8)
	maximum = 0.478068 (at node 23)
Injected packet length average = 1.82491
Accepted packet length average = 1.82491
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.8437 (5 samples)
	minimum = 6 (5 samples)
	maximum = 205.4 (5 samples)
Network latency average = 17.4179 (5 samples)
	minimum = 6 (5 samples)
	maximum = 169 (5 samples)
Flit latency average = 15.4529 (5 samples)
	minimum = 6 (5 samples)
	maximum = 166.6 (5 samples)
Fragmentation average = 0.00716122 (5 samples)
	minimum = 0 (5 samples)
	maximum = 73.4 (5 samples)
Injected packet rate average = 0.0481617 (5 samples)
	minimum = 0.0366834 (5 samples)
	maximum = 0.121725 (5 samples)
Accepted packet rate average = 0.0481617 (5 samples)
	minimum = 0.0366834 (5 samples)
	maximum = 0.121725 (5 samples)
Injected flit rate average = 0.0943051 (5 samples)
	minimum = 0.061997 (5 samples)
	maximum = 0.19091 (5 samples)
Accepted flit rate average = 0.0943051 (5 samples)
	minimum = 0.0713596 (5 samples)
	maximum = 0.235451 (5 samples)
Injected packet size average = 1.95809 (5 samples)
Accepted packet size average = 1.95809 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 67587 (inst/sec)
gpgpu_simulation_rate = 1671 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,202308)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,202308)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,202308)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,202308)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,202308)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,202308)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,202308)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(55,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(43,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(87,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(42,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 202808  inst.: 8515815 (ipc=675.4) sim_rate=69234 (inst/sec) elapsed = 0:0:02:03 / Wed Apr 17 12:24:55 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(15,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 203808  inst.: 8604442 (ipc=284.2) sim_rate=69390 (inst/sec) elapsed = 0:0:02:04 / Wed Apr 17 12:24:56 2019
GPGPU-Sim uArch: cycles simulated: 205308  inst.: 8645472 (ipc=155.8) sim_rate=69163 (inst/sec) elapsed = 0:0:02:05 / Wed Apr 17 12:24:57 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(18,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 206808  inst.: 8682999 (ipc=112.2) sim_rate=68912 (inst/sec) elapsed = 0:0:02:06 / Wed Apr 17 12:24:58 2019
GPGPU-Sim uArch: cycles simulated: 208308  inst.: 8718235 (ipc=90.0) sim_rate=68647 (inst/sec) elapsed = 0:0:02:07 / Wed Apr 17 12:24:59 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(22,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 209808  inst.: 8758858 (ipc=77.4) sim_rate=68428 (inst/sec) elapsed = 0:0:02:08 / Wed Apr 17 12:25:00 2019
GPGPU-Sim uArch: cycles simulated: 211308  inst.: 8797309 (ipc=68.8) sim_rate=68196 (inst/sec) elapsed = 0:0:02:09 / Wed Apr 17 12:25:01 2019
GPGPU-Sim uArch: cycles simulated: 212808  inst.: 8833825 (ipc=62.4) sim_rate=67952 (inst/sec) elapsed = 0:0:02:10 / Wed Apr 17 12:25:02 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(6,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 214308  inst.: 8871461 (ipc=57.8) sim_rate=67721 (inst/sec) elapsed = 0:0:02:11 / Wed Apr 17 12:25:03 2019
GPGPU-Sim uArch: cycles simulated: 215808  inst.: 8914156 (ipc=54.5) sim_rate=67531 (inst/sec) elapsed = 0:0:02:12 / Wed Apr 17 12:25:04 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(24,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 217308  inst.: 8958500 (ipc=52.0) sim_rate=67357 (inst/sec) elapsed = 0:0:02:13 / Wed Apr 17 12:25:05 2019
GPGPU-Sim uArch: cycles simulated: 218808  inst.: 8997787 (ipc=49.7) sim_rate=67147 (inst/sec) elapsed = 0:0:02:14 / Wed Apr 17 12:25:06 2019
GPGPU-Sim uArch: cycles simulated: 220308  inst.: 9036478 (ipc=47.7) sim_rate=66936 (inst/sec) elapsed = 0:0:02:15 / Wed Apr 17 12:25:07 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(4,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 221808  inst.: 9074810 (ipc=46.0) sim_rate=66726 (inst/sec) elapsed = 0:0:02:16 / Wed Apr 17 12:25:08 2019
GPGPU-Sim uArch: cycles simulated: 223308  inst.: 9111718 (ipc=44.5) sim_rate=66508 (inst/sec) elapsed = 0:0:02:17 / Wed Apr 17 12:25:09 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(7,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 224808  inst.: 9145977 (ipc=43.0) sim_rate=66275 (inst/sec) elapsed = 0:0:02:18 / Wed Apr 17 12:25:10 2019
GPGPU-Sim uArch: cycles simulated: 226308  inst.: 9181229 (ipc=41.8) sim_rate=66052 (inst/sec) elapsed = 0:0:02:19 / Wed Apr 17 12:25:11 2019
GPGPU-Sim uArch: cycles simulated: 227808  inst.: 9214979 (ipc=40.7) sim_rate=65821 (inst/sec) elapsed = 0:0:02:20 / Wed Apr 17 12:25:12 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(46,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 229308  inst.: 9246606 (ipc=39.6) sim_rate=65578 (inst/sec) elapsed = 0:0:02:21 / Wed Apr 17 12:25:13 2019
GPGPU-Sim uArch: cycles simulated: 230808  inst.: 9284633 (ipc=38.8) sim_rate=65384 (inst/sec) elapsed = 0:0:02:22 / Wed Apr 17 12:25:14 2019
GPGPU-Sim uArch: cycles simulated: 232308  inst.: 9325224 (ipc=38.2) sim_rate=65211 (inst/sec) elapsed = 0:0:02:23 / Wed Apr 17 12:25:15 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(20,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 233808  inst.: 9363502 (ipc=37.6) sim_rate=65024 (inst/sec) elapsed = 0:0:02:24 / Wed Apr 17 12:25:16 2019
GPGPU-Sim uArch: cycles simulated: 235308  inst.: 9399605 (ipc=37.0) sim_rate=64824 (inst/sec) elapsed = 0:0:02:25 / Wed Apr 17 12:25:17 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(20,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 236808  inst.: 9436568 (ipc=36.5) sim_rate=64634 (inst/sec) elapsed = 0:0:02:26 / Wed Apr 17 12:25:18 2019
GPGPU-Sim uArch: cycles simulated: 238308  inst.: 9474228 (ipc=36.0) sim_rate=64450 (inst/sec) elapsed = 0:0:02:27 / Wed Apr 17 12:25:19 2019
GPGPU-Sim uArch: cycles simulated: 239808  inst.: 9511366 (ipc=35.6) sim_rate=64265 (inst/sec) elapsed = 0:0:02:28 / Wed Apr 17 12:25:20 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(22,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38150,202308), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38151,202308)
GPGPU-Sim uArch: cycles simulated: 241308  inst.: 9553793 (ipc=35.3) sim_rate=64119 (inst/sec) elapsed = 0:0:02:29 / Wed Apr 17 12:25:21 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39751,202308), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39752,202308)
GPGPU-Sim uArch: cycles simulated: 242808  inst.: 9597395 (ipc=35.0) sim_rate=63982 (inst/sec) elapsed = 0:0:02:30 / Wed Apr 17 12:25:22 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40993,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(40994,202308)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(46,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 244308  inst.: 9637477 (ipc=34.7) sim_rate=63824 (inst/sec) elapsed = 0:0:02:31 / Wed Apr 17 12:25:23 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42258,202308), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(42259,202308)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42514,202308), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(42515,202308)
GPGPU-Sim uArch: cycles simulated: 245808  inst.: 9674074 (ipc=34.4) sim_rate=63645 (inst/sec) elapsed = 0:0:02:32 / Wed Apr 17 12:25:24 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (43502,202308), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(43503,202308)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43610,202308), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(43611,202308)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (44153,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(44154,202308)
GPGPU-Sim uArch: cycles simulated: 246808  inst.: 9707185 (ipc=34.4) sim_rate=63445 (inst/sec) elapsed = 0:0:02:33 / Wed Apr 17 12:25:25 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(24,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44890,202308), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(44891,202308)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45865,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(45866,202308)
GPGPU-Sim uArch: cycles simulated: 248308  inst.: 9752190 (ipc=34.2) sim_rate=63325 (inst/sec) elapsed = 0:0:02:34 / Wed Apr 17 12:25:26 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46713,202308), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(46714,202308)
GPGPU-Sim uArch: cycles simulated: 249308  inst.: 9784005 (ipc=34.2) sim_rate=63122 (inst/sec) elapsed = 0:0:02:35 / Wed Apr 17 12:25:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (47059,202308), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(47060,202308)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (47443,202308), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(47444,202308)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(72,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 250808  inst.: 9826050 (ipc=34.0) sim_rate=62987 (inst/sec) elapsed = 0:0:02:36 / Wed Apr 17 12:25:28 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (49748,202308), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(49749,202308)
GPGPU-Sim uArch: cycles simulated: 252308  inst.: 9865219 (ipc=33.7) sim_rate=62835 (inst/sec) elapsed = 0:0:02:37 / Wed Apr 17 12:25:29 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (50816,202308), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(50817,202308)
GPGPU-Sim uArch: cycles simulated: 253308  inst.: 9893475 (ipc=33.6) sim_rate=62616 (inst/sec) elapsed = 0:0:02:38 / Wed Apr 17 12:25:30 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(67,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 254808  inst.: 9931167 (ipc=33.4) sim_rate=62460 (inst/sec) elapsed = 0:0:02:39 / Wed Apr 17 12:25:31 2019
GPGPU-Sim uArch: cycles simulated: 256808  inst.: 9984554 (ipc=33.1) sim_rate=62403 (inst/sec) elapsed = 0:0:02:40 / Wed Apr 17 12:25:32 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(72,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 258308  inst.: 10026341 (ipc=33.0) sim_rate=62275 (inst/sec) elapsed = 0:0:02:41 / Wed Apr 17 12:25:33 2019
GPGPU-Sim uArch: cycles simulated: 259808  inst.: 10074942 (ipc=33.0) sim_rate=62191 (inst/sec) elapsed = 0:0:02:42 / Wed Apr 17 12:25:34 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(41,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 261308  inst.: 10115929 (ipc=32.8) sim_rate=62060 (inst/sec) elapsed = 0:0:02:43 / Wed Apr 17 12:25:35 2019
GPGPU-Sim uArch: cycles simulated: 262808  inst.: 10159501 (ipc=32.8) sim_rate=61948 (inst/sec) elapsed = 0:0:02:44 / Wed Apr 17 12:25:36 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (60792,202308), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(60793,202308)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(30,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (62441,202308), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(62442,202308)
GPGPU-Sim uArch: cycles simulated: 264808  inst.: 10211673 (ipc=32.5) sim_rate=61888 (inst/sec) elapsed = 0:0:02:45 / Wed Apr 17 12:25:37 2019
GPGPU-Sim uArch: cycles simulated: 266308  inst.: 10248431 (ipc=32.3) sim_rate=61737 (inst/sec) elapsed = 0:0:02:46 / Wed Apr 17 12:25:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (64784,202308), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(64785,202308)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (65243,202308), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(65244,202308)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (65251,202308), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(65252,202308)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(30,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 267808  inst.: 10292800 (ipc=32.3) sim_rate=61633 (inst/sec) elapsed = 0:0:02:47 / Wed Apr 17 12:25:39 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (65733,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(65734,202308)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (66053,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(66054,202308)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (66588,202308), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(66589,202308)
GPGPU-Sim uArch: cycles simulated: 269308  inst.: 10341817 (ipc=32.3) sim_rate=61558 (inst/sec) elapsed = 0:0:02:48 / Wed Apr 17 12:25:40 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (67171,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(67172,202308)
GPGPU-Sim uArch: cycles simulated: 270308  inst.: 10371214 (ipc=32.3) sim_rate=61368 (inst/sec) elapsed = 0:0:02:49 / Wed Apr 17 12:25:41 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(100,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (68596,202308), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(68597,202308)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69343,202308), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(69344,202308)
GPGPU-Sim uArch: cycles simulated: 271808  inst.: 10422428 (ipc=32.3) sim_rate=61308 (inst/sec) elapsed = 0:0:02:50 / Wed Apr 17 12:25:42 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (70971,202308), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(70972,202308)
GPGPU-Sim uArch: cycles simulated: 273308  inst.: 10468017 (ipc=32.3) sim_rate=61216 (inst/sec) elapsed = 0:0:02:51 / Wed Apr 17 12:25:43 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(113,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (72463,202308), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(72464,202308)
GPGPU-Sim uArch: cycles simulated: 274808  inst.: 10517199 (ipc=32.3) sim_rate=61146 (inst/sec) elapsed = 0:0:02:52 / Wed Apr 17 12:25:44 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (72806,202308), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(72807,202308)
GPGPU-Sim uArch: cycles simulated: 276308  inst.: 10562685 (ipc=32.2) sim_rate=61055 (inst/sec) elapsed = 0:0:02:53 / Wed Apr 17 12:25:45 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(33,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (75291,202308), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(75292,202308)
GPGPU-Sim uArch: cycles simulated: 277808  inst.: 10600597 (ipc=32.1) sim_rate=60922 (inst/sec) elapsed = 0:0:02:54 / Wed Apr 17 12:25:46 2019
GPGPU-Sim uArch: cycles simulated: 279308  inst.: 10643786 (ipc=32.0) sim_rate=60821 (inst/sec) elapsed = 0:0:02:55 / Wed Apr 17 12:25:47 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(53,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 281308  inst.: 10694874 (ipc=31.9) sim_rate=60766 (inst/sec) elapsed = 0:0:02:56 / Wed Apr 17 12:25:48 2019
GPGPU-Sim uArch: cycles simulated: 282808  inst.: 10732569 (ipc=31.7) sim_rate=60635 (inst/sec) elapsed = 0:0:02:57 / Wed Apr 17 12:25:49 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(109,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 284808  inst.: 10793467 (ipc=31.7) sim_rate=60637 (inst/sec) elapsed = 0:0:02:58 / Wed Apr 17 12:25:50 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (82693,202308), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(82694,202308)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (83018,202308), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(83019,202308)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (83885,202308), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(83886,202308)
GPGPU-Sim uArch: cycles simulated: 286308  inst.: 10842551 (ipc=31.7) sim_rate=60572 (inst/sec) elapsed = 0:0:02:59 / Wed Apr 17 12:25:51 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(122,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (85354,202308), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(85355,202308)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (85372,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(85373,202308)
GPGPU-Sim uArch: cycles simulated: 287808  inst.: 10886590 (ipc=31.7) sim_rate=60481 (inst/sec) elapsed = 0:0:03:00 / Wed Apr 17 12:25:52 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (85812,202308), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(85813,202308)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (85899,202308), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(85900,202308)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (86252,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(86253,202308)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (86495,202308), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(86496,202308)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (86567,202308), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(86568,202308)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (86998,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(86999,202308)
GPGPU-Sim uArch: cycles simulated: 289308  inst.: 10937773 (ipc=31.7) sim_rate=60429 (inst/sec) elapsed = 0:0:03:01 / Wed Apr 17 12:25:53 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (87668,202308), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(87669,202308)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(117,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 290808  inst.: 10990367 (ipc=31.8) sim_rate=60386 (inst/sec) elapsed = 0:0:03:02 / Wed Apr 17 12:25:54 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (88833,202308), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(88834,202308)
GPGPU-Sim uArch: cycles simulated: 292308  inst.: 11033433 (ipc=31.7) sim_rate=60291 (inst/sec) elapsed = 0:0:03:03 / Wed Apr 17 12:25:55 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (90052,202308), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(90053,202308)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (90141,202308), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(90142,202308)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(68,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 293808  inst.: 11083002 (ipc=31.7) sim_rate=60233 (inst/sec) elapsed = 0:0:03:04 / Wed Apr 17 12:25:56 2019
GPGPU-Sim uArch: cycles simulated: 295308  inst.: 11122918 (ipc=31.7) sim_rate=60123 (inst/sec) elapsed = 0:0:03:05 / Wed Apr 17 12:25:57 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(120,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (94666,202308), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(94667,202308)
GPGPU-Sim uArch: cycles simulated: 297308  inst.: 11178008 (ipc=31.6) sim_rate=60096 (inst/sec) elapsed = 0:0:03:06 / Wed Apr 17 12:25:58 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (95311,202308), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(95312,202308)
GPGPU-Sim uArch: cycles simulated: 298808  inst.: 11224819 (ipc=31.6) sim_rate=60025 (inst/sec) elapsed = 0:0:03:07 / Wed Apr 17 12:25:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (96788,202308), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(96789,202308)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (97055,202308), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(97056,202308)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(91,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (97836,202308), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(97837,202308)
GPGPU-Sim uArch: cycles simulated: 300308  inst.: 11276065 (ipc=31.6) sim_rate=59979 (inst/sec) elapsed = 0:0:03:08 / Wed Apr 17 12:26:00 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (99059,202308), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(99060,202308)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (99246,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(99247,202308)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (99393,202308), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(99394,202308)
GPGPU-Sim uArch: cycles simulated: 301808  inst.: 11326532 (ipc=31.6) sim_rate=59928 (inst/sec) elapsed = 0:0:03:09 / Wed Apr 17 12:26:01 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (99863,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(99864,202308)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(60,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 302808  inst.: 11363068 (ipc=31.7) sim_rate=59805 (inst/sec) elapsed = 0:0:03:10 / Wed Apr 17 12:26:02 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (100653,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(100654,202308)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (101787,202308), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(101788,202308)
GPGPU-Sim uArch: cycles simulated: 304808  inst.: 11420869 (ipc=31.6) sim_rate=59795 (inst/sec) elapsed = 0:0:03:11 / Wed Apr 17 12:26:03 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (102813,202308), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(102814,202308)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (102845,202308), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(102846,202308)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(146,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (103397,202308), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(103398,202308)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (103808,202308), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(103809,202308)
GPGPU-Sim uArch: cycles simulated: 306308  inst.: 11472616 (ipc=31.7) sim_rate=59753 (inst/sec) elapsed = 0:0:03:12 / Wed Apr 17 12:26:04 2019
GPGPU-Sim uArch: cycles simulated: 307808  inst.: 11517190 (ipc=31.7) sim_rate=59674 (inst/sec) elapsed = 0:0:03:13 / Wed Apr 17 12:26:05 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(98,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (106549,202308), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(106550,202308)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (106893,202308), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(106894,202308)
GPGPU-Sim uArch: cycles simulated: 309308  inst.: 11563418 (ipc=31.6) sim_rate=59605 (inst/sec) elapsed = 0:0:03:14 / Wed Apr 17 12:26:06 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (107106,202308), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(107107,202308)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (107941,202308), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(107942,202308)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (108058,202308), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(108059,202308)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (108064,202308), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(108065,202308)
GPGPU-Sim uArch: cycles simulated: 310808  inst.: 11615335 (ipc=31.7) sim_rate=59565 (inst/sec) elapsed = 0:0:03:15 / Wed Apr 17 12:26:07 2019
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(153,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (109052,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(109053,202308)
GPGPU-Sim uArch: cycles simulated: 312308  inst.: 11663259 (ipc=31.7) sim_rate=59506 (inst/sec) elapsed = 0:0:03:16 / Wed Apr 17 12:26:08 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (110637,202308), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(110638,202308)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (111183,202308), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(111184,202308)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (111195,202308), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(111196,202308)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (111229,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(111230,202308)
GPGPU-Sim uArch: cycles simulated: 313808  inst.: 11715719 (ipc=31.7) sim_rate=59470 (inst/sec) elapsed = 0:0:03:17 / Wed Apr 17 12:26:09 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(143,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (112490,202308), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(112491,202308)
GPGPU-Sim uArch: cycles simulated: 315308  inst.: 11762178 (ipc=31.7) sim_rate=59404 (inst/sec) elapsed = 0:0:03:18 / Wed Apr 17 12:26:10 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (113898,202308), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(113899,202308)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (113982,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(113983,202308)
GPGPU-Sim uArch: cycles simulated: 316808  inst.: 11809492 (ipc=31.7) sim_rate=59344 (inst/sec) elapsed = 0:0:03:19 / Wed Apr 17 12:26:11 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (114887,202308), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(114888,202308)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(92,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (115024,202308), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(115025,202308)
GPGPU-Sim uArch: cycles simulated: 318308  inst.: 11853850 (ipc=31.7) sim_rate=59269 (inst/sec) elapsed = 0:0:03:20 / Wed Apr 17 12:26:12 2019
GPGPU-Sim uArch: cycles simulated: 319808  inst.: 11892899 (ipc=31.6) sim_rate=59168 (inst/sec) elapsed = 0:0:03:21 / Wed Apr 17 12:26:13 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (117863,202308), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(117864,202308)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (117899,202308), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(117900,202308)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (118184,202308), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(118185,202308)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(164,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 321308  inst.: 11937627 (ipc=31.6) sim_rate=59097 (inst/sec) elapsed = 0:0:03:22 / Wed Apr 17 12:26:14 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (120212,202308), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(120213,202308)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (120345,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(120346,202308)
GPGPU-Sim uArch: cycles simulated: 322808  inst.: 11978901 (ipc=31.5) sim_rate=59009 (inst/sec) elapsed = 0:0:03:23 / Wed Apr 17 12:26:15 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (120528,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(120529,202308)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (120833,202308), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(120834,202308)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(158,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (121639,202308), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(121640,202308)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (121832,202308), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(121833,202308)
GPGPU-Sim uArch: cycles simulated: 324308  inst.: 12027589 (ipc=31.6) sim_rate=58958 (inst/sec) elapsed = 0:0:03:24 / Wed Apr 17 12:26:16 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (122050,202308), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(122051,202308)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (122244,202308), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(122245,202308)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (122908,202308), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(122909,202308)
GPGPU-Sim uArch: cycles simulated: 325808  inst.: 12083344 (ipc=31.6) sim_rate=58943 (inst/sec) elapsed = 0:0:03:25 / Wed Apr 17 12:26:17 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (123994,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(123995,202308)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(154,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 327308  inst.: 12124272 (ipc=31.6) sim_rate=58855 (inst/sec) elapsed = 0:0:03:26 / Wed Apr 17 12:26:18 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (125900,202308), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(125901,202308)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126456,202308), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(126457,202308)
GPGPU-Sim uArch: cycles simulated: 328808  inst.: 12164664 (ipc=31.5) sim_rate=58766 (inst/sec) elapsed = 0:0:03:27 / Wed Apr 17 12:26:19 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (127460,202308), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(127461,202308)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(148,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (127839,202308), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(127840,202308)
GPGPU-Sim uArch: cycles simulated: 330308  inst.: 12211878 (ipc=31.5) sim_rate=58710 (inst/sec) elapsed = 0:0:03:28 / Wed Apr 17 12:26:20 2019
GPGPU-Sim uArch: cycles simulated: 331808  inst.: 12257874 (ipc=31.5) sim_rate=58650 (inst/sec) elapsed = 0:0:03:29 / Wed Apr 17 12:26:21 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (129558,202308), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(129559,202308)
GPGPU-Sim uArch: cycles simulated: 333308  inst.: 12297272 (ipc=31.4) sim_rate=58558 (inst/sec) elapsed = 0:0:03:30 / Wed Apr 17 12:26:22 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(173,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (131595,202308), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(131596,202308)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (131722,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(131723,202308)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (132093,202308), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(132094,202308)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (132105,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(132106,202308)
GPGPU-Sim uArch: cycles simulated: 334808  inst.: 12341799 (ipc=31.4) sim_rate=58491 (inst/sec) elapsed = 0:0:03:31 / Wed Apr 17 12:26:23 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (132790,202308), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(132791,202308)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (133029,202308), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(133030,202308)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (133121,202308), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(133122,202308)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (133763,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(133764,202308)
GPGPU-Sim uArch: cycles simulated: 336308  inst.: 12392610 (ipc=31.5) sim_rate=58455 (inst/sec) elapsed = 0:0:03:32 / Wed Apr 17 12:26:24 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(176,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (135052,202308), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(135053,202308)
GPGPU-Sim uArch: cycles simulated: 337808  inst.: 12438869 (ipc=31.4) sim_rate=58398 (inst/sec) elapsed = 0:0:03:33 / Wed Apr 17 12:26:25 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (136263,202308), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(136264,202308)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (136274,202308), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(136275,202308)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (136994,202308), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(136995,202308)
GPGPU-Sim uArch: cycles simulated: 339308  inst.: 12481539 (ipc=31.4) sim_rate=58324 (inst/sec) elapsed = 0:0:03:34 / Wed Apr 17 12:26:26 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (137031,202308), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(137032,202308)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (137072,202308), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(137073,202308)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(196,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 340808  inst.: 12532809 (ipc=31.4) sim_rate=58292 (inst/sec) elapsed = 0:0:03:35 / Wed Apr 17 12:26:27 2019
GPGPU-Sim uArch: cycles simulated: 342308  inst.: 12566512 (ipc=31.3) sim_rate=58178 (inst/sec) elapsed = 0:0:03:36 / Wed Apr 17 12:26:28 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (140376,202308), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(140377,202308)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(188,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (140977,202308), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(140978,202308)
GPGPU-Sim uArch: cycles simulated: 343808  inst.: 12607405 (ipc=31.3) sim_rate=58098 (inst/sec) elapsed = 0:0:03:37 / Wed Apr 17 12:26:29 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (141777,202308), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(141778,202308)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (142905,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(142906,202308)
GPGPU-Sim uArch: cycles simulated: 345308  inst.: 12656660 (ipc=31.3) sim_rate=58058 (inst/sec) elapsed = 0:0:03:38 / Wed Apr 17 12:26:30 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (143086,202308), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(143087,202308)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (143819,202308), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(143820,202308)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(203,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (143865,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(143866,202308)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (144352,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(144353,202308)
GPGPU-Sim uArch: cycles simulated: 346808  inst.: 12699272 (ipc=31.3) sim_rate=57987 (inst/sec) elapsed = 0:0:03:39 / Wed Apr 17 12:26:31 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (144820,202308), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(144821,202308)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (145116,202308), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(145117,202308)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (145203,202308), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(145204,202308)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (145269,202308), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(145270,202308)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (145650,202308), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(145651,202308)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (145674,202308), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(145675,202308)
GPGPU-Sim uArch: cycles simulated: 348308  inst.: 12760741 (ipc=31.4) sim_rate=58003 (inst/sec) elapsed = 0:0:03:40 / Wed Apr 17 12:26:32 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (146175,202308), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(146176,202308)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(210,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 349308  inst.: 12791659 (ipc=31.4) sim_rate=57880 (inst/sec) elapsed = 0:0:03:41 / Wed Apr 17 12:26:33 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (147049,202308), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(147050,202308)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (147567,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(147568,202308)
GPGPU-Sim uArch: cycles simulated: 350808  inst.: 12828357 (ipc=31.3) sim_rate=57785 (inst/sec) elapsed = 0:0:03:42 / Wed Apr 17 12:26:34 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (148650,202308), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(148651,202308)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (148883,202308), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(148884,202308)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (149089,202308), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(149090,202308)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (149223,202308), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(149224,202308)
GPGPU-Sim uArch: cycles simulated: 352308  inst.: 12870231 (ipc=31.3) sim_rate=57714 (inst/sec) elapsed = 0:0:03:43 / Wed Apr 17 12:26:35 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(170,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (150147,202308), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(150148,202308)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (150590,202308), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(150591,202308)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (150860,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(150861,202308)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (150880,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(150881,202308)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (151479,202308), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(151480,202308)
GPGPU-Sim uArch: cycles simulated: 353808  inst.: 12925398 (ipc=31.3) sim_rate=57702 (inst/sec) elapsed = 0:0:03:44 / Wed Apr 17 12:26:36 2019
GPGPU-Sim uArch: cycles simulated: 354808  inst.: 12952033 (ipc=31.3) sim_rate=57564 (inst/sec) elapsed = 0:0:03:45 / Wed Apr 17 12:26:37 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (153082,202308), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(153083,202308)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(169,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (153172,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(153173,202308)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (153874,202308), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(153875,202308)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (153886,202308), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(153887,202308)
GPGPU-Sim uArch: cycles simulated: 356308  inst.: 12998430 (ipc=31.3) sim_rate=57515 (inst/sec) elapsed = 0:0:03:46 / Wed Apr 17 12:26:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (154959,202308), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(154960,202308)
GPGPU-Sim uArch: cycles simulated: 357808  inst.: 13038137 (ipc=31.3) sim_rate=57436 (inst/sec) elapsed = 0:0:03:47 / Wed Apr 17 12:26:39 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (155524,202308), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(155525,202308)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (155880,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(155881,202308)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (156137,202308), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(156138,202308)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(231,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (156220,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(156221,202308)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (156819,202308), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(156820,202308)
GPGPU-Sim uArch: cycles simulated: 359308  inst.: 13091288 (ipc=31.3) sim_rate=57417 (inst/sec) elapsed = 0:0:03:48 / Wed Apr 17 12:26:40 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (157031,202308), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(157032,202308)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (157636,202308), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(157637,202308)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (157986,202308), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(157987,202308)
GPGPU-Sim uArch: cycles simulated: 360308  inst.: 13126200 (ipc=31.3) sim_rate=57319 (inst/sec) elapsed = 0:0:03:49 / Wed Apr 17 12:26:41 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (158598,202308), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(158599,202308)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(221,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 361808  inst.: 13175431 (ipc=31.3) sim_rate=57284 (inst/sec) elapsed = 0:0:03:50 / Wed Apr 17 12:26:42 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (159553,202308), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(159554,202308)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (159954,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(159955,202308)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (160026,202308), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(160027,202308)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (160087,202308), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(160088,202308)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (160161,202308), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(160162,202308)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (160774,202308), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(160775,202308)
GPGPU-Sim uArch: cycles simulated: 363308  inst.: 13230400 (ipc=31.4) sim_rate=57274 (inst/sec) elapsed = 0:0:03:51 / Wed Apr 17 12:26:43 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (161208,202308), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(161209,202308)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (161369,202308), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(161370,202308)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(165,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 364308  inst.: 13260675 (ipc=31.4) sim_rate=57158 (inst/sec) elapsed = 0:0:03:52 / Wed Apr 17 12:26:44 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (162180,202308), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(162181,202308)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (162226,202308), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(162227,202308)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (162378,202308), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(162379,202308)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (162783,202308), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(162784,202308)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (163068,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(163069,202308)
GPGPU-Sim uArch: cycles simulated: 365808  inst.: 13315688 (ipc=31.4) sim_rate=57148 (inst/sec) elapsed = 0:0:03:53 / Wed Apr 17 12:26:45 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (164301,202308), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(164302,202308)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (164528,202308), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(164529,202308)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(252,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (164794,202308), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(164795,202308)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (164944,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(164945,202308)
GPGPU-Sim uArch: cycles simulated: 367308  inst.: 13361725 (ipc=31.4) sim_rate=57101 (inst/sec) elapsed = 0:0:03:54 / Wed Apr 17 12:26:46 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (165136,202308), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(165137,202308)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (165163,202308), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (165543,202308), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (165748,202308), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (166010,202308), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 368808  inst.: 13405191 (ipc=31.4) sim_rate=57043 (inst/sec) elapsed = 0:0:03:55 / Wed Apr 17 12:26:47 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (166717,202308), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (166830,202308), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (167503,202308), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (167568,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (167756,202308), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(237,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (167939,202308), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 370308  inst.: 13444622 (ipc=31.3) sim_rate=56968 (inst/sec) elapsed = 0:0:03:56 / Wed Apr 17 12:26:48 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (168188,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (168267,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (168422,202308), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (168777,202308), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 371808  inst.: 13483671 (ipc=31.3) sim_rate=56893 (inst/sec) elapsed = 0:0:03:57 / Wed Apr 17 12:26:49 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (169723,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (169819,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (169838,202308), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (170072,202308), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (170119,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (170374,202308), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (170619,202308), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (170891,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (170898,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (170992,202308), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 373308  inst.: 13516223 (ipc=31.2) sim_rate=56790 (inst/sec) elapsed = 0:0:03:58 / Wed Apr 17 12:26:50 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (171454,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (171783,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (171827,202308), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(254,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (172644,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (172651,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (172744,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (172748,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (172807,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (172857,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (172867,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (172944,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (172979,202308), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 375308  inst.: 13565203 (ipc=31.1) sim_rate=56758 (inst/sec) elapsed = 0:0:03:59 / Wed Apr 17 12:26:51 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (173021,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (173171,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (173335,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (173591,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (173593,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (173607,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (173642,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (174037,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (174039,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (174088,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (174120,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (174175,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (174220,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (174259,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (174303,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (174328,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (174331,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (174344,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (174431,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (174494,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (174523,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (174562,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (174677,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (174690,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (174955,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (175017,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (175026,202308), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (175107,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (175240,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (175338,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (175368,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (175441,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (175558,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (175574,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (175576,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (175581,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (175643,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (175685,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (175739,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (175804,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (175863,202308), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (175951,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 378308  inst.: 13617031 (ipc=30.9) sim_rate=56737 (inst/sec) elapsed = 0:0:04:00 / Wed Apr 17 12:26:52 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (176105,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (176124,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (176167,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (176364,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (176529,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (176660,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (176840,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (176843,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (176942,202308), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (177134,202308), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (177149,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (177882,202308), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 177883
gpu_sim_insn = 5442416
gpu_ipc =      30.5955
gpu_tot_sim_cycle = 380191
gpu_tot_sim_insn = 13620520
gpu_tot_ipc =      35.8255
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 281295
gpu_stall_icnt2sh    = 1078366
gpu_total_sim_rate=56752

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 790490
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 77209, Miss = 38225, Miss_rate = 0.495, Pending_hits = 1218, Reservation_fails = 253035
	L1D_cache_core[1]: Access = 77059, Miss = 38038, Miss_rate = 0.494, Pending_hits = 1165, Reservation_fails = 253297
	L1D_cache_core[2]: Access = 79165, Miss = 39154, Miss_rate = 0.495, Pending_hits = 1242, Reservation_fails = 255215
	L1D_cache_core[3]: Access = 79781, Miss = 39546, Miss_rate = 0.496, Pending_hits = 1235, Reservation_fails = 255663
	L1D_cache_core[4]: Access = 78025, Miss = 38670, Miss_rate = 0.496, Pending_hits = 1239, Reservation_fails = 254593
	L1D_cache_core[5]: Access = 76731, Miss = 38085, Miss_rate = 0.496, Pending_hits = 1196, Reservation_fails = 254326
	L1D_cache_core[6]: Access = 77927, Miss = 38446, Miss_rate = 0.493, Pending_hits = 1190, Reservation_fails = 251066
	L1D_cache_core[7]: Access = 78348, Miss = 38799, Miss_rate = 0.495, Pending_hits = 1196, Reservation_fails = 255125
	L1D_cache_core[8]: Access = 74887, Miss = 37330, Miss_rate = 0.498, Pending_hits = 1199, Reservation_fails = 247253
	L1D_cache_core[9]: Access = 77422, Miss = 38392, Miss_rate = 0.496, Pending_hits = 1251, Reservation_fails = 254417
	L1D_cache_core[10]: Access = 77957, Miss = 38266, Miss_rate = 0.491, Pending_hits = 1183, Reservation_fails = 251799
	L1D_cache_core[11]: Access = 76091, Miss = 37771, Miss_rate = 0.496, Pending_hits = 1268, Reservation_fails = 254236
	L1D_cache_core[12]: Access = 80384, Miss = 39873, Miss_rate = 0.496, Pending_hits = 1234, Reservation_fails = 256190
	L1D_cache_core[13]: Access = 77809, Miss = 38513, Miss_rate = 0.495, Pending_hits = 1199, Reservation_fails = 254873
	L1D_cache_core[14]: Access = 75918, Miss = 37817, Miss_rate = 0.498, Pending_hits = 1188, Reservation_fails = 252393
	L1D_total_cache_accesses = 1164713
	L1D_total_cache_misses = 576925
	L1D_total_cache_miss_rate = 0.4953
	L1D_total_cache_pending_hits = 18203
	L1D_total_cache_reservation_fails = 3803481
	L1D_cache_data_port_util = 0.104
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 117231
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 564483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 172860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1434852
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116751
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 404065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2368629
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 789498
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2235, 1970, 2284, 2230, 2251, 2161, 1958, 2306, 2167, 2021, 2094, 1947, 2099, 2646, 2370, 1958, 1999, 2095, 2113, 2188, 1966, 2196, 2361, 1930, 2418, 2025, 2378, 2060, 2272, 2029, 2008, 1721, 1914, 1630, 2031, 1390, 2025, 2385, 1930, 1793, 1279, 1533, 1777, 1639, 1674, 1770, 1545, 1905, 
gpgpu_n_tot_thrd_icount = 46789280
gpgpu_n_tot_w_icount = 1462165
gpgpu_n_stall_shd_mem = 4610137
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 172860
gpgpu_n_mem_write_global = 409359
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1828239
gpgpu_n_store_insn = 667391
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1335766
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4606726
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7896404	W0_Idle:560166	W0_Scoreboard:1023095	W1:351444	W2:164311	W3:107317	W4:77472	W5:61365	W6:52359	W7:47064	W8:44516	W9:41035	W10:36199	W11:33912	W12:30740	W13:26683	W14:23400	W15:19887	W16:17805	W17:14371	W18:12972	W19:13841	W20:12696	W21:11328	W22:12913	W23:13855	W24:12151	W25:12805	W26:10217	W27:7599	W28:4383	W29:2229	W30:790	W31:134	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1382880 {8:172860,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16393400 {40:409106,72:82,136:171,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23508960 {136:172860,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3274872 {8:409359,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 640 
maxdqlatency = 0 
maxmflatency = 1329 
averagemflatency = 334 
max_icnt2mem_latency = 851 
max_icnt2sh_latency = 379830 
mrq_lat_table:29471 	3577 	1015 	2099 	3513 	648 	348 	120 	1 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158386 	383657 	40184 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14466 	4546 	32347 	276459 	144927 	108807 	742 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	28245 	70859 	68045 	5705 	21 	0 	0 	2 	9 	35 	924 	10465 	30440 	88518 	182974 	95992 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        25        35        32        27        34        32        32        28        33        31        32        34        33        33 
dram[1]:        34        36        33        29        30        25        32        32        32        30        31        31        34        33        38        38 
dram[2]:        34        39        35        37        24        20        32        32        32        32        31        26        32        36        40        40 
dram[3]:        32        32        27        31        33        25        28        32        32        32        24        24        32        32        34        43 
dram[4]:        32        32        32        32        30        32        32        32        32        32        28        32        32        33        32        32 
dram[5]:        33        31        32        29        32        30        30        34        24        29        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     25209     42756     28334     56945     52969     41997     58786     49828     54839     38908     48855     44479     43779     50300     44583     44894 
dram[1]:     32066     42765     54740     34421     51820     52336     42976     45229     53827     74484     64977     51307     53981     47072     49219     57950 
dram[2]:     43513     30306     54746     56170     44131     52316     43227     32537     34115     38353     44282     49349     41008     43642     55657     64232 
dram[3]:     23787     25751     30193     56299     51383     52904     34642     51715     49465     34100     30168     37006     56032     48213     48625     58074 
dram[4]:     39914     39359     43241     56100     47534     53965     48545     68205     39059     25194     36056     40072     48306     43147     41537     44558 
dram[5]:     28613     28316     56144     56981     61674     49909     39879     63355     44877     32059     31530     35978     46383     53496     61658     58156 
average row accesses per activate:
dram[0]:  3.577236  3.604651  3.702290  4.060870  4.371428  4.150443  5.247312  4.095652  4.650486  4.896907  4.590362  4.096774  5.649123  5.622951  7.853659  7.904762 
dram[1]:  4.626263  5.134831  5.166667  4.085470  4.078948  3.836066  5.134021  3.938462  4.910000  4.603961  5.171052  4.797468  5.138462  5.360656  7.000000  8.525000 
dram[2]:  4.052631  4.100917  4.256881  4.656566  4.060870  3.782258  5.376344  5.720930  4.961905  4.032787  4.651163  3.865385  6.240741  7.674418 11.366667  8.512820 
dram[3]:  4.218182  4.017241  4.544554  4.299066  6.013699  4.355140  5.010417  4.288288  4.000000  4.579439  4.080808  4.082474  5.785714  5.689655  6.653846  8.375000 
dram[4]:  5.916667  5.736842  4.747368  4.036364  4.925532  5.034091  4.258621  5.238636  5.654762  5.347368  5.820896  7.230769  5.888889  6.018868 11.310345  8.486486 
dram[5]:  4.207547  4.327103  4.177570  3.453125  4.626263  4.108108  5.300000  5.853659  4.110169  4.173913  5.213333  4.488889  6.035714  5.500000  7.642857  6.037037 
average row locality = 40796/8467 = 4.818235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       357       364       387       386       381       380       427       407       418       419       355       356       314       331       322       331 
dram[1]:       361       369       372       378       383       386       424       444       433       414       361       350       328       323       343       341 
dram[2]:       374       365       382       368       382       389       426       421       446       431       371       368       335       327       341       332 
dram[3]:       366       364       374       375       360       381       419       411       431       429       371       363       319       326       346       335 
dram[4]:       354       359       365       368       381       371       421       404       425       434       367       348       314       315       328       314 
dram[5]:       367       370       363       365       377       386       408       418       428       424       370       368       328       326       321       325 
total reads: 35785
bank skew: 446/314 = 1.42
chip skew: 6058/5868 = 1.03
number of total write accesses:
dram[0]:        83       101        98        81        78        89        61        64        61        56        26        25         8        12         0         1 
dram[1]:        97        88        93       100        82        82        74        68        58        51        32        29         6         4         0         0 
dram[2]:        88        82        82        93        85        80        74        71        75        61        29        34         2         3         0         0 
dram[3]:        98       102        85        85        79        85        62        65        69        61        33        33         5         4         0         0 
dram[4]:        72        77        86        76        82        72        73        57        50        74        23        28         4         4         0         0 
dram[5]:        79        93        84        77        81        70        69        62        57        56        21        36        10         4         0         1 
total reads: 5011
min_bank_accesses = 0!
chip skew: 866/778 = 1.11
average mf latency per bank:
dram[0]:       2107      2041      2368      2557      2608      2464      2453      2559      2199      2252      7136      7309     10757     10009      8425      8001
dram[1]:       2084      2153      2484      2488      2631      2577      2445      2514      2266      2366      6899      7532     10066     10561      7943      7847
dram[2]:       2117      2060      2514      2438      2558      2481      2396      2419      2227      2251      6773      7182     10173     10322      7869      8141
dram[3]:       2105      2028      2525      2570      2718      2441      2496      2489      2198      2231      6649      7114     10611      9970      7839      8040
dram[4]:       2830      2172      3193      2638      3234      2654      3178      2540      3041      2148     50861      7559     14316     10757     10749      8565
dram[5]:       2155      2138      2606      2725      2541      2598      2518      2499      2216      2360      7198      7104     10189     10378      8240      8317
maximum mf latency per bank:
dram[0]:        846       791       874       835       909       800       773       815       788       856       894       913       798       866       847       842
dram[1]:        773       989       816       836       857       875       819       798       841       830       907       889       850       764       858       809
dram[2]:        930       812       838       770      1015       926       850       810       857       836       960       896       985       974       895       836
dram[3]:        871       799      1005       873       837       721       876       795       885       812       826      1017      1022       885       924       815
dram[4]:        969       793      1000       830       920       866      1048       880      1329       832      1043       867      1029       910       995       869
dram[5]:        860       878       925       923       792       941       785       998       843       819       832       841       884       860       792       854

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501848 n_nop=485845 n_act=1501 n_pre=1485 n_req=6779 n_rd=11870 n_write=1147 bw_util=0.05188
n_activity=99577 dram_eff=0.2614
bk0: 714a 495863i bk1: 728a 495351i bk2: 774a 495327i bk3: 772a 495548i bk4: 762a 495867i bk5: 760a 495528i bk6: 854a 495917i bk7: 814a 494972i bk8: 836a 496231i bk9: 838a 496438i bk10: 710a 496962i bk11: 712a 496907i bk12: 628a 498136i bk13: 662a 498010i bk14: 644a 498881i bk15: 662a 498713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0866497
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501848 n_nop=485810 n_act=1429 n_pre=1413 n_req=6874 n_rd=12020 n_write=1176 bw_util=0.05259
n_activity=97938 dram_eff=0.2695
bk0: 722a 496304i bk1: 738a 496499i bk2: 744a 496377i bk3: 756a 495487i bk4: 766a 495818i bk5: 772a 495207i bk6: 848a 495675i bk7: 888a 494521i bk8: 866a 496115i bk9: 828a 496261i bk10: 722a 497183i bk11: 700a 497266i bk12: 656a 498160i bk13: 646a 498049i bk14: 686a 498382i bk15: 682a 498779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0728089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501848 n_nop=485731 n_act=1432 n_pre=1416 n_req=6917 n_rd=12116 n_write=1153 bw_util=0.05288
n_activity=99348 dram_eff=0.2671
bk0: 748a 496204i bk1: 730a 496421i bk2: 764a 495939i bk3: 736a 495856i bk4: 764a 495582i bk5: 778a 495293i bk6: 852a 495670i bk7: 842a 495386i bk8: 892a 495618i bk9: 862a 495438i bk10: 742a 496996i bk11: 736a 496364i bk12: 670a 498136i bk13: 654a 498153i bk14: 682a 498941i bk15: 664a 498953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501848 n_nop=485834 n_act=1455 n_pre=1439 n_req=6836 n_rd=11940 n_write=1180 bw_util=0.05229
n_activity=100678 dram_eff=0.2606
bk0: 732a 496177i bk1: 728a 495764i bk2: 748a 496409i bk3: 750a 495741i bk4: 720a 496723i bk5: 762a 495700i bk6: 838a 496087i bk7: 822a 495641i bk8: 862a 495356i bk9: 858a 496002i bk10: 742a 496752i bk11: 726a 496636i bk12: 638a 498422i bk13: 652a 498270i bk14: 692a 498489i bk15: 670a 498988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0647288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501848 n_nop=486668 n_act=1210 n_pre=1194 n_req=6646 n_rd=11736 n_write=1040 bw_util=0.05092
n_activity=97361 dram_eff=0.2624
bk0: 708a 497623i bk1: 718a 497225i bk2: 730a 496580i bk3: 736a 496122i bk4: 762a 496624i bk5: 742a 496529i bk6: 842a 494870i bk7: 808a 496195i bk8: 850a 495761i bk9: 868a 495925i bk10: 734a 497285i bk11: 696a 497687i bk12: 628a 498161i bk13: 630a 497976i bk14: 656a 498685i bk15: 628a 498469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0930481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501848 n_nop=486005 n_act=1440 n_pre=1424 n_req=6744 n_rd=11888 n_write=1091 bw_util=0.05172
n_activity=97543 dram_eff=0.2661
bk0: 734a 496461i bk1: 740a 495998i bk2: 726a 496256i bk3: 730a 495506i bk4: 754a 496087i bk5: 772a 495712i bk6: 816a 496064i bk7: 836a 496418i bk8: 856a 495272i bk9: 848a 495634i bk10: 740a 497528i bk11: 736a 496916i bk12: 656a 498309i bk13: 652a 498015i bk14: 642a 498791i bk15: 650a 498570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0754312

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44964, Miss = 2961, Miss_rate = 0.066, Pending_hits = 9, Reservation_fails = 293
L2_cache_bank[1]: Access = 45267, Miss = 2974, Miss_rate = 0.066, Pending_hits = 6, Reservation_fails = 208
L2_cache_bank[2]: Access = 44933, Miss = 3005, Miss_rate = 0.067, Pending_hits = 21, Reservation_fails = 115
L2_cache_bank[3]: Access = 45988, Miss = 3005, Miss_rate = 0.065, Pending_hits = 6, Reservation_fails = 6
L2_cache_bank[4]: Access = 45118, Miss = 3057, Miss_rate = 0.068, Pending_hits = 6, Reservation_fails = 115
L2_cache_bank[5]: Access = 45096, Miss = 3001, Miss_rate = 0.067, Pending_hits = 8, Reservation_fails = 666
L2_cache_bank[6]: Access = 45117, Miss = 2986, Miss_rate = 0.066, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 45030, Miss = 2984, Miss_rate = 0.066, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 84399, Miss = 2955, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 134
L2_cache_bank[9]: Access = 45467, Miss = 2913, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 456
L2_cache_bank[10]: Access = 45493, Miss = 2962, Miss_rate = 0.065, Pending_hits = 13, Reservation_fails = 56
L2_cache_bank[11]: Access = 45422, Miss = 2982, Miss_rate = 0.066, Pending_hits = 3, Reservation_fails = 40
L2_total_cache_accesses = 582294
L2_total_cache_misses = 35785
L2_total_cache_miss_rate = 0.0615
L2_total_cache_pending_hits = 92
L2_total_cache_reservation_fails = 2089
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 140232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1747
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3168
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.214
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=1274004
icnt_total_pkts_simt_to_mem=992248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9244
	minimum = 6
	maximum = 715
Network latency average = 35.5817
	minimum = 6
	maximum = 488
Slowest packet = 621458
Flit latency average = 29.5267
	minimum = 6
	maximum = 488
Slowest flit = 2217281
Fragmentation average = 0.0588849
	minimum = 0
	maximum = 329
Injected packet rate average = 0.11452
	minimum = 0.101173 (at node 0)
	maximum = 0.207755 (at node 23)
Accepted packet rate average = 0.11452
	minimum = 0.101173 (at node 0)
	maximum = 0.207755 (at node 23)
Injected flit rate average = 0.236379
	minimum = 0.164372 (at node 0)
	maximum = 0.39327 (at node 23)
Accepted flit rate average= 0.236379
	minimum = 0.19094 (at node 22)
	maximum = 0.369231 (at node 23)
Injected packet length average = 2.06408
Accepted packet length average = 2.06408
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.0238 (6 samples)
	minimum = 6 (6 samples)
	maximum = 290.333 (6 samples)
Network latency average = 20.4452 (6 samples)
	minimum = 6 (6 samples)
	maximum = 222.167 (6 samples)
Flit latency average = 17.7986 (6 samples)
	minimum = 6 (6 samples)
	maximum = 220.167 (6 samples)
Fragmentation average = 0.0157818 (6 samples)
	minimum = 0 (6 samples)
	maximum = 116 (6 samples)
Injected packet rate average = 0.0592215 (6 samples)
	minimum = 0.0474317 (6 samples)
	maximum = 0.136063 (6 samples)
Accepted packet rate average = 0.0592215 (6 samples)
	minimum = 0.0474317 (6 samples)
	maximum = 0.136063 (6 samples)
Injected flit rate average = 0.117984 (6 samples)
	minimum = 0.0790595 (6 samples)
	maximum = 0.224636 (6 samples)
Accepted flit rate average = 0.117984 (6 samples)
	minimum = 0.0912897 (6 samples)
	maximum = 0.257747 (6 samples)
Injected packet size average = 1.99225 (6 samples)
Accepted packet size average = 1.99225 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 0 sec (240 sec)
gpgpu_simulation_rate = 56752 (inst/sec)
gpgpu_simulation_rate = 1584 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,380191)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,380191)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,380191)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,380191)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,380191)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,380191)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,380191)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(32,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(19,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(62,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(55,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 380691  inst.: 13924846 (ipc=608.7) sim_rate=57779 (inst/sec) elapsed = 0:0:04:01 / Wed Apr 17 12:26:53 2019
GPGPU-Sim uArch: cycles simulated: 381691  inst.: 13949534 (ipc=219.3) sim_rate=57642 (inst/sec) elapsed = 0:0:04:02 / Wed Apr 17 12:26:54 2019
GPGPU-Sim uArch: cycles simulated: 383191  inst.: 13979093 (ipc=119.5) sim_rate=57527 (inst/sec) elapsed = 0:0:04:03 / Wed Apr 17 12:26:55 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(21,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 384191  inst.: 14008738 (ipc=97.1) sim_rate=57412 (inst/sec) elapsed = 0:0:04:04 / Wed Apr 17 12:26:56 2019
GPGPU-Sim uArch: cycles simulated: 385691  inst.: 14049557 (ipc=78.0) sim_rate=57345 (inst/sec) elapsed = 0:0:04:05 / Wed Apr 17 12:26:57 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6573,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6574,380191)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6695,380191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6696,380191)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6733,380191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6734,380191)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6885,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6886,380191)
GPGPU-Sim uArch: cycles simulated: 387191  inst.: 14098076 (ipc=68.2) sim_rate=57309 (inst/sec) elapsed = 0:0:04:06 / Wed Apr 17 12:26:58 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7080,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7081,380191)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(81,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7311,380191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7312,380191)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7444,380191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7445,380191)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7557,380191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7558,380191)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7845,380191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7846,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7890,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7891,380191)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7995,380191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7996,380191)
GPGPU-Sim uArch: cycles simulated: 388191  inst.: 14141484 (ipc=65.1) sim_rate=57252 (inst/sec) elapsed = 0:0:04:07 / Wed Apr 17 12:26:59 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8088,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8089,380191)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8216,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8217,380191)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8290,380191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8291,380191)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8429,380191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8430,380191)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8433,380191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8434,380191)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8501,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8502,380191)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8620,380191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8621,380191)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8621,380191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8622,380191)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8653,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8654,380191)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8753,380191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8754,380191)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8776,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8777,380191)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(104,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8977,380191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8978,380191)
GPGPU-Sim uArch: cycles simulated: 389191  inst.: 14206036 (ipc=65.1) sim_rate=57282 (inst/sec) elapsed = 0:0:04:08 / Wed Apr 17 12:27:00 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9227,380191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9228,380191)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9232,380191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9233,380191)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9361,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9362,380191)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9578,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9579,380191)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9657,380191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9658,380191)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9788,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9789,380191)
GPGPU-Sim uArch: cycles simulated: 390691  inst.: 14287041 (ipc=63.5) sim_rate=57377 (inst/sec) elapsed = 0:0:04:09 / Wed Apr 17 12:27:01 2019
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(66,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10750,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(10751,380191)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10793,380191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10794,380191)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (11116,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(11117,380191)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11405,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11406,380191)
GPGPU-Sim uArch: cycles simulated: 391691  inst.: 14344275 (ipc=62.9) sim_rate=57377 (inst/sec) elapsed = 0:0:04:10 / Wed Apr 17 12:27:02 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11523,380191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11524,380191)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11756,380191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11757,380191)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (11870,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(11871,380191)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11917,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11918,380191)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11959,380191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(11960,380191)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12019,380191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12020,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12147,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12148,380191)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(83,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12189,380191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12190,380191)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12256,380191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12257,380191)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12290,380191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12291,380191)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12349,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12350,380191)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12352,380191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12353,380191)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12404,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12405,380191)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12473,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12474,380191)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (12491,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(12492,380191)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (12527,380191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(12528,380191)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12692,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12693,380191)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12711,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(12712,380191)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12772,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12773,380191)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12831,380191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12832,380191)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12843,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12844,380191)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12856,380191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12857,380191)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12858,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12859,380191)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12943,380191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12944,380191)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12964,380191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(12965,380191)
GPGPU-Sim uArch: cycles simulated: 393191  inst.: 14480264 (ipc=66.1) sim_rate=57690 (inst/sec) elapsed = 0:0:04:11 / Wed Apr 17 12:27:03 2019
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(147,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13038,380191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13039,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13066,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13066,380191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13067,380191)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13067,380191)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13069,380191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13070,380191)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13083,380191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13084,380191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13220,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13221,380191)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13247,380191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13248,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13274,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13275,380191)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13349,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13350,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13453,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13454,380191)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13489,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13490,380191)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13492,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13493,380191)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13531,380191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13532,380191)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13575,380191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13576,380191)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (13604,380191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(13605,380191)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (13652,380191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(13653,380191)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13663,380191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13664,380191)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13676,380191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13677,380191)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (13709,380191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(13710,380191)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13736,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(13737,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (13779,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(13780,380191)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13804,380191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13805,380191)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(168,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13840,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13841,380191)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13845,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13846,380191)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13846,380191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13847,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13890,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13891,380191)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13893,380191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13894,380191)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13924,380191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13925,380191)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13984,380191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13985,380191)
GPGPU-Sim uArch: cycles simulated: 394191  inst.: 14606547 (ipc=70.4) sim_rate=57962 (inst/sec) elapsed = 0:0:04:12 / Wed Apr 17 12:27:04 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14001,380191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14002,380191)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14018,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14019,380191)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14044,380191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14045,380191)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14080,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14081,380191)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14121,380191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14122,380191)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14254,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14255,380191)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14262,380191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14263,380191)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14284,380191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14285,380191)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14294,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14295,380191)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14320,380191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14321,380191)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14493,380191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14494,380191)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14548,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14549,380191)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14584,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14585,380191)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(187,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14632,380191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14633,380191)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14795,380191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14796,380191)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14824,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14824,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14825,380191)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14825,380191)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14830,380191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(14831,380191)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14844,380191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14845,380191)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14887,380191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14888,380191)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14979,380191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14980,380191)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14997,380191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14998,380191)
GPGPU-Sim uArch: cycles simulated: 395191  inst.: 14712393 (ipc=72.8) sim_rate=58151 (inst/sec) elapsed = 0:0:04:13 / Wed Apr 17 12:27:05 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15000,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15001,380191)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15046,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(15047,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15072,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15073,380191)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15075,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15076,380191)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15104,380191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15105,380191)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15156,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(15157,380191)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15158,380191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(15159,380191)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15201,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15202,380191)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15217,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15217,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15218,380191)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15218,380191)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15271,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(15272,380191)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15291,380191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15292,380191)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15337,380191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(15338,380191)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(211,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15383,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15384,380191)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15397,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(15398,380191)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15417,380191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15418,380191)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15435,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15436,380191)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15438,380191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(15439,380191)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15468,380191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15469,380191)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15495,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15496,380191)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15512,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(15513,380191)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15526,380191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(15527,380191)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15529,380191), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(15530,380191)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15552,380191), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15553,380191)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15597,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15598,380191)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15628,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(15629,380191)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15632,380191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(15633,380191)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15657,380191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(15658,380191)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15677,380191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(15678,380191)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15681,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(15682,380191)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15732,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15733,380191)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15743,380191), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15744,380191)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15774,380191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15775,380191)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15821,380191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15822,380191)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15858,380191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15859,380191)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(226,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15915,380191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15916,380191)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15938,380191), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(15939,380191)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15944,380191), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15945,380191)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15967,380191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15968,380191)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15970,380191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15971,380191)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15979,380191), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15980,380191)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15994,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15995,380191)
GPGPU-Sim uArch: cycles simulated: 396191  inst.: 14873138 (ipc=78.3) sim_rate=58555 (inst/sec) elapsed = 0:0:04:14 / Wed Apr 17 12:27:06 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16006,380191), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16007,380191)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16045,380191), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16046,380191)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16070,380191), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16071,380191)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (16106,380191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(16107,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16163,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16164,380191)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16173,380191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(16174,380191)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16233,380191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16234,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16243,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16244,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16252,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16253,380191)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16266,380191), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16267,380191)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16270,380191), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16271,380191)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16286,380191), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(16287,380191)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16328,380191), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16329,380191)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16349,380191), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16350,380191)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (16364,380191), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(16365,380191)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16415,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16459,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16486,380191), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 396691  inst.: 14949246 (ipc=80.5) sim_rate=58624 (inst/sec) elapsed = 0:0:04:15 / Wed Apr 17 12:27:07 2019
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(246,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16556,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (16559,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16566,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16611,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16621,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16639,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16643,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16646,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16707,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16709,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16725,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16730,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16743,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16748,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16799,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16822,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16824,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16847,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16878,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16895,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16900,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (16949,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16983,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17062,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17101,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17105,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17111,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17117,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17198,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17216,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17219,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17241,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17269,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17321,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17321,380191), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17331,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17332,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17359,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17383,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17389,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17404,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17421,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17430,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17432,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17468,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17470,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17501,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17515,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17539,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17546,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17653,380191), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (17659,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17677,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17686,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17721,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17727,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17731,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17737,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17739,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17753,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17760,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17789,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17805,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17811,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17856,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17883,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18018,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18020,380191), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18022,380191), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18040,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18066,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18088,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (18094,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18110,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18131,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18148,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18205,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18210,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18211,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18253,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18337,380191), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18356,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18410,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18467,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18547,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18721,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18798,380191), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 18799
gpu_sim_insn = 1359549
gpu_ipc =      72.3203
gpu_tot_sim_cycle = 398990
gpu_tot_sim_insn = 14980069
gpu_tot_ipc =      37.5450
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 322448
gpu_stall_icnt2sh    = 1192750
gpu_total_sim_rate=58745

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 895629
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 81568, Miss = 39600, Miss_rate = 0.485, Pending_hits = 1365, Reservation_fails = 261564
	L1D_cache_core[1]: Access = 81785, Miss = 39543, Miss_rate = 0.483, Pending_hits = 1323, Reservation_fails = 262597
	L1D_cache_core[2]: Access = 83529, Miss = 40571, Miss_rate = 0.486, Pending_hits = 1405, Reservation_fails = 263246
	L1D_cache_core[3]: Access = 84068, Miss = 41000, Miss_rate = 0.488, Pending_hits = 1400, Reservation_fails = 262850
	L1D_cache_core[4]: Access = 82433, Miss = 40069, Miss_rate = 0.486, Pending_hits = 1414, Reservation_fails = 262822
	L1D_cache_core[5]: Access = 81325, Miss = 39554, Miss_rate = 0.486, Pending_hits = 1361, Reservation_fails = 263421
	L1D_cache_core[6]: Access = 82455, Miss = 39936, Miss_rate = 0.484, Pending_hits = 1369, Reservation_fails = 259623
	L1D_cache_core[7]: Access = 82623, Miss = 40193, Miss_rate = 0.486, Pending_hits = 1372, Reservation_fails = 263022
	L1D_cache_core[8]: Access = 79228, Miss = 38755, Miss_rate = 0.489, Pending_hits = 1387, Reservation_fails = 254610
	L1D_cache_core[9]: Access = 81694, Miss = 39744, Miss_rate = 0.486, Pending_hits = 1415, Reservation_fails = 261903
	L1D_cache_core[10]: Access = 82320, Miss = 39667, Miss_rate = 0.482, Pending_hits = 1366, Reservation_fails = 259713
	L1D_cache_core[11]: Access = 80473, Miss = 39200, Miss_rate = 0.487, Pending_hits = 1420, Reservation_fails = 262641
	L1D_cache_core[12]: Access = 84886, Miss = 41277, Miss_rate = 0.486, Pending_hits = 1420, Reservation_fails = 263669
	L1D_cache_core[13]: Access = 82046, Miss = 39908, Miss_rate = 0.486, Pending_hits = 1361, Reservation_fails = 262741
	L1D_cache_core[14]: Access = 80183, Miss = 39221, Miss_rate = 0.489, Pending_hits = 1358, Reservation_fails = 260230
	L1D_total_cache_accesses = 1230616
	L1D_total_cache_misses = 598238
	L1D_total_cache_miss_rate = 0.4861
	L1D_total_cache_pending_hits = 20736
	L1D_total_cache_reservation_fails = 3924652
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 126509
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 605609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 191065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1554145
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126029
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2370507
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 894637
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2522, 2218, 2543, 2525, 2409, 2431, 2212, 2532, 2426, 2297, 2356, 2214, 2432, 2839, 2607, 2234, 2304, 2350, 2262, 2364, 2150, 2344, 2578, 2207, 2718, 2346, 2656, 2225, 2561, 2323, 2175, 2031, 2061, 1782, 2419, 1564, 2254, 2713, 2228, 2041, 1534, 1670, 2043, 1861, 1880, 1940, 1778, 2127, 
gpgpu_n_tot_thrd_icount = 52493856
gpgpu_n_tot_w_icount = 1640433
gpgpu_n_stall_shd_mem = 4766503
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 191065
gpgpu_n_mem_write_global = 413435
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1968754
gpgpu_n_store_insn = 680436
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1485483
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4763092
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8135273	W0_Idle:566264	W0_Scoreboard:1147526	W1:414312	W2:189379	W3:123568	W4:89658	W5:70297	W6:58309	W7:51285	W8:47718	W9:42943	W10:37334	W11:35027	W12:31636	W13:27390	W14:23844	W15:20367	W16:18355	W17:14812	W18:13268	W19:14115	W20:12956	W21:11473	W22:12968	W23:13967	W24:12162	W25:12846	W26:10217	W27:7599	W28:4383	W29:2229	W30:790	W31:134	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1528520 {8:191065,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16556440 {40:413182,72:82,136:171,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25984840 {136:191065,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3307480 {8:413435,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 640 
maxdqlatency = 0 
maxmflatency = 1329 
averagemflatency = 335 
max_icnt2mem_latency = 851 
max_icnt2sh_latency = 397103 
mrq_lat_table:34970 	3986 	1311 	2532 	4395 	1172 	709 	250 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	164687 	396047 	43774 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24295 	5843 	34109 	280488 	148225 	110846 	769 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30046 	80749 	74337 	5927 	21 	0 	0 	2 	9 	35 	924 	10465 	30440 	88518 	182974 	100068 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        25        35        32        27        34        32        32        28        33        31        32        34        33        33 
dram[1]:        34        36        33        29        30        25        32        32        32        30        31        31        34        33        38        38 
dram[2]:        34        39        35        37        24        20        32        32        32        32        31        26        32        36        40        40 
dram[3]:        32        32        27        31        33        25        28        32        32        32        24        24        32        32        34        43 
dram[4]:        32        32        32        32        30        32        32        32        32        32        28        32        32        33        32        32 
dram[5]:        33        31        32        29        32        30        30        34        24        29        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     25209     42756     28334     56945     52969     41997     58786     49828     54839     38908     48855     44479     43779     50300     44583     44894 
dram[1]:     32066     42765     54740     34421     51820     52336     42976     45229     53827     74484     64977     51307     53981     47072     49219     57950 
dram[2]:     43513     30306     54746     56170     44131     52316     43227     32537     34115     38353     44282     49349     41008     43642     55657     64232 
dram[3]:     23787     25751     30193     56299     51383     52904     34642     51715     49465     34100     30168     37006     56032     48213     48625     58074 
dram[4]:     39914     39359     43241     56100     47534     53965     48545     68205     39059     25194     36056     40072     48306     43147     41537     44558 
dram[5]:     28613     28316     56144     56981     61674     49909     39879     63355     44877     32059     31530     35978     46383     53496     61658     58156 
average row accesses per activate:
dram[0]:  3.374193  3.468354  3.391566  3.856115  4.272000  4.138462  5.372727  4.092857  4.246377  4.626016  4.025000  3.478873  4.363636  4.425743  7.125000  7.181818 
dram[1]:  4.152672  4.623931  4.495798  3.772414  3.877698  3.825175  4.800000  3.967105  4.338235  4.203008  4.286885  4.298245  4.140187  4.074766  6.117647  8.346939 
dram[2]:  4.029630  3.984496  4.214286  4.385246  3.962121  3.872340  5.276786  5.366972  4.580883  4.096552  3.920635  3.558621  4.653061  5.081395  9.130435  7.673077 
dram[3]:  4.135338  3.845070  4.074627  4.067669  5.604395  4.128788  4.596774  4.187970  3.660494  4.076923  3.588652  3.618705  4.610526  4.577320  5.985916  8.458333 
dram[4]:  5.343750  5.371134  4.341464  3.527027  4.756757  4.747748  4.286765  5.398058  5.034782  5.245614  4.622642  5.551724  4.932584  4.755556 10.783784  8.613636 
dram[5]:  4.204724  4.224806  3.778571  3.339623  4.736842  4.298387  5.017857  5.568627  3.654088  3.790850  4.161017  3.916031  4.835165  4.203884  7.860000  6.915254 
average row locality = 49340/11095 = 4.447048
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       423       431       447       435       444       444       516       494       497       492       438       444       407       421       398       394 
dram[1]:       427       436       424       431       444       458       493       526       511       485       466       443       420       418       416       409 
dram[2]:       439       415       433       425       431       457       502       503       519       507       452       463       434       418       420       399 
dram[3]:       433       426       443       435       423       452       492       480       500       498       453       453       417       422       425       406 
dram[4]:       416       426       429       426       443       442       495       481       498       499       447       437       418       406       399       379 
dram[5]:       438       435       423       429       449       457       480       491       500       499       451       455       416       411       393       407 
total reads: 42882
bank skew: 526/379 = 1.39
chip skew: 7217/7041 = 1.02
number of total write accesses:
dram[0]:       100       117       116       101        90        94        75        79        89        77        45        50        25        26         1         1 
dram[1]:       117       105       111       116        95        89        83        77        79        74        57        47        23        18         0         0 
dram[2]:       105        99        98       110        92        89        89        82       104        87        42        53        22        19         0         0 
dram[3]:       117       120       103       106        87        93        78        77        93        85        53        50        21        22         0         0 
dram[4]:        97        95       105        96        85        85        88        75        81        99        43        46        21        22         0         0 
dram[5]:        96       110       106       102        91        76        82        77        81        81        40        58        24        22         0         1 
total reads: 6458
min_bank_accesses = 0!
chip skew: 1105/1038 = 1.06
average mf latency per bank:
dram[0]:       1839      1783      2095      2282      2298      2194      2093      2168      1860      1941      5788      5776      8307      7948      7402      7284
dram[1]:       1814      1878      2210      2230      2318      2257      2166      2188      1948      2025      5340      5987      7847      8183      7149      7117
dram[2]:       1856      1849      2254      2167      2326      2194      2090      2102      1919      1925      5629      5774      7799      8161      6972      7523
dram[3]:       1833      1784      2187      2240      2395      2143      2161      2176      1902      1927      5443      5744      8124      7699      6980      7227
dram[4]:       2432      1896      2768      2303      2898      2299      2761      2178      2567      1881     41062      6073     10771      8369      9653      7840
dram[5]:       1854      1883      2253      2348      2206      2278      2195      2178      1905      2022      5893      5761      8084      8249      7365      7368
maximum mf latency per bank:
dram[0]:        846       791       874       835       909       800       773       815       840       856       894       913       798       866       847       842
dram[1]:        773       989       816       860       857       875       819       798       841       830       907       889       850       764       858       809
dram[2]:        930       812       838       817      1015       926       850       810       857       836       960       896       985       974       895       851
dram[3]:        871       799      1005       873       837       877       876       795       885       812       826      1017      1022       885       924       815
dram[4]:        969       793      1000       923       920       866      1048       880      1329       832      1043       867      1029       910       995       869
dram[5]:        860       878       925       923       792       941       823       998       851       978       832       881       884       879       792       854

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526662 n_nop=506914 n_act=1957 n_pre=1941 n_req=8211 n_rd=14250 n_write=1600 bw_util=0.06019
n_activity=115526 dram_eff=0.2744
bk0: 846a 518325i bk1: 862a 518689i bk2: 894a 518118i bk3: 870a 518912i bk4: 888a 519057i bk5: 888a 518758i bk6: 1032a 518303i bk7: 988a 517655i bk8: 994a 518394i bk9: 984a 518850i bk10: 876a 519612i bk11: 888a 518752i bk12: 814a 520500i bk13: 842a 520533i bk14: 796a 522389i bk15: 788a 522310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138802
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526662 n_nop=506862 n_act=1902 n_pre=1886 n_req=8298 n_rd=14414 n_write=1598 bw_util=0.06081
n_activity=114153 dram_eff=0.2805
bk0: 854a 519243i bk1: 872a 519923i bk2: 848a 519564i bk3: 862a 518909i bk4: 888a 519209i bk5: 916a 518796i bk6: 986a 519088i bk7: 1052a 517335i bk8: 1022a 518833i bk9: 970a 519090i bk10: 932a 519313i bk11: 886a 520130i bk12: 840a 520796i bk13: 836a 520286i bk14: 832a 522098i bk15: 818a 522704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0946812
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526662 n_nop=506963 n_act=1840 n_pre=1824 n_req=8308 n_rd=14434 n_write=1601 bw_util=0.06089
n_activity=114279 dram_eff=0.2806
bk0: 878a 519543i bk1: 830a 519529i bk2: 866a 519377i bk3: 850a 518851i bk4: 862a 519338i bk5: 914a 518880i bk6: 1004a 518621i bk7: 1006a 518136i bk8: 1038a 518534i bk9: 1014a 517991i bk10: 904a 519789i bk11: 926a 518764i bk12: 868a 520105i bk13: 836a 520176i bk14: 840a 522507i bk15: 798a 522522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148532
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526662 n_nop=506899 n_act=1918 n_pre=1902 n_req=8263 n_rd=14316 n_write=1627 bw_util=0.06054
n_activity=116532 dram_eff=0.2736
bk0: 866a 519242i bk1: 852a 519071i bk2: 886a 519652i bk3: 870a 518955i bk4: 846a 520429i bk5: 904a 519108i bk6: 984a 519042i bk7: 960a 518906i bk8: 1000a 517943i bk9: 996a 518826i bk10: 906a 519582i bk11: 906a 519395i bk12: 834a 520927i bk13: 844a 520698i bk14: 850a 522013i bk15: 812a 522897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0864141
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526662 n_nop=507843 n_act=1607 n_pre=1591 n_req=8079 n_rd=14082 n_write=1539 bw_util=0.05932
n_activity=113113 dram_eff=0.2762
bk0: 832a 520842i bk1: 852a 520308i bk2: 858a 519357i bk3: 852a 518582i bk4: 886a 520496i bk5: 884a 519424i bk6: 990a 517725i bk7: 962a 518889i bk8: 996a 518244i bk9: 998a 518265i bk10: 894a 519915i bk11: 874a 519993i bk12: 836a 520692i bk13: 812a 520436i bk14: 798a 522634i bk15: 758a 522279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.152434
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526662 n_nop=507114 n_act=1871 n_pre=1855 n_req=8181 n_rd=14268 n_write=1554 bw_util=0.06008
n_activity=113329 dram_eff=0.2792
bk0: 876a 519979i bk1: 870a 519266i bk2: 846a 518940i bk3: 858a 518388i bk4: 898a 519864i bk5: 914a 519426i bk6: 960a 519075i bk7: 982a 519232i bk8: 1000a 517465i bk9: 998a 517340i bk10: 902a 519909i bk11: 910a 519470i bk12: 832a 521014i bk13: 822a 520088i bk14: 786a 522562i bk15: 814a 522245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.11215

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46803, Miss = 3570, Miss_rate = 0.076, Pending_hits = 9, Reservation_fails = 300
L2_cache_bank[1]: Access = 47114, Miss = 3555, Miss_rate = 0.075, Pending_hits = 7, Reservation_fails = 272
L2_cache_bank[2]: Access = 46745, Miss = 3601, Miss_rate = 0.077, Pending_hits = 23, Reservation_fails = 116
L2_cache_bank[3]: Access = 47782, Miss = 3606, Miss_rate = 0.075, Pending_hits = 6, Reservation_fails = 6
L2_cache_bank[4]: Access = 46886, Miss = 3630, Miss_rate = 0.077, Pending_hits = 7, Reservation_fails = 115
L2_cache_bank[5]: Access = 46982, Miss = 3587, Miss_rate = 0.076, Pending_hits = 8, Reservation_fails = 830
L2_cache_bank[6]: Access = 46940, Miss = 3586, Miss_rate = 0.076, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 46888, Miss = 3572, Miss_rate = 0.076, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 86538, Miss = 3545, Miss_rate = 0.041, Pending_hits = 3, Reservation_fails = 335
L2_cache_bank[9]: Access = 47311, Miss = 3496, Miss_rate = 0.074, Pending_hits = 5, Reservation_fails = 792
L2_cache_bank[10]: Access = 47297, Miss = 3550, Miss_rate = 0.075, Pending_hits = 13, Reservation_fails = 56
L2_cache_bank[11]: Access = 47289, Miss = 3584, Miss_rate = 0.076, Pending_hits = 3, Reservation_fails = 40
L2_total_cache_accesses = 604575
L2_total_cache_misses = 42882
L2_total_cache_miss_rate = 0.0709
L2_total_cache_pending_hits = 96
L2_total_cache_reservation_fails = 2862
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 151498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2519
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.215
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=1369105
icnt_total_pkts_simt_to_mem=1018605
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.3765
	minimum = 6
	maximum = 473
Network latency average = 27.6524
	minimum = 6
	maximum = 438
Slowest packet = 1173424
Flit latency average = 19.3028
	minimum = 6
	maximum = 438
Slowest flit = 2310252
Fragmentation average = 0.0437368
	minimum = 0
	maximum = 346
Injected packet rate average = 0.0877943
	minimum = 0.0754827 (at node 9)
	maximum = 0.113783 (at node 23)
Accepted packet rate average = 0.0877943
	minimum = 0.0754827 (at node 9)
	maximum = 0.113783 (at node 23)
Injected flit rate average = 0.239292
	minimum = 0.0888877 (at node 9)
	maximum = 0.432895 (at node 20)
Accepted flit rate average= 0.239292
	minimum = 0.109633 (at node 19)
	maximum = 0.362998 (at node 1)
Injected packet length average = 2.7256
Accepted packet length average = 2.7256
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.2171 (7 samples)
	minimum = 6 (7 samples)
	maximum = 316.429 (7 samples)
Network latency average = 21.4748 (7 samples)
	minimum = 6 (7 samples)
	maximum = 253 (7 samples)
Flit latency average = 18.0134 (7 samples)
	minimum = 6 (7 samples)
	maximum = 251.286 (7 samples)
Fragmentation average = 0.0197754 (7 samples)
	minimum = 0 (7 samples)
	maximum = 148.857 (7 samples)
Injected packet rate average = 0.0633033 (7 samples)
	minimum = 0.051439 (7 samples)
	maximum = 0.13288 (7 samples)
Accepted packet rate average = 0.0633033 (7 samples)
	minimum = 0.051439 (7 samples)
	maximum = 0.13288 (7 samples)
Injected flit rate average = 0.135314 (7 samples)
	minimum = 0.0804636 (7 samples)
	maximum = 0.254388 (7 samples)
Accepted flit rate average = 0.135314 (7 samples)
	minimum = 0.0939103 (7 samples)
	maximum = 0.272783 (7 samples)
Injected packet size average = 2.13755 (7 samples)
Accepted packet size average = 2.13755 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 15 sec (255 sec)
gpgpu_simulation_rate = 58745 (inst/sec)
gpgpu_simulation_rate = 1564 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,398990)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,398990)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,398990)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,398990)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,398990)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,398990)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,398990)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(10,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(14,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(76,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (375,398990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(376,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (398,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(399,398990)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (402,398990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(403,398990)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (411,398990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(412,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (488,398990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(489,398990)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (492,398990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(493,398990)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (495,398990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(496,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (499,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(500,398990)
GPGPU-Sim uArch: cycles simulated: 399490  inst.: 15269203 (ipc=578.3) sim_rate=59645 (inst/sec) elapsed = 0:0:04:16 / Wed Apr 17 12:27:08 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (501,398990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(502,398990)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (507,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (507,398990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(508,398990)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(508,398990)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (513,398990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(514,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (518,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(519,398990)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (519,398990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(520,398990)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (523,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (523,398990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(524,398990)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(524,398990)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (525,398990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(526,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (529,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(530,398990)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (532,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (532,398990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(533,398990)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(533,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (545,398990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(546,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (550,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(551,398990)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (551,398990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(552,398990)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (552,398990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(553,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (558,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(559,398990)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (560,398990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(561,398990)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (561,398990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(562,398990)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (563,398990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(564,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (565,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (565,398990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(566,398990)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(566,398990)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (566,398990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(567,398990)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (570,398990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(571,398990)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(96,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (576,398990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(577,398990)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (577,398990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(578,398990)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (578,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (578,398990), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(579,398990)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(580,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (583,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (583,398990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(584,398990)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(584,398990)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (587,398990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(588,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (593,398990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(594,398990)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (600,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (600,398990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(601,398990)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(601,398990)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (601,398990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(602,398990)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (629,398990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(630,398990)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (642,398990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(643,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (676,398990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(677,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (692,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(693,398990)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(133,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (792,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(793,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (795,398990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(796,398990)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (797,398990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(798,398990)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (805,398990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(806,398990)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (810,398990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(811,398990)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (811,398990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(812,398990)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (817,398990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(818,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (818,398990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(819,398990)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (821,398990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(822,398990)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (822,398990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(823,398990)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (842,398990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(843,398990)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (845,398990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(846,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (864,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(865,398990)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (866,398990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(867,398990)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (872,398990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(873,398990)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (873,398990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(874,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (886,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(887,398990)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (889,398990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(890,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (891,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (891,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(892,398990)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(892,398990)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (897,398990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(898,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (901,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(902,398990)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (902,398990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(903,398990)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (904,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (904,398990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(905,398990)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(905,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (908,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (908,398990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(909,398990)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(909,398990)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (911,398990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(912,398990)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (914,398990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(915,398990)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (915,398990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(916,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (919,398990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(920,398990)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(149,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (937,398990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(938,398990)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (943,398990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(944,398990)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (954,398990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(955,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (988,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (988,398990), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(989,398990)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(990,398990)
GPGPU-Sim uArch: cycles simulated: 399990  inst.: 15545205 (ipc=565.1) sim_rate=60487 (inst/sec) elapsed = 0:0:04:17 / Wed Apr 17 12:27:09 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1044,398990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1045,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1045,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1046,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1049,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1050,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1060,398990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1061,398990)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1066,398990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1067,398990)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1071,398990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1072,398990)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1074,398990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1075,398990)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1075,398990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1076,398990)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1078,398990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1079,398990)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1088,398990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1089,398990)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1102,398990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1103,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1106,398990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1107,398990)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1126,398990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1127,398990)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1127,398990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1128,398990)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(182,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1139,398990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1140,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1143,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1144,398990)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1147,398990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1148,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1150,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1151,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1158,398990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1159,398990)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1164,398990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1165,398990)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1167,398990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1168,398990)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1168,398990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1169,398990)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1170,398990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1171,398990)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1177,398990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1178,398990)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1183,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1183,398990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1184,398990)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1184,398990)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1185,398990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1186,398990)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1191,398990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1192,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1195,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1196,398990)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1197,398990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1198,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1198,398990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1199,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1214,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1214,398990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1215,398990)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1215,398990)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1218,398990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1219,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1232,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1233,398990)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1233,398990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1234,398990)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1255,398990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1256,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1258,398990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1259,398990)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1260,398990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1261,398990)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1267,398990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1268,398990)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1275,398990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1276,398990)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1280,398990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1281,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,398990)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(213,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1303,398990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1304,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1311,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1312,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1312,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1313,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1318,398990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1319,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1330,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1330,398990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1331,398990)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1331,398990)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1331,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1331,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1331,398990), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1332,398990)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1332,398990)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1333,398990)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1347,398990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1348,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1350,398990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1351,398990)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1362,398990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1363,398990)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1364,398990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1365,398990)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1384,398990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1385,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1394,398990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1395,398990)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1403,398990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1404,398990)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1407,398990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1408,398990)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1409,398990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1410,398990)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1416,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1417,398990)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1420,398990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1421,398990)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1425,398990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1426,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1426,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1427,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1431,398990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1432,398990)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1432,398990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1433,398990)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1439,398990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1440,398990)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1442,398990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1443,398990)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1451,398990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1452,398990)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1452,398990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1453,398990)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1460,398990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1461,398990)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1462,398990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1463,398990)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1464,398990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1465,398990)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(236,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1469,398990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1470,398990)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1474,398990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1475,398990)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1484,398990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1485,398990)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1485,398990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1486,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1495,398990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1496,398990)
GPGPU-Sim uArch: cycles simulated: 400490  inst.: 15807293 (ipc=551.5) sim_rate=61268 (inst/sec) elapsed = 0:0:04:18 / Wed Apr 17 12:27:10 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1505,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1505,398990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1506,398990)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1506,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1512,398990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1513,398990)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1513,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1513,398990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1514,398990)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1520,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1522,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1522,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1524,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1528,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1543,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1554,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1561,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1566,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1566,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1572,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1572,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1579,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1584,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1595,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1601,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1601,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1602,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1603,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1605,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1609,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1611,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1611,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1612,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1618,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1620,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1628,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1629,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1629,398990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1632,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1637,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1640,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1657,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1665,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1667,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1669,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1670,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1672,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1673,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1673,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1676,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1683,398990), 3 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(243,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1686,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1694,398990), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1704,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1704,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1713,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1714,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1714,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1716,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1717,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1721,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1723,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1724,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1752,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1756,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1756,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1759,398990), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1760,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1767,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1768,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1772,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1774,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1781,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1786,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1787,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1787,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1796,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1814,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1821,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1822,398990), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1822,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1843,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1880,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1902,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1923,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1938,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1959,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1990,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 400990  inst.: 15903434 (ipc=461.7) sim_rate=61403 (inst/sec) elapsed = 0:0:04:19 / Wed Apr 17 12:27:11 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2009,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2034,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2095,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2188,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2218,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2234,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2420,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2500,398990), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2536,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2601,398990), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2602
gpu_sim_insn = 924068
gpu_ipc =     355.1376
gpu_tot_sim_cycle = 401592
gpu_tot_sim_insn = 15904137
gpu_tot_ipc =      39.6027
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 322448
gpu_stall_icnt2sh    = 1193138
gpu_total_sim_rate=61405

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 917490
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 81772, Miss = 39656, Miss_rate = 0.485, Pending_hits = 1479, Reservation_fails = 261564
	L1D_cache_core[1]: Access = 82025, Miss = 39615, Miss_rate = 0.483, Pending_hits = 1425, Reservation_fails = 262597
	L1D_cache_core[2]: Access = 83745, Miss = 40632, Miss_rate = 0.485, Pending_hits = 1519, Reservation_fails = 263246
	L1D_cache_core[3]: Access = 84250, Miss = 41047, Miss_rate = 0.487, Pending_hits = 1484, Reservation_fails = 262850
	L1D_cache_core[4]: Access = 82635, Miss = 40119, Miss_rate = 0.485, Pending_hits = 1528, Reservation_fails = 262822
	L1D_cache_core[5]: Access = 81551, Miss = 39621, Miss_rate = 0.486, Pending_hits = 1459, Reservation_fails = 263421
	L1D_cache_core[6]: Access = 82675, Miss = 39997, Miss_rate = 0.484, Pending_hits = 1459, Reservation_fails = 259623
	L1D_cache_core[7]: Access = 82851, Miss = 40256, Miss_rate = 0.486, Pending_hits = 1468, Reservation_fails = 263022
	L1D_cache_core[8]: Access = 79442, Miss = 38816, Miss_rate = 0.489, Pending_hits = 1486, Reservation_fails = 254610
	L1D_cache_core[9]: Access = 81944, Miss = 39816, Miss_rate = 0.486, Pending_hits = 1523, Reservation_fails = 261903
	L1D_cache_core[10]: Access = 82570, Miss = 39745, Miss_rate = 0.481, Pending_hits = 1450, Reservation_fails = 259713
	L1D_cache_core[11]: Access = 80669, Miss = 39254, Miss_rate = 0.487, Pending_hits = 1523, Reservation_fails = 262641
	L1D_cache_core[12]: Access = 85076, Miss = 41325, Miss_rate = 0.486, Pending_hits = 1540, Reservation_fails = 263669
	L1D_cache_core[13]: Access = 82254, Miss = 39966, Miss_rate = 0.486, Pending_hits = 1457, Reservation_fails = 262741
	L1D_cache_core[14]: Access = 80465, Miss = 39305, Miss_rate = 0.488, Pending_hits = 1466, Reservation_fails = 260230
	L1D_total_cache_accesses = 1233924
	L1D_total_cache_misses = 599170
	L1D_total_cache_miss_rate = 0.4856
	L1D_total_cache_pending_hits = 22266
	L1D_total_cache_reservation_fails = 3924652
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 130877
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 606344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 191925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1554145
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 130397
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2370507
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 916498
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2597, 2293, 2618, 2600, 2484, 2506, 2287, 2607, 2501, 2372, 2431, 2289, 2507, 2914, 2682, 2309, 2379, 2425, 2337, 2439, 2225, 2419, 2653, 2282, 2748, 2376, 2686, 2255, 2591, 2353, 2235, 2061, 2076, 1797, 2434, 1579, 2269, 2780, 2243, 2056, 1549, 1685, 2058, 1950, 1895, 1955, 1856, 2142, 
gpgpu_n_tot_thrd_icount = 53668032
gpgpu_n_tot_w_icount = 1677126
gpgpu_n_stall_shd_mem = 4766625
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 191925
gpgpu_n_mem_write_global = 413618
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2035389
gpgpu_n_store_insn = 680647
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616869
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4763214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8136071	W0_Idle:569691	W0_Scoreboard:1169256	W1:419507	W2:190031	W3:123694	W4:89658	W5:70297	W6:58309	W7:51285	W8:47718	W9:42943	W10:37334	W11:35027	W12:31636	W13:27390	W14:23844	W15:20367	W16:18355	W17:14812	W18:13268	W19:14115	W20:12956	W21:11473	W22:12968	W23:13967	W24:12162	W25:12846	W26:10217	W27:7599	W28:4383	W29:2229	W30:790	W31:134	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1535400 {8:191925,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16563760 {40:413365,72:82,136:171,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26101800 {136:191925,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3308944 {8:413618,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 640 
maxdqlatency = 0 
maxmflatency = 1329 
averagemflatency = 334 
max_icnt2mem_latency = 851 
max_icnt2sh_latency = 400846 
mrq_lat_table:35050 	3994 	1316 	2540 	4426 	1181 	709 	250 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	165601 	396176 	43774 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	25335 	5846 	34109 	280488 	148225 	110846 	769 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30647 	80996 	74349 	5927 	21 	0 	0 	2 	9 	35 	924 	10465 	30440 	88518 	182974 	100251 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	90 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        25        35        32        27        34        32        32        28        33        31        32        34        33        33 
dram[1]:        34        36        33        29        30        25        32        32        32        30        31        31        34        33        38        38 
dram[2]:        34        39        35        37        24        20        32        32        32        32        31        26        32        36        40        40 
dram[3]:        32        32        27        31        33        25        28        32        32        32        24        24        32        32        34        43 
dram[4]:        32        32        32        32        30        32        32        32        32        32        28        32        32        33        32        32 
dram[5]:        33        31        32        29        32        30        30        34        24        29        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     25209     42756     28334     56945     52969     41997     58786     49828     54839     38908     48855     44479     43779     50300     44583     44894 
dram[1]:     32066     42765     54740     34421     51820     52336     42976     45229     53827     74484     64977     51307     53981     47072     49219     57950 
dram[2]:     43513     30306     54746     56170     44131     52316     43227     32537     34115     38353     44282     49349     41008     43642     55657     64232 
dram[3]:     23787     25751     30193     56299     51383     52904     34642     51715     49465     34100     30168     37006     56032     48213     48625     58074 
dram[4]:     39914     39359     43241     56100     47534     53965     48545     68205     39059     25194     36056     40072     48306     43147     41537     44558 
dram[5]:     28613     28316     56144     56981     61674     49909     39879     63355     44877     32059     31530     35978     46383     53496     61658     58156 
average row accesses per activate:
dram[0]:  3.374193  3.452830  3.377245  3.856115  4.272000  4.090909  5.372727  4.100000  4.246377  4.604839  4.057851  3.482759  4.363636  4.392157  7.125000  7.181818 
dram[1]:  4.152672  4.623931  4.466667  3.760274  3.877698  3.825175  4.800000  3.947712  4.338235  4.203008  4.308943  4.356522  4.140187  4.074766  6.117647  8.346939 
dram[2]:  4.029630  3.984496  4.222222  4.385246  3.962121  3.872340  5.238938  5.366972  4.562044  4.075343  3.952381  3.613793  4.653061  5.081395  9.130435  7.547170 
dram[3]:  4.135338  3.845070  4.074627  4.029630  5.554348  4.128788  4.568000  4.140741  3.644172  4.076923  3.583333  3.650000  4.610526  4.577320  5.985916  8.458333 
dram[4]:  5.343750  5.371134  4.341464  3.510067  4.756757  4.714286  4.286765  5.398058  4.965812  5.245614  4.663551  5.613636  4.932584  4.714286 10.783784  8.613636 
dram[5]:  4.204724  4.224806  3.765957  3.339623  4.736842  4.298387  4.947369  5.524272  3.654088  3.790850  4.228814  3.984733  4.835165  4.203884  7.860000  6.816667 
average row locality = 49481/11137 = 4.442938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       423       431       447       435       444       446       516       495       497       493       446       454       407       422       398       394 
dram[1]:       427       436       424       431       444       458       493       527       511       485       473       454       420       418       416       409 
dram[2]:       439       415       433       425       431       457       503       503       521       508       456       471       434       418       420       400 
dram[3]:       433       426       443       437       423       452       493       482       501       498       463       461       417       422       425       406 
dram[4]:       416       426       429       426       443       443       495       481       500       499       456       448       418       407       399       379 
dram[5]:       438       435       424       429       449       457       482       492       500       499       459       464       416       411       393       408 
total reads: 43011
bank skew: 527/379 = 1.39
chip skew: 7234/7065 = 1.02
number of total write accesses:
dram[0]:       100       118       117       101        90        94        75        79        89        78        45        51        25        26         1         1 
dram[1]:       117       105       112       118        95        89        83        77        79        74        57        47        23        18         0         0 
dram[2]:       105        99        99       110        92        89        89        82       104        87        42        53        22        19         0         0 
dram[3]:       117       120       103       107        88        93        78        77        93        85        53        50        21        22         0         0 
dram[4]:        97        95       105        97        85        85        88        75        81        99        43        46        21        22         0         0 
dram[5]:        96       110       107       102        91        76        82        77        81        81        40        58        24        22         0         1 
total reads: 6470
min_bank_accesses = 0!
chip skew: 1107/1039 = 1.07
average mf latency per bank:
dram[0]:       1839      1781      2092      2282      2298      2187      2094      2165      1861      1935      5705      5662      8316      7943      7408      7288
dram[1]:       1815      1878      2206      2222      2318      2257      2166      2185      1948      2027      5280      5869      7857      8194      7157      7120
dram[2]:       1857      1849      2250      2167      2326      2194      2087      2102      1914      1922      5593      5698      7809      8173      6978      7508
dram[3]:       1834      1785      2187      2229      2391      2143      2158      2169      1900      1927      5351      5667      8136      7711      6984      7233
dram[4]:       2432      1897      2768      2299      2898      2295      2762      2178      2559      1881     40333      5952     10783      8363      9657      7845
dram[5]:       1855      1884      2245      2348      2206      2278      2189      2175      1906      2023      5813      5674      8094      8258      7368      7356
maximum mf latency per bank:
dram[0]:        846       791       874       835       909       800       773       815       840       856       894       913       798       866       847       842
dram[1]:        773       989       816       860       857       875       819       798       841       830       907       889       850       764       858       809
dram[2]:        930       812       838       817      1015       926       850       810       857       836       960       896       985       974       895       851
dram[3]:        871       799      1005       873       837       877       876       795       885       812       826      1017      1022       885       924       815
dram[4]:        969       793      1000       923       920       866      1048       880      1329       832      1043       867      1029       910       995       869
dram[5]:        860       878       925       923       792       941       823       998       851       978       832       881       884       879       792       854

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530096 n_nop=510275 n_act=1967 n_pre=1951 n_req=8238 n_rd=14296 n_write=1607 bw_util=0.06
n_activity=115992 dram_eff=0.2742
bk0: 846a 521761i bk1: 862a 522082i bk2: 894a 521510i bk3: 870a 522345i bk4: 888a 522492i bk5: 892a 522137i bk6: 1032a 521734i bk7: 990a 521085i bk8: 994a 521828i bk9: 986a 522249i bk10: 892a 522977i bk11: 908a 522037i bk12: 814a 523929i bk13: 844a 523936i bk14: 796a 525823i bk15: 788a 525746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138375
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530096 n_nop=510242 n_act=1907 n_pre=1891 n_req=8320 n_rd=14452 n_write=1604 bw_util=0.06058
n_activity=114438 dram_eff=0.2806
bk0: 854a 522677i bk1: 872a 523359i bk2: 848a 522930i bk3: 862a 522264i bk4: 888a 522641i bk5: 916a 522231i bk6: 986a 522523i bk7: 1054a 520742i bk8: 1022a 522267i bk9: 970a 522524i bk10: 946a 522686i bk11: 908a 523431i bk12: 840a 524228i bk13: 836a 523718i bk14: 832a 525531i bk15: 818a 526138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0945225
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530096 n_nop=510353 n_act=1844 n_pre=1828 n_req=8326 n_rd=14468 n_write=1603 bw_util=0.06063
n_activity=114578 dram_eff=0.2805
bk0: 878a 522975i bk1: 830a 522962i bk2: 866a 522806i bk3: 850a 522286i bk4: 862a 522773i bk5: 914a 522315i bk6: 1006a 522027i bk7: 1006a 521568i bk8: 1042a 521935i bk9: 1016a 521397i bk10: 912a 523202i bk11: 942a 522133i bk12: 868a 523539i bk13: 836a 523610i bk14: 840a 525941i bk15: 800a 525927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.147868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530096 n_nop=510259 n_act=1929 n_pre=1913 n_req=8289 n_rd=14364 n_write=1631 bw_util=0.06035
n_activity=116874 dram_eff=0.2737
bk0: 866a 522680i bk1: 852a 522510i bk2: 886a 523091i bk3: 874a 522258i bk4: 846a 523803i bk5: 904a 522542i bk6: 986a 522449i bk7: 964a 522277i bk8: 1002a 521345i bk9: 996a 522256i bk10: 926a 522886i bk11: 922a 522712i bk12: 834a 524355i bk13: 844a 524128i bk14: 850a 525446i bk15: 812a 526332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0863768
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530096 n_nop=511213 n_act=1614 n_pre=1598 n_req=8104 n_rd=14130 n_write=1541 bw_util=0.05913
n_activity=113536 dram_eff=0.2761
bk0: 832a 524275i bk1: 852a 523743i bk2: 858a 522794i bk3: 852a 521923i bk4: 886a 523932i bk5: 886a 522831i bk6: 990a 521160i bk7: 962a 522324i bk8: 1000a 521622i bk9: 998a 521698i bk10: 912a 523269i bk11: 896a 523296i bk12: 836a 524122i bk13: 814a 523838i bk14: 798a 526066i bk15: 758a 525712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.15221
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530096 n_nop=510492 n_act=1876 n_pre=1860 n_req=8204 n_rd=14312 n_write=1556 bw_util=0.05987
n_activity=113686 dram_eff=0.2792
bk0: 876a 523412i bk1: 870a 522701i bk2: 848a 522271i bk3: 858a 521821i bk4: 898a 523297i bk5: 914a 522861i bk6: 964a 522452i bk7: 984a 522636i bk8: 1000a 520897i bk9: 998a 520774i bk10: 918a 523299i bk11: 928a 522812i bk12: 832a 524448i bk13: 822a 523523i bk14: 786a 525997i bk15: 816a 525651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111961

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46883, Miss = 3578, Miss_rate = 0.076, Pending_hits = 9, Reservation_fails = 300
L2_cache_bank[1]: Access = 47205, Miss = 3570, Miss_rate = 0.076, Pending_hits = 7, Reservation_fails = 272
L2_cache_bank[2]: Access = 46830, Miss = 3608, Miss_rate = 0.077, Pending_hits = 23, Reservation_fails = 116
L2_cache_bank[3]: Access = 47869, Miss = 3618, Miss_rate = 0.076, Pending_hits = 6, Reservation_fails = 6
L2_cache_bank[4]: Access = 46966, Miss = 3637, Miss_rate = 0.077, Pending_hits = 7, Reservation_fails = 115
L2_cache_bank[5]: Access = 47063, Miss = 3597, Miss_rate = 0.076, Pending_hits = 8, Reservation_fails = 830
L2_cache_bank[6]: Access = 47033, Miss = 3598, Miss_rate = 0.076, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 46987, Miss = 3584, Miss_rate = 0.076, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 86620, Miss = 3556, Miss_rate = 0.041, Pending_hits = 3, Reservation_fails = 335
L2_cache_bank[9]: Access = 47404, Miss = 3509, Miss_rate = 0.074, Pending_hits = 5, Reservation_fails = 792
L2_cache_bank[10]: Access = 47384, Miss = 3561, Miss_rate = 0.075, Pending_hits = 13, Reservation_fails = 56
L2_cache_bank[11]: Access = 47374, Miss = 3595, Miss_rate = 0.076, Pending_hits = 3, Reservation_fails = 40
L2_total_cache_accesses = 605618
L2_total_cache_misses = 43011
L2_total_cache_miss_rate = 0.0710
L2_total_cache_pending_hits = 96
L2_total_cache_reservation_fails = 2862
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2519
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.214
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=1373588
icnt_total_pkts_simt_to_mem=1019831
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.34851
	minimum = 6
	maximum = 32
Network latency average = 8.90221
	minimum = 6
	maximum = 27
Slowest packet = 1209362
Flit latency average = 7.63671
	minimum = 6
	maximum = 23
Slowest flit = 2388604
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0296923
	minimum = 0.0199846 (at node 12)
	maximum = 0.0380477 (at node 22)
Accepted packet rate average = 0.0296923
	minimum = 0.0199846 (at node 12)
	maximum = 0.0380477 (at node 22)
Injected flit rate average = 0.0812623
	minimum = 0.0215219 (at node 12)
	maximum = 0.160261 (at node 24)
Accepted flit rate average= 0.0812623
	minimum = 0.0357417 (at node 19)
	maximum = 0.152191 (at node 14)
Injected packet length average = 2.73682
Accepted packet length average = 2.73682
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.1085 (8 samples)
	minimum = 6 (8 samples)
	maximum = 280.875 (8 samples)
Network latency average = 19.9032 (8 samples)
	minimum = 6 (8 samples)
	maximum = 224.75 (8 samples)
Flit latency average = 16.7164 (8 samples)
	minimum = 6 (8 samples)
	maximum = 222.75 (8 samples)
Fragmentation average = 0.0173035 (8 samples)
	minimum = 0 (8 samples)
	maximum = 130.25 (8 samples)
Injected packet rate average = 0.0591019 (8 samples)
	minimum = 0.0475072 (8 samples)
	maximum = 0.121026 (8 samples)
Accepted packet rate average = 0.0591019 (8 samples)
	minimum = 0.0475072 (8 samples)
	maximum = 0.121026 (8 samples)
Injected flit rate average = 0.128557 (8 samples)
	minimum = 0.0730959 (8 samples)
	maximum = 0.242622 (8 samples)
Accepted flit rate average = 0.128557 (8 samples)
	minimum = 0.0866392 (8 samples)
	maximum = 0.257709 (8 samples)
Injected packet size average = 2.17518 (8 samples)
Accepted packet size average = 2.17518 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 19 sec (259 sec)
gpgpu_simulation_rate = 61405 (inst/sec)
gpgpu_simulation_rate = 1550 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,401592)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,401592)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,401592)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,401592)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,401592)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,401592)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,401592)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(15,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(17,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(0,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (371,401592), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(372,401592)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (373,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (373,401592), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(374,401592)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(374,401592)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (376,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (376,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (376,401592), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(377,401592)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(377,401592)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(377,401592)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (378,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (378,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (378,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (378,401592), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(379,401592)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(379,401592)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(379,401592)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(379,401592)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(379,401592)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (384,401592), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(385,401592)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (385,401592), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(386,401592)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (390,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (390,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (390,401592), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(391,401592)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(391,401592)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(391,401592)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (393,401592), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(394,401592)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (400,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (400,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400,401592), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(401,401592)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(401,401592)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(401,401592)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (401,401592), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(402,401592)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (403,401592), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(404,401592)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (416,401592), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(417,401592)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (418,401592), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(419,401592)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (421,401592), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(422,401592)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (423,401592), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(424,401592)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (424,401592), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(425,401592)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (425,401592), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(426,401592)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (430,401592), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,401592)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (433,401592), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(434,401592)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (437,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (437,401592), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(438,401592)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(439,401592)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (439,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (439,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (439,401592), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(440,401592)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(441,401592)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(442,401592)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (443,401592), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(444,401592)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (444,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (444,401592), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(445,401592)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(446,401592)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (447,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (447,401592), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(448,401592)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(449,401592)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (450,401592), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(451,401592)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (454,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (454,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (454,401592), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(455,401592)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(456,401592)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (456,401592), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(457,401592)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(457,401592)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (462,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,401592), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(463,401592)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(463,401592)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (465,401592), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(466,401592)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (466,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (466,401592), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(467,401592)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(468,401592)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (470,401592), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(471,401592)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (474,401592), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(475,401592)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (477,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (477,401592), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(478,401592)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(479,401592)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (479,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (479,401592), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(480,401592)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,401592)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (481,401592), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(482,401592)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (482,401592), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(483,401592)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (484,401592), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(485,401592)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(114,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (488,401592), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(489,401592)
GPGPU-Sim uArch: cycles simulated: 402092  inst.: 16266825 (ipc=725.4) sim_rate=62564 (inst/sec) elapsed = 0:0:04:20 / Wed Apr 17 12:27:12 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (531,401592), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(532,401592)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (544,401592), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(545,401592)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (555,401592), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(556,401592)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (562,401592), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(563,401592)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (566,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (566,401592), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(567,401592)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(568,401592)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (569,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (569,401592), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(570,401592)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(571,401592)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (573,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (573,401592), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(574,401592)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (574,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (574,401592), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(575,401592)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(575,401592)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(576,401592)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (576,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (576,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,401592), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(577,401592)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(577,401592)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(578,401592)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (579,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (579,401592), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(580,401592)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (580,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (580,401592), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(581,401592)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(581,401592)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(582,401592)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (584,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (584,401592), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(585,401592)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(586,401592)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (590,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (590,401592), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(591,401592)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(592,401592)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (592,401592), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(593,401592)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (598,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (598,401592), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(599,401592)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(600,401592)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (603,401592), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(604,401592)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(137,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (606,401592), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(607,401592)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (611,401592), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(612,401592)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (619,401592), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(620,401592)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(164,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (739,401592), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(740,401592)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (758,401592), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(759,401592)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (763,401592), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(764,401592)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (770,401592), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(771,401592)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (774,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (774,401592), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(775,401592)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(775,401592)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (776,401592), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(777,401592)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (778,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (778,401592), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(779,401592)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(780,401592)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (786,401592), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(787,401592)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (787,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (787,401592), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(788,401592)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(788,401592)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (791,401592), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(792,401592)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (792,401592), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(793,401592)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (802,401592), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(803,401592)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (803,401592), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(804,401592)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (815,401592), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(816,401592)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (816,401592), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(817,401592)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (819,401592), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(820,401592)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,401592), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,401592)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (823,401592), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(824,401592)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (828,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (828,401592), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(829,401592)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(830,401592)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (831,401592), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(832,401592)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (836,401592), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(837,401592)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (839,401592), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(840,401592)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (847,401592), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(848,401592)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(181,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (864,401592), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(865,401592)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (869,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (869,401592), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(870,401592)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(871,401592)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (876,401592), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(877,401592)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (879,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (879,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (879,401592), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(880,401592)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (880,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (880,401592), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(881,401592)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(881,401592)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(881,401592)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(882,401592)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (883,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (883,401592), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(884,401592)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(885,401592)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (886,401592), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(887,401592)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (891,401592), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(892,401592)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (892,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (892,401592), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(893,401592)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (893,401592), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(894,401592)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(894,401592)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (900,401592), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(901,401592)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (908,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (908,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (908,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (908,401592), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(909,401592)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(909,401592)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(910,401592)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(911,401592)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (913,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (913,401592), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(914,401592)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(915,401592)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (916,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (916,401592), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(917,401592)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,401592)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (918,401592), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(919,401592)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,401592), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(920,401592)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (928,401592), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(929,401592)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (929,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,401592), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(930,401592)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,401592)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (944,401592), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(945,401592)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (945,401592), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(946,401592)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (949,401592), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(950,401592)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (951,401592), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(952,401592)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (953,401592), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(954,401592)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (959,401592), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(960,401592)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (967,401592), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(968,401592)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(212,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 402592  inst.: 16639369 (ipc=735.2) sim_rate=63752 (inst/sec) elapsed = 0:0:04:21 / Wed Apr 17 12:27:13 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1000,401592), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1001,401592)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1005,401592), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1006,401592)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,401592), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,401592)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1011,401592), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1012,401592)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1017,401592), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1018,401592)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1020,401592), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1021,401592)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1028,401592), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1029,401592)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1030,401592), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1031,401592)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1033,401592), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1034,401592)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1039,401592), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1040,401592)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1045,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1045,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1045,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1045,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1045,401592), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1046,401592)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1046,401592)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1048,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1049,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1049,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1051,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1057,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1058,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1063,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1071,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1072,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1073,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1096,401592), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(250,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1108,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1120,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1144,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1145,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1147,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1148,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1153,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1154,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1163,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1172,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1175,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1184,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1188,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1190,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1193,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1194,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1196,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1200,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1205,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1215,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1216,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1217,401592), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1222,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1232,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1233,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1234,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1237,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1237,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1245,401592), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1245,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1250,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1250,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1253,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1259,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1262,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1264,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1269,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1269,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1271,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1272,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1275,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1276,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1280,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1285,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1285,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1285,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1287,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1290,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1291,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1291,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1292,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1293,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1294,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1295,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1297,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1307,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1308,401592), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1308,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1310,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1331,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1338,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1341,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1345,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1349,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1350,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1353,401592), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1355,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1359,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1361,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1361,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1363,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1372,401592), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1407,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1422,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1422,401592), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1423
gpu_sim_insn = 917504
gpu_ipc =     644.7674
gpu_tot_sim_cycle = 403015
gpu_tot_sim_insn = 16821641
gpu_tot_ipc =      41.7395
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 322448
gpu_stall_icnt2sh    = 1193406
gpu_total_sim_rate=64204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 935922
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 81916, Miss = 39688, Miss_rate = 0.484, Pending_hits = 1575, Reservation_fails = 261564
	L1D_cache_core[1]: Access = 82161, Miss = 39649, Miss_rate = 0.483, Pending_hits = 1527, Reservation_fails = 262597
	L1D_cache_core[2]: Access = 83881, Miss = 40661, Miss_rate = 0.485, Pending_hits = 1606, Reservation_fails = 263246
	L1D_cache_core[3]: Access = 84386, Miss = 41081, Miss_rate = 0.487, Pending_hits = 1586, Reservation_fails = 262850
	L1D_cache_core[4]: Access = 82771, Miss = 40150, Miss_rate = 0.485, Pending_hits = 1621, Reservation_fails = 262822
	L1D_cache_core[5]: Access = 81687, Miss = 39651, Miss_rate = 0.485, Pending_hits = 1549, Reservation_fails = 263421
	L1D_cache_core[6]: Access = 82811, Miss = 40030, Miss_rate = 0.483, Pending_hits = 1558, Reservation_fails = 259623
	L1D_cache_core[7]: Access = 82987, Miss = 40290, Miss_rate = 0.485, Pending_hits = 1570, Reservation_fails = 263022
	L1D_cache_core[8]: Access = 79586, Miss = 38850, Miss_rate = 0.488, Pending_hits = 1588, Reservation_fails = 254610
	L1D_cache_core[9]: Access = 82088, Miss = 39850, Miss_rate = 0.485, Pending_hits = 1625, Reservation_fails = 261903
	L1D_cache_core[10]: Access = 82706, Miss = 39777, Miss_rate = 0.481, Pending_hits = 1546, Reservation_fails = 259713
	L1D_cache_core[11]: Access = 80805, Miss = 39288, Miss_rate = 0.486, Pending_hits = 1625, Reservation_fails = 262641
	L1D_cache_core[12]: Access = 85212, Miss = 41359, Miss_rate = 0.485, Pending_hits = 1642, Reservation_fails = 263669
	L1D_cache_core[13]: Access = 82382, Miss = 39995, Miss_rate = 0.485, Pending_hits = 1544, Reservation_fails = 262741
	L1D_cache_core[14]: Access = 80593, Miss = 39336, Miss_rate = 0.488, Pending_hits = 1559, Reservation_fails = 260230
	L1D_total_cache_accesses = 1235972
	L1D_total_cache_misses = 599655
	L1D_total_cache_miss_rate = 0.4852
	L1D_total_cache_pending_hits = 23721
	L1D_total_cache_reservation_fails = 3924652
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 134973
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 606452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 192410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1554145
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134493
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2370507
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 934930
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2642, 2338, 2663, 2645, 2529, 2551, 2332, 2652, 2546, 2417, 2476, 2334, 2552, 2959, 2727, 2354, 2424, 2470, 2382, 2484, 2270, 2464, 2698, 2327, 2793, 2421, 2731, 2300, 2636, 2398, 2280, 2106, 2121, 1842, 2479, 1624, 2314, 2825, 2288, 2101, 1594, 1730, 2103, 1995, 1940, 2000, 1901, 2187, 
gpgpu_n_tot_thrd_icount = 54651072
gpgpu_n_tot_w_icount = 1707846
gpgpu_n_stall_shd_mem = 4766625
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 192410
gpgpu_n_mem_write_global = 413618
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2100925
gpgpu_n_store_insn = 680647
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1747941
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4763214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8136982	W0_Idle:570169	W0_Scoreboard:1177665	W1:419507	W2:190031	W3:123694	W4:89658	W5:70297	W6:58309	W7:51285	W8:47718	W9:42943	W10:37334	W11:35027	W12:31636	W13:27390	W14:23844	W15:20367	W16:18355	W17:14812	W18:13268	W19:14115	W20:12956	W21:11473	W22:12968	W23:13967	W24:12162	W25:12846	W26:10217	W27:7599	W28:4383	W29:2229	W30:790	W31:134	W32:276532
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1539280 {8:192410,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16563760 {40:413365,72:82,136:171,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26167760 {136:192410,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3308944 {8:413618,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 640 
maxdqlatency = 0 
maxmflatency = 1329 
averagemflatency = 334 
max_icnt2mem_latency = 851 
max_icnt2sh_latency = 400846 
mrq_lat_table:35050 	3994 	1316 	2540 	4426 	1181 	709 	250 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	166086 	396176 	43774 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	25820 	5846 	34109 	280488 	148225 	110846 	769 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30963 	81161 	74353 	5927 	21 	0 	0 	2 	9 	35 	924 	10465 	30440 	88518 	182974 	100251 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	92 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        25        35        32        27        34        32        32        28        33        31        32        34        33        33 
dram[1]:        34        36        33        29        30        25        32        32        32        30        31        31        34        33        38        38 
dram[2]:        34        39        35        37        24        20        32        32        32        32        31        26        32        36        40        40 
dram[3]:        32        32        27        31        33        25        28        32        32        32        24        24        32        32        34        43 
dram[4]:        32        32        32        32        30        32        32        32        32        32        28        32        32        33        32        32 
dram[5]:        33        31        32        29        32        30        30        34        24        29        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     25209     42756     28334     56945     52969     41997     58786     49828     54839     38908     48855     44479     43779     50300     44583     44894 
dram[1]:     32066     42765     54740     34421     51820     52336     42976     45229     53827     74484     64977     51307     53981     47072     49219     57950 
dram[2]:     43513     30306     54746     56170     44131     52316     43227     32537     34115     38353     44282     49349     41008     43642     55657     64232 
dram[3]:     23787     25751     30193     56299     51383     52904     34642     51715     49465     34100     30168     37006     56032     48213     48625     58074 
dram[4]:     39914     39359     43241     56100     47534     53965     48545     68205     39059     25194     36056     40072     48306     43147     41537     44558 
dram[5]:     28613     28316     56144     56981     61674     49909     39879     63355     44877     32059     31530     35978     46383     53496     61658     58156 
average row accesses per activate:
dram[0]:  3.374193  3.452830  3.377245  3.856115  4.272000  4.090909  5.372727  4.100000  4.246377  4.604839  4.057851  3.482759  4.363636  4.392157  7.125000  7.181818 
dram[1]:  4.152672  4.623931  4.466667  3.760274  3.877698  3.825175  4.800000  3.947712  4.338235  4.203008  4.308943  4.356522  4.140187  4.074766  6.117647  8.346939 
dram[2]:  4.029630  3.984496  4.222222  4.385246  3.962121  3.872340  5.238938  5.366972  4.562044  4.075343  3.952381  3.613793  4.653061  5.081395  9.130435  7.547170 
dram[3]:  4.135338  3.845070  4.074627  4.029630  5.554348  4.128788  4.568000  4.140741  3.644172  4.076923  3.583333  3.650000  4.610526  4.577320  5.985916  8.458333 
dram[4]:  5.343750  5.371134  4.341464  3.510067  4.756757  4.714286  4.286765  5.398058  4.965812  5.245614  4.663551  5.613636  4.932584  4.714286 10.783784  8.613636 
dram[5]:  4.204724  4.224806  3.765957  3.339623  4.736842  4.298387  4.947369  5.524272  3.654088  3.790850  4.228814  3.984733  4.835165  4.203884  7.860000  6.816667 
average row locality = 49481/11137 = 4.442938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       423       431       447       435       444       446       516       495       497       493       446       454       407       422       398       394 
dram[1]:       427       436       424       431       444       458       493       527       511       485       473       454       420       418       416       409 
dram[2]:       439       415       433       425       431       457       503       503       521       508       456       471       434       418       420       400 
dram[3]:       433       426       443       437       423       452       493       482       501       498       463       461       417       422       425       406 
dram[4]:       416       426       429       426       443       443       495       481       500       499       456       448       418       407       399       379 
dram[5]:       438       435       424       429       449       457       482       492       500       499       459       464       416       411       393       408 
total reads: 43011
bank skew: 527/379 = 1.39
chip skew: 7234/7065 = 1.02
number of total write accesses:
dram[0]:       100       118       117       101        90        94        75        79        89        78        45        51        25        26         1         1 
dram[1]:       117       105       112       118        95        89        83        77        79        74        57        47        23        18         0         0 
dram[2]:       105        99        99       110        92        89        89        82       104        87        42        53        22        19         0         0 
dram[3]:       117       120       103       107        88        93        78        77        93        85        53        50        21        22         0         0 
dram[4]:        97        95       105        97        85        85        88        75        81        99        43        46        21        22         0         0 
dram[5]:        96       110       107       102        91        76        82        77        81        81        40        58        24        22         0         1 
total reads: 6470
min_bank_accesses = 0!
chip skew: 1107/1039 = 1.07
average mf latency per bank:
dram[0]:       1839      1781      2092      2282      2298      2187      2094      2165      1861      1935      5710      5669      8323      7950      7408      7288
dram[1]:       1815      1878      2206      2222      2318      2257      2166      2185      1948      2027      5285      5876      7863      8200      7157      7120
dram[2]:       1857      1849      2250      2167      2326      2194      2087      2102      1914      1922      5599      5704      7815      8179      6978      7508
dram[3]:       1834      1785      2187      2229      2391      2143      2158      2169      1900      1927      5356      5674      8143      7716      6984      7233
dram[4]:       2432      1897      2768      2299      2898      2295      2762      2178      2559      1881     40340      5958     10789      8369      9657      7845
dram[5]:       1855      1884      2245      2348      2206      2278      2189      2175      1906      2023      5820      5680      8101      8264      7368      7356
maximum mf latency per bank:
dram[0]:        846       791       874       835       909       800       773       815       840       856       894       913       798       866       847       842
dram[1]:        773       989       816       860       857       875       819       798       841       830       907       889       850       764       858       809
dram[2]:        930       812       838       817      1015       926       850       810       857       836       960       896       985       974       895       851
dram[3]:        871       799      1005       873       837       877       876       795       885       812       826      1017      1022       885       924       815
dram[4]:        969       793      1000       923       920       866      1048       880      1329       832      1043       867      1029       910       995       869
dram[5]:        860       878       925       923       792       941       823       998       851       978       832       881       884       879       792       854

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531974 n_nop=512153 n_act=1967 n_pre=1951 n_req=8238 n_rd=14296 n_write=1607 bw_util=0.05979
n_activity=115992 dram_eff=0.2742
bk0: 846a 523639i bk1: 862a 523960i bk2: 894a 523388i bk3: 870a 524223i bk4: 888a 524370i bk5: 892a 524015i bk6: 1032a 523612i bk7: 990a 522963i bk8: 994a 523706i bk9: 986a 524127i bk10: 892a 524855i bk11: 908a 523915i bk12: 814a 525807i bk13: 844a 525814i bk14: 796a 527701i bk15: 788a 527624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.137886
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531974 n_nop=512120 n_act=1907 n_pre=1891 n_req=8320 n_rd=14452 n_write=1604 bw_util=0.06036
n_activity=114438 dram_eff=0.2806
bk0: 854a 524555i bk1: 872a 525237i bk2: 848a 524808i bk3: 862a 524142i bk4: 888a 524519i bk5: 916a 524109i bk6: 986a 524401i bk7: 1054a 522620i bk8: 1022a 524145i bk9: 970a 524402i bk10: 946a 524564i bk11: 908a 525309i bk12: 840a 526106i bk13: 836a 525596i bk14: 832a 527409i bk15: 818a 528016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0941888
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531974 n_nop=512231 n_act=1844 n_pre=1828 n_req=8326 n_rd=14468 n_write=1603 bw_util=0.06042
n_activity=114578 dram_eff=0.2805
bk0: 878a 524853i bk1: 830a 524840i bk2: 866a 524684i bk3: 850a 524164i bk4: 862a 524651i bk5: 914a 524193i bk6: 1006a 523905i bk7: 1006a 523446i bk8: 1042a 523813i bk9: 1016a 523275i bk10: 912a 525080i bk11: 942a 524011i bk12: 868a 525417i bk13: 836a 525488i bk14: 840a 527819i bk15: 800a 527805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.147346
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531974 n_nop=512137 n_act=1929 n_pre=1913 n_req=8289 n_rd=14364 n_write=1631 bw_util=0.06013
n_activity=116874 dram_eff=0.2737
bk0: 866a 524558i bk1: 852a 524388i bk2: 886a 524969i bk3: 874a 524136i bk4: 846a 525681i bk5: 904a 524420i bk6: 986a 524327i bk7: 964a 524155i bk8: 1002a 523223i bk9: 996a 524134i bk10: 926a 524764i bk11: 922a 524590i bk12: 834a 526233i bk13: 844a 526006i bk14: 850a 527324i bk15: 812a 528210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0860719
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531974 n_nop=513091 n_act=1614 n_pre=1598 n_req=8104 n_rd=14130 n_write=1541 bw_util=0.05892
n_activity=113536 dram_eff=0.2761
bk0: 832a 526153i bk1: 852a 525621i bk2: 858a 524672i bk3: 852a 523801i bk4: 886a 525810i bk5: 886a 524709i bk6: 990a 523038i bk7: 962a 524202i bk8: 1000a 523500i bk9: 998a 523576i bk10: 912a 525147i bk11: 896a 525174i bk12: 836a 526000i bk13: 814a 525716i bk14: 798a 527944i bk15: 758a 527590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.151673
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531974 n_nop=512370 n_act=1876 n_pre=1860 n_req=8204 n_rd=14312 n_write=1556 bw_util=0.05966
n_activity=113686 dram_eff=0.2792
bk0: 876a 525290i bk1: 870a 524579i bk2: 848a 524149i bk3: 858a 523699i bk4: 898a 525175i bk5: 914a 524739i bk6: 964a 524330i bk7: 984a 524514i bk8: 1000a 522775i bk9: 998a 522652i bk10: 918a 525177i bk11: 928a 524690i bk12: 832a 526326i bk13: 822a 525401i bk14: 786a 527875i bk15: 816a 527529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111566

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46924, Miss = 3578, Miss_rate = 0.076, Pending_hits = 9, Reservation_fails = 300
L2_cache_bank[1]: Access = 47249, Miss = 3570, Miss_rate = 0.076, Pending_hits = 7, Reservation_fails = 272
L2_cache_bank[2]: Access = 46867, Miss = 3608, Miss_rate = 0.077, Pending_hits = 23, Reservation_fails = 116
L2_cache_bank[3]: Access = 47910, Miss = 3618, Miss_rate = 0.076, Pending_hits = 6, Reservation_fails = 6
L2_cache_bank[4]: Access = 47006, Miss = 3637, Miss_rate = 0.077, Pending_hits = 7, Reservation_fails = 115
L2_cache_bank[5]: Access = 47102, Miss = 3597, Miss_rate = 0.076, Pending_hits = 8, Reservation_fails = 830
L2_cache_bank[6]: Access = 47073, Miss = 3598, Miss_rate = 0.076, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 47025, Miss = 3584, Miss_rate = 0.076, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 86662, Miss = 3556, Miss_rate = 0.041, Pending_hits = 3, Reservation_fails = 335
L2_cache_bank[9]: Access = 47444, Miss = 3509, Miss_rate = 0.074, Pending_hits = 5, Reservation_fails = 792
L2_cache_bank[10]: Access = 47428, Miss = 3561, Miss_rate = 0.075, Pending_hits = 13, Reservation_fails = 56
L2_cache_bank[11]: Access = 47413, Miss = 3595, Miss_rate = 0.076, Pending_hits = 3, Reservation_fails = 40
L2_total_cache_accesses = 606103
L2_total_cache_misses = 43011
L2_total_cache_miss_rate = 0.0710
L2_total_cache_pending_hits = 96
L2_total_cache_reservation_fails = 2862
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2519
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.214
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=1376013
icnt_total_pkts_simt_to_mem=1020316
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.86907
	minimum = 6
	maximum = 38
Network latency average = 9.17113
	minimum = 6
	maximum = 33
Slowest packet = 1211468
Flit latency average = 7.7677
	minimum = 6
	maximum = 29
Slowest flit = 2393924
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0252466
	minimum = 0.0203795 (at node 2)
	maximum = 0.0309206 (at node 16)
Accepted packet rate average = 0.0252466
	minimum = 0.0203795 (at node 2)
	maximum = 0.0309206 (at node 16)
Injected flit rate average = 0.0757398
	minimum = 0.0203795 (at node 2)
	maximum = 0.154603 (at node 16)
Accepted flit rate average= 0.0757398
	minimum = 0.0260014 (at node 17)
	maximum = 0.119466 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.7486 (9 samples)
	minimum = 6 (9 samples)
	maximum = 253.889 (9 samples)
Network latency average = 18.7108 (9 samples)
	minimum = 6 (9 samples)
	maximum = 203.444 (9 samples)
Flit latency average = 15.7221 (9 samples)
	minimum = 6 (9 samples)
	maximum = 201.222 (9 samples)
Fragmentation average = 0.0153809 (9 samples)
	minimum = 0 (9 samples)
	maximum = 115.778 (9 samples)
Injected packet rate average = 0.0553402 (9 samples)
	minimum = 0.044493 (9 samples)
	maximum = 0.111015 (9 samples)
Accepted packet rate average = 0.0553402 (9 samples)
	minimum = 0.044493 (9 samples)
	maximum = 0.111015 (9 samples)
Injected flit rate average = 0.122689 (9 samples)
	minimum = 0.0672385 (9 samples)
	maximum = 0.232842 (9 samples)
Accepted flit rate average = 0.122689 (9 samples)
	minimum = 0.0799017 (9 samples)
	maximum = 0.242349 (9 samples)
Injected packet size average = 2.21699 (9 samples)
Accepted packet size average = 2.21699 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 22 sec (262 sec)
gpgpu_simulation_rate = 64204 (inst/sec)
gpgpu_simulation_rate = 1538 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 261269.812500 (ms)
Result stored in result.txt
