Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneii
Quartus root          :  c:/altera/11.1sp2/quartus/bin/
Quartus sim root      :  c:/altera/11.1sp2/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  Processor.vho
Sim SDF file          :  Processor__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/11.1sp2/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Processor_run_msim_gate_vhdl.do already exists - backing up current file as Processor_run_msim_gate_vhdl.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
ModelSim-Altera Info: # do Processor_run_msim_gate_vhdl.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {Processor.vho}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneii_components
ModelSim-Altera Info: # -- Compiling entity processor
ModelSim-Altera Info: # -- Compiling architecture structure of processor
ModelSim-Altera Info: # 
ModelSim-Altera Info: # do "C:/Users/Zed/Desktop/CSCE230/230project/project/phaseII.do"
ModelSim-Altera Info: # vsim processor
ModelSim-Altera Info: # vsim processor 
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_components
ModelSim-Altera Info: # Loading work.processor(structure)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_and1(altvital)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_ena_reg(behave)
ModelSim-Altera Warning: # ** Warning: Design size of 1 instances exceeds ModelSim ALTERA recommended capacity.
ModelSim-Altera Info: # This may because you are loading cell libraries which are not recommended with
ModelSim-Altera Info: # the ModelSim Altera version. Expect performance to be adversely affected.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # view wave
ModelSim-Altera Info: # .main_pane.wave.interior.cs.body.pw.wf
ModelSim-Altera Info: # 
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave reset
ModelSim-Altera Info: # add wave clock
ModelSim-Altera Info: # add wave instruction
ModelSim-Altera Info: # add wave ir_enable
ModelSim-Altera Info: # add wave mem_read
ModelSim-Altera Info: # add wave y_select
ModelSim-Altera Info: # add wave c_select
ModelSim-Altera Info: # add wave rf_write
ModelSim-Altera Info: # add wave b_select
ModelSim-Altera Info: # add wave a_inv
ModelSim-Altera Info: # add wave b_inv
ModelSim-Altera Info: # add wave alu_op
ModelSim-Altera Info: # add wave N
ModelSim-Altera Info: # add wave C
ModelSim-Altera Info: # add wave V
ModelSim-Altera Info: # add wave Z
ModelSim-Altera Info: # add wave ALU_out 
ModelSim-Altera Info: # add wave RegD
ModelSim-Altera Info: # add wave RegT
ModelSim-Altera Info: # add wave RegS
ModelSim-Altera Info: # add wave DataD 
ModelSim-Altera Info: # add wave DataS
ModelSim-Altera Info: # add wave DataT 
ModelSim-Altera Info: # add wave DataA 	
ModelSim-Altera Info: # add wave DataB 
ModelSim-Altera Info: # add wave DataM  
ModelSim-Altera Info: # add wave DataZ 
ModelSim-Altera Info: # add wave immediateB 
ModelSim-Altera Info: # add wave ReturnAddress  
ModelSim-Altera Info: # 
ModelSim-Altera Info: # 
ModelSim-Altera Info: # force reset 0 0
ModelSim-Altera Info: # force clock 0 0, 1 10  -repeat 20
ModelSim-Altera Info: # 
ModelSim-Altera Info: # force instruction 000000000100000000000000 0, 000000000011000000000000 110, 000000000111000000000000 210, 000000000110000000000000 310, 000000000101000000000000 410, 000000000100000100100011 510, 000000000011000100100011 610, 000000000111000100100011 710, 000000000110000100100011 810, 000000000101000100100011 910, 000000001100000000000000 1010, 000000010100000000000000 1110,  000000100100000100100011 1210, 000000101100000100100011 1310, 000000000100000000000000 1410, 000000000100000100010001 1510, 000000000100000000000000 1610 -repeat 1710
ModelSim-Altera Info: # 
ModelSim-Altera Info: # 
ModelSim-Altera Info: # 
ModelSim-Altera Info: # 
ModelSim-Altera Info: # run 1710
ModelSim-Altera Info: #  
Info: NativeLink simulation flow was successful
