{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:32:08 2019 " "Info: Processing started: Wed May 08 11:32:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PQP -c PQP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PQP -c PQP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "H:/Teste/CPU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrca.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusrca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcA " "Info: Found entity 1: MuxALUSrcA" {  } { { "MuxALUSrcA.sv" "" { Text "H:/Teste/MuxALUSrcA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrcb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusrcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcB " "Info: Found entity 1: MuxALUSrcB" {  } { { "MuxALUSrcB.sv" "" { Text "H:/Teste/MuxALUSrcB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcsource.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxpcsource.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPCSource " "Info: Found entity 1: MuxPCSource" {  } { { "MuxPCSource.sv" "" { Text "H:/Teste/MuxPCSource.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"--\";  expecting a description Registrador.sv(1) " "Error (10170): Verilog HDL syntax error at Registrador.sv(1) near text \"--\";  expecting a description" {  } { { "Registrador.sv" "" { Text "H:/Teste/Registrador.sv" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.sv 0 0 " "Info: Found 0 design units, including 0 entities, in source file registrador.sv" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"--\";  expecting a description ULA32.sv(1) " "Error (10170): Verilog HDL syntax error at ULA32.sv(1) near text \"--\";  expecting a description" {  } { { "ULA32.sv" "" { Text "H:/Teste/ULA32.sv" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.sv 0 0 " "Info: Found 0 design units, including 0 entities, in source file ula32.sv" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting an identifier (\"input\" is a reserved keyword ) ControlUnit.sv(17) " "Error (10170): Verilog HDL syntax error at ControlUnit.sv(17) near text \"input\";  expecting an identifier (\"input\" is a reserved keyword )" {  } { { "ControlUnit.sv" "" { Text "H:/Teste/ControlUnit.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset ControlUnit.sv(3) " "Info (10281): Verilog HDL Declaration information at ControlUnit.sv(3): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "ControlUnit.sv" "" { Text "H:/Teste/ControlUnit.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ControlUnit ControlUnit.sv(1) " "Error (10112): Ignored design unit \"ControlUnit\" at ControlUnit.sv(1) due to previous errors" {  } { { "ControlUnit.sv" "" { Text "H:/Teste/ControlUnit.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 0 0 " "Info: Found 0 design units, including 0 entities, in source file controlunit.sv" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Error: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 08 11:32:09 2019 " "Error: Processing ended: Wed May 08 11:32:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
