Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/daphnelme/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9ff05e8d8b37492fbff88a8488248d80 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'led1' is not connected on this instance [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=3.0,C...
Compiling module xil_defaultlib.gtwizard_0_CLOCK_MODULE(MULT=3.0...
Compiling module xil_defaultlib.gtwizard_0_GT_USRCLK_SOURCE
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.gtwizard_0_cpll_railing_default
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module xil_defaultlib.gtwizard_0_common(WRAPPER_SIM_GT...
Compiling module xil_defaultlib.gtwizard_0_common_reset(STABLE_C...
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.gtwizard_0_sync_block
Compiling module xil_defaultlib.gtwizard_0_gtrxreset_seq
Compiling module xil_defaultlib.gtwizard_0_GT
Compiling module xil_defaultlib.gtwizard_0_multi_gt
Compiling module xil_defaultlib.gtwizard_0_TX_STARTUP_FSM(STABLE...
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module unisims_ver.FDP(INIT=1'b0)
Compiling module xil_defaultlib.gtwizard_0_RX_STARTUP_FSM(STABLE...
Compiling module xil_defaultlib.gtwizard_0_init_default
Compiling module xil_defaultlib.gtwizard_0_support(EXAMPLE_SIM_G...
Compiling module xil_defaultlib.gtwizard_0
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.GTP_TX_RX
Compiling module xil_defaultlib.top_logic
Compiling module xil_defaultlib.rx
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
