
*** Running vivado
    with args -log evo_v1_system_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source evo_v1_system_ila_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source evo_v1_system_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.000 ; gain = 95.734
INFO: [Synth 8-638] synthesizing module 'evo_v1_system_ila_0_0' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_system_ila_0_0/synth/evo_v1_system_ila_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'bd_aef2' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_system_ila_0_0/bd_0/hdl/bd_aef2.vhd:33]
INFO: [Synth 8-638] synthesizing module 'bd_aef2_ila_lib_0' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_aef2_ila_lib_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_aef2_ila_lib_0' (46#1) [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_aef2_ila_lib_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bd_aef2' (47#1) [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_system_ila_0_0/bd_0/hdl/bd_aef2.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'evo_v1_system_ila_0_0' (48#1) [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_system_ila_0_0/synth/evo_v1_system_ila_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 784.438 ; gain = 415.172
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 784.438 ; gain = 415.172
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 850.566 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 850.566 ; gain = 481.301
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 850.566 ; gain = 481.301

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    51|
|2     |CFGLUT5  |   129|
|3     |LUT1     |    69|
|4     |LUT2     |    59|
|5     |LUT3     |    94|
|6     |LUT4     |   142|
|7     |LUT5     |   102|
|8     |LUT6     |   481|
|9     |MUXF7    |    23|
|10    |MUXF8    |     1|
|11    |RAMB36E1 |    15|
|12    |SRL16E   |   137|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  1826|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 850.566 ; gain = 481.301
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 850.566 ; gain = 481.301
