
clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002280  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  0800238c  0800238c  0001238c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080023ac  080023ac  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080023ac  080023ac  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080023ac  080023ac  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080023ac  080023ac  000123ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080023b0  080023b0  000123b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080023b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  20000010  080023c4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  080023c4  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008679  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018b3  00000000  00000000  000286b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c8  00000000  00000000  00029f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f0  00000000  00000000  0002a930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016839  00000000  00000000  0002b220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a62c  00000000  00000000  00041a59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082277  00000000  00000000  0004c085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ce2fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000274c  00000000  00000000  000ce34c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08002374 	.word	0x08002374

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08002374 	.word	0x08002374

0800014c <display_init>:
	Display_Min10,
	Display_Hrs1,
	Display_Hrs10
}display;

void display_init(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	display_clear_all();
 8000150:	f000 f882 	bl	8000258 <display_clear_all>
	HAL_GPIO_WritePin(GPIOB,Display_Hrs10_E_Pin|
 8000154:	2200      	movs	r2, #0
 8000156:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 800015a:	4813      	ldr	r0, [pc, #76]	; (80001a8 <display_init+0x5c>)
 800015c:	f001 f8a9 	bl	80012b2 <HAL_GPIO_WritePin>
							Display_Hrs10_F_Pin,GPIO_PIN_RESET);

	HAL_GPIO_WritePin(GPIOB,Display_Hrs1_G_Pin|
 8000160:	2200      	movs	r2, #0
 8000162:	f248 0101 	movw	r1, #32769	; 0x8001
 8000166:	4810      	ldr	r0, [pc, #64]	; (80001a8 <display_init+0x5c>)
 8000168:	f001 f8a3 	bl	80012b2 <HAL_GPIO_WritePin>
							Display_Hrs1_E_Pin,GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GPIOA,Display_Hrs1_C_Pin,GPIO_PIN_RESET);
 800016c:	2200      	movs	r2, #0
 800016e:	2140      	movs	r1, #64	; 0x40
 8000170:	480e      	ldr	r0, [pc, #56]	; (80001ac <display_init+0x60>)
 8000172:	f001 f89e 	bl	80012b2 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA,Display_Min10_E_Pin|
 8000176:	2200      	movs	r2, #0
 8000178:	f44f 6102 	mov.w	r1, #2080	; 0x820
 800017c:	480b      	ldr	r0, [pc, #44]	; (80001ac <display_init+0x60>)
 800017e:	f001 f898 	bl	80012b2 <HAL_GPIO_WritePin>
							Display_Min10_F_Pin,GPIO_PIN_RESET);

	HAL_GPIO_WritePin(GPIOB,Display_Min1_G_Pin,GPIO_PIN_RESET);
 8000182:	2200      	movs	r2, #0
 8000184:	2180      	movs	r1, #128	; 0x80
 8000186:	4808      	ldr	r0, [pc, #32]	; (80001a8 <display_init+0x5c>)
 8000188:	f001 f893 	bl	80012b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,Display_Min1_D_Pin|
 800018c:	2200      	movs	r2, #0
 800018e:	2106      	movs	r1, #6
 8000190:	4806      	ldr	r0, [pc, #24]	; (80001ac <display_init+0x60>)
 8000192:	f001 f88e 	bl	80012b2 <HAL_GPIO_WritePin>
							Display_Min1_E_Pin,GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GPIOC,Display_Min1_F_Pin,GPIO_PIN_RESET);
 8000196:	2200      	movs	r2, #0
 8000198:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <display_init+0x64>)
 800019e:	f001 f888 	bl	80012b2 <HAL_GPIO_WritePin>
}
 80001a2:	bf00      	nop
 80001a4:	bd80      	pop	{r7, pc}
 80001a6:	bf00      	nop
 80001a8:	40010c00 	.word	0x40010c00
 80001ac:	40010800 	.word	0x40010800
 80001b0:	40011000 	.word	0x40011000

080001b4 <display_clear>:

void display_clear(display which_display){
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b082      	sub	sp, #8
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	4603      	mov	r3, r0
 80001bc:	71fb      	strb	r3, [r7, #7]
	if(which_display == Display_Min1 )
 80001be:	79fb      	ldrb	r3, [r7, #7]
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d111      	bne.n	80001e8 <display_clear+0x34>
	{
		HAL_GPIO_WritePin(GPIOB,Display_Min1_A_Pin|
 80001c4:	2201      	movs	r2, #1
 80001c6:	f44f 7160 	mov.w	r1, #896	; 0x380
 80001ca:	4820      	ldr	r0, [pc, #128]	; (800024c <display_clear+0x98>)
 80001cc:	f001 f871 	bl	80012b2 <HAL_GPIO_WritePin>
								Display_Min1_B_Pin|
								Display_Min1_G_Pin,	GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA,Display_Min1_C_Pin|
 80001d0:	2201      	movs	r2, #1
 80001d2:	2107      	movs	r1, #7
 80001d4:	481e      	ldr	r0, [pc, #120]	; (8000250 <display_clear+0x9c>)
 80001d6:	f001 f86c 	bl	80012b2 <HAL_GPIO_WritePin>
								Display_Min1_D_Pin|
								Display_Min1_E_Pin,GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOC,Display_Min1_F_Pin,GPIO_PIN_SET);
 80001da:	2201      	movs	r2, #1
 80001dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001e0:	481c      	ldr	r0, [pc, #112]	; (8000254 <display_clear+0xa0>)
 80001e2:	f001 f866 	bl	80012b2 <HAL_GPIO_WritePin>
		return;
 80001e6:	e02e      	b.n	8000246 <display_clear+0x92>
	}

	if(which_display == Display_Min10 ){
 80001e8:	79fb      	ldrb	r3, [r7, #7]
 80001ea:	2b01      	cmp	r3, #1
 80001ec:	d10b      	bne.n	8000206 <display_clear+0x52>
		HAL_GPIO_WritePin(GPIOB,Display_Min10_B_Pin|
 80001ee:	2201      	movs	r2, #1
 80001f0:	2160      	movs	r1, #96	; 0x60
 80001f2:	4816      	ldr	r0, [pc, #88]	; (800024c <display_clear+0x98>)
 80001f4:	f001 f85d 	bl	80012b2 <HAL_GPIO_WritePin>
								Display_Min10_A_Pin,GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA,Display_Min10_C_Pin|
 80001f8:	2201      	movs	r2, #1
 80001fa:	f641 0138 	movw	r1, #6200	; 0x1838
 80001fe:	4814      	ldr	r0, [pc, #80]	; (8000250 <display_clear+0x9c>)
 8000200:	f001 f857 	bl	80012b2 <HAL_GPIO_WritePin>
								Display_Min10_F_Pin|
								Display_Min10_G_Pin|
								Display_Min10_D_Pin|
								Display_Min10_E_Pin,GPIO_PIN_SET);
		return;
 8000204:	e01f      	b.n	8000246 <display_clear+0x92>
	}

	if(which_display == Display_Hrs1 ){
 8000206:	79fb      	ldrb	r3, [r7, #7]
 8000208:	2b02      	cmp	r3, #2
 800020a:	d10c      	bne.n	8000226 <display_clear+0x72>
		HAL_GPIO_WritePin(GPIOB,Display_Hrs1_E_Pin|
 800020c:	2201      	movs	r2, #1
 800020e:	f248 0101 	movw	r1, #32769	; 0x8001
 8000212:	480e      	ldr	r0, [pc, #56]	; (800024c <display_clear+0x98>)
 8000214:	f001 f84d 	bl	80012b2 <HAL_GPIO_WritePin>
								Display_Hrs1_G_Pin,GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA,Display_Hrs1_A_Pin|
 8000218:	2201      	movs	r2, #1
 800021a:	f44f 61f8 	mov.w	r1, #1984	; 0x7c0
 800021e:	480c      	ldr	r0, [pc, #48]	; (8000250 <display_clear+0x9c>)
 8000220:	f001 f847 	bl	80012b2 <HAL_GPIO_WritePin>
								Display_Hrs1_B_Pin|
								Display_Hrs1_F_Pin|
								Display_Hrs1_C_Pin|
								Display_Hrs1_D_Pin,GPIO_PIN_SET);
		return;
 8000224:	e00f      	b.n	8000246 <display_clear+0x92>
	}

	if(which_display == Display_Hrs10 ){
 8000226:	79fb      	ldrb	r3, [r7, #7]
 8000228:	2b03      	cmp	r3, #3
 800022a:	d10c      	bne.n	8000246 <display_clear+0x92>
		HAL_GPIO_WritePin(GPIOB,Display_Hrs10_A_Pin|
 800022c:	2201      	movs	r2, #1
 800022e:	f647 4106 	movw	r1, #31750	; 0x7c06
 8000232:	4806      	ldr	r0, [pc, #24]	; (800024c <display_clear+0x98>)
 8000234:	f001 f83d 	bl	80012b2 <HAL_GPIO_WritePin>
								Display_Hrs10_C_Pin|
								Display_Hrs10_D_Pin|
								Display_Hrs10_E_Pin|
								Display_Hrs10_F_Pin|
								Display_Hrs10_G_Pin,GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB,Display_Hrs10_G_Pin,GPIO_PIN_SET);
 8000238:	2201      	movs	r2, #1
 800023a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800023e:	4803      	ldr	r0, [pc, #12]	; (800024c <display_clear+0x98>)
 8000240:	f001 f837 	bl	80012b2 <HAL_GPIO_WritePin>
		return;
 8000244:	bf00      	nop
	}
}
 8000246:	3708      	adds	r7, #8
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}
 800024c:	40010c00 	.word	0x40010c00
 8000250:	40010800 	.word	0x40010800
 8000254:	40011000 	.word	0x40011000

08000258 <display_clear_all>:

void display_clear_all(void){
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
	display_clear(Display_Min1);
 800025c:	2000      	movs	r0, #0
 800025e:	f7ff ffa9 	bl	80001b4 <display_clear>
	display_clear(Display_Min10);
 8000262:	2001      	movs	r0, #1
 8000264:	f7ff ffa6 	bl	80001b4 <display_clear>
	display_clear(Display_Hrs1);
 8000268:	2002      	movs	r0, #2
 800026a:	f7ff ffa3 	bl	80001b4 <display_clear>
	display_clear(Display_Hrs10);
 800026e:	2003      	movs	r0, #3
 8000270:	f7ff ffa0 	bl	80001b4 <display_clear>
}
 8000274:	bf00      	nop
 8000276:	bd80      	pop	{r7, pc}

08000278 <display_Min1>:

void display_Min1(uint8_t num){
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
 800027e:	4603      	mov	r3, r0
 8000280:	71fb      	strb	r3, [r7, #7]
	display_clear(Display_Min1);
 8000282:	2000      	movs	r0, #0
 8000284:	f7ff ff96 	bl	80001b4 <display_clear>
	switch(num){
 8000288:	79fb      	ldrb	r3, [r7, #7]
 800028a:	2b09      	cmp	r3, #9
 800028c:	f200 80b4 	bhi.w	80003f8 <display_Min1+0x180>
 8000290:	a201      	add	r2, pc, #4	; (adr r2, 8000298 <display_Min1+0x20>)
 8000292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000296:	bf00      	nop
 8000298:	080002c1 	.word	0x080002c1
 800029c:	080002e5 	.word	0x080002e5
 80002a0:	080002fd 	.word	0x080002fd
 80002a4:	08000315 	.word	0x08000315
 80002a8:	0800032d 	.word	0x0800032d
 80002ac:	08000351 	.word	0x08000351
 80002b0:	08000375 	.word	0x08000375
 80002b4:	08000399 	.word	0x08000399
 80002b8:	080003b1 	.word	0x080003b1
 80002bc:	080003d5 	.word	0x080003d5
		case 0:
			HAL_GPIO_WritePin(GPIOB,Display_Min1_B_Pin|
 80002c0:	2200      	movs	r2, #0
 80002c2:	f44f 7140 	mov.w	r1, #768	; 0x300
 80002c6:	484e      	ldr	r0, [pc, #312]	; (8000400 <display_Min1+0x188>)
 80002c8:	f000 fff3 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_A_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min1_C_Pin|
 80002cc:	2200      	movs	r2, #0
 80002ce:	2107      	movs	r1, #7
 80002d0:	484c      	ldr	r0, [pc, #304]	; (8000404 <display_Min1+0x18c>)
 80002d2:	f000 ffee 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_D_Pin|
									Display_Min1_E_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOC,Display_Min1_F_Pin,GPIO_PIN_RESET);
 80002d6:	2200      	movs	r2, #0
 80002d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002dc:	484a      	ldr	r0, [pc, #296]	; (8000408 <display_Min1+0x190>)
 80002de:	f000 ffe8 	bl	80012b2 <HAL_GPIO_WritePin>
			break;
 80002e2:	e089      	b.n	80003f8 <display_Min1+0x180>
		case 1:
			HAL_GPIO_WritePin(GPIOB,Display_Min1_B_Pin,GPIO_PIN_RESET);
 80002e4:	2200      	movs	r2, #0
 80002e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002ea:	4845      	ldr	r0, [pc, #276]	; (8000400 <display_Min1+0x188>)
 80002ec:	f000 ffe1 	bl	80012b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,Display_Min1_C_Pin,GPIO_PIN_RESET);
 80002f0:	2200      	movs	r2, #0
 80002f2:	2101      	movs	r1, #1
 80002f4:	4843      	ldr	r0, [pc, #268]	; (8000404 <display_Min1+0x18c>)
 80002f6:	f000 ffdc 	bl	80012b2 <HAL_GPIO_WritePin>
			break;
 80002fa:	e07d      	b.n	80003f8 <display_Min1+0x180>
		case 2:
			HAL_GPIO_WritePin(GPIOB,Display_Min1_A_Pin|
 80002fc:	2200      	movs	r2, #0
 80002fe:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000302:	483f      	ldr	r0, [pc, #252]	; (8000400 <display_Min1+0x188>)
 8000304:	f000 ffd5 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_B_Pin|
									Display_Min1_G_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min1_E_Pin|
 8000308:	2200      	movs	r2, #0
 800030a:	2106      	movs	r1, #6
 800030c:	483d      	ldr	r0, [pc, #244]	; (8000404 <display_Min1+0x18c>)
 800030e:	f000 ffd0 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_D_Pin,GPIO_PIN_RESET);
			break;
 8000312:	e071      	b.n	80003f8 <display_Min1+0x180>
		case 3:
			HAL_GPIO_WritePin(GPIOB,Display_Min1_A_Pin|
 8000314:	2200      	movs	r2, #0
 8000316:	f44f 7160 	mov.w	r1, #896	; 0x380
 800031a:	4839      	ldr	r0, [pc, #228]	; (8000400 <display_Min1+0x188>)
 800031c:	f000 ffc9 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_B_Pin|
									Display_Min1_G_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min1_C_Pin|
 8000320:	2200      	movs	r2, #0
 8000322:	2103      	movs	r1, #3
 8000324:	4837      	ldr	r0, [pc, #220]	; (8000404 <display_Min1+0x18c>)
 8000326:	f000 ffc4 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_D_Pin,GPIO_PIN_RESET);
			break;
 800032a:	e065      	b.n	80003f8 <display_Min1+0x180>
		case 4:
			HAL_GPIO_WritePin(GPIOB,Display_Min1_B_Pin|
 800032c:	2200      	movs	r2, #0
 800032e:	f44f 7120 	mov.w	r1, #640	; 0x280
 8000332:	4833      	ldr	r0, [pc, #204]	; (8000400 <display_Min1+0x188>)
 8000334:	f000 ffbd 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_G_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min1_C_Pin,	GPIO_PIN_RESET);
 8000338:	2200      	movs	r2, #0
 800033a:	2101      	movs	r1, #1
 800033c:	4831      	ldr	r0, [pc, #196]	; (8000404 <display_Min1+0x18c>)
 800033e:	f000 ffb8 	bl	80012b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,Display_Min1_F_Pin,GPIO_PIN_RESET);
 8000342:	2200      	movs	r2, #0
 8000344:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000348:	482f      	ldr	r0, [pc, #188]	; (8000408 <display_Min1+0x190>)
 800034a:	f000 ffb2 	bl	80012b2 <HAL_GPIO_WritePin>
			break;
 800034e:	e053      	b.n	80003f8 <display_Min1+0x180>
		case 5:
			HAL_GPIO_WritePin(GPIOB,Display_Min1_A_Pin|
 8000350:	2200      	movs	r2, #0
 8000352:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8000356:	482a      	ldr	r0, [pc, #168]	; (8000400 <display_Min1+0x188>)
 8000358:	f000 ffab 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_G_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min1_C_Pin|
 800035c:	2200      	movs	r2, #0
 800035e:	2103      	movs	r1, #3
 8000360:	4828      	ldr	r0, [pc, #160]	; (8000404 <display_Min1+0x18c>)
 8000362:	f000 ffa6 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_D_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOC,Display_Min1_F_Pin,GPIO_PIN_RESET);
 8000366:	2200      	movs	r2, #0
 8000368:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800036c:	4826      	ldr	r0, [pc, #152]	; (8000408 <display_Min1+0x190>)
 800036e:	f000 ffa0 	bl	80012b2 <HAL_GPIO_WritePin>
			break;
 8000372:	e041      	b.n	80003f8 <display_Min1+0x180>
		case 6:
			HAL_GPIO_WritePin(GPIOB,Display_Min1_A_Pin|
 8000374:	2200      	movs	r2, #0
 8000376:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800037a:	4821      	ldr	r0, [pc, #132]	; (8000400 <display_Min1+0x188>)
 800037c:	f000 ff99 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_G_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min1_C_Pin|
 8000380:	2200      	movs	r2, #0
 8000382:	2107      	movs	r1, #7
 8000384:	481f      	ldr	r0, [pc, #124]	; (8000404 <display_Min1+0x18c>)
 8000386:	f000 ff94 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_D_Pin|Display_Min1_E_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOC,Display_Min1_F_Pin,GPIO_PIN_RESET);
 800038a:	2200      	movs	r2, #0
 800038c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000390:	481d      	ldr	r0, [pc, #116]	; (8000408 <display_Min1+0x190>)
 8000392:	f000 ff8e 	bl	80012b2 <HAL_GPIO_WritePin>
			break;
 8000396:	e02f      	b.n	80003f8 <display_Min1+0x180>
		case 7:
			HAL_GPIO_WritePin(GPIOB,Display_Min1_B_Pin|
 8000398:	2200      	movs	r2, #0
 800039a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800039e:	4818      	ldr	r0, [pc, #96]	; (8000400 <display_Min1+0x188>)
 80003a0:	f000 ff87 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_A_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min1_C_Pin,GPIO_PIN_RESET);
 80003a4:	2200      	movs	r2, #0
 80003a6:	2101      	movs	r1, #1
 80003a8:	4816      	ldr	r0, [pc, #88]	; (8000404 <display_Min1+0x18c>)
 80003aa:	f000 ff82 	bl	80012b2 <HAL_GPIO_WritePin>
			break;
 80003ae:	e023      	b.n	80003f8 <display_Min1+0x180>
		case 8:
			HAL_GPIO_WritePin(GPIOB,Display_Min1_B_Pin|
 80003b0:	2200      	movs	r2, #0
 80003b2:	f44f 7160 	mov.w	r1, #896	; 0x380
 80003b6:	4812      	ldr	r0, [pc, #72]	; (8000400 <display_Min1+0x188>)
 80003b8:	f000 ff7b 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_A_Pin|
									Display_Min1_G_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min1_C_Pin|
 80003bc:	2200      	movs	r2, #0
 80003be:	2107      	movs	r1, #7
 80003c0:	4810      	ldr	r0, [pc, #64]	; (8000404 <display_Min1+0x18c>)
 80003c2:	f000 ff76 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_D_Pin|
									Display_Min1_E_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOC,Display_Min1_F_Pin,GPIO_PIN_RESET);
 80003c6:	2200      	movs	r2, #0
 80003c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003cc:	480e      	ldr	r0, [pc, #56]	; (8000408 <display_Min1+0x190>)
 80003ce:	f000 ff70 	bl	80012b2 <HAL_GPIO_WritePin>
			break;
 80003d2:	e011      	b.n	80003f8 <display_Min1+0x180>
		case 9:
			HAL_GPIO_WritePin(GPIOB,Display_Min1_B_Pin|
 80003d4:	2200      	movs	r2, #0
 80003d6:	f44f 7160 	mov.w	r1, #896	; 0x380
 80003da:	4809      	ldr	r0, [pc, #36]	; (8000400 <display_Min1+0x188>)
 80003dc:	f000 ff69 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_A_Pin|
									Display_Min1_G_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min1_C_Pin|
 80003e0:	2200      	movs	r2, #0
 80003e2:	2103      	movs	r1, #3
 80003e4:	4807      	ldr	r0, [pc, #28]	; (8000404 <display_Min1+0x18c>)
 80003e6:	f000 ff64 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min1_D_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOC,Display_Min1_F_Pin,GPIO_PIN_RESET);
 80003ea:	2200      	movs	r2, #0
 80003ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003f0:	4805      	ldr	r0, [pc, #20]	; (8000408 <display_Min1+0x190>)
 80003f2:	f000 ff5e 	bl	80012b2 <HAL_GPIO_WritePin>
			break;
 80003f6:	bf00      	nop
	}
}
 80003f8:	bf00      	nop
 80003fa:	3708      	adds	r7, #8
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	40010c00 	.word	0x40010c00
 8000404:	40010800 	.word	0x40010800
 8000408:	40011000 	.word	0x40011000

0800040c <display_Min10>:

void display_Min10(uint8_t num){
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	4603      	mov	r3, r0
 8000414:	71fb      	strb	r3, [r7, #7]
	display_clear(Display_Min10);
 8000416:	2001      	movs	r0, #1
 8000418:	f7ff fecc 	bl	80001b4 <display_clear>
	switch(num){
 800041c:	79fb      	ldrb	r3, [r7, #7]
 800041e:	2b09      	cmp	r3, #9
 8000420:	f200 808e 	bhi.w	8000540 <display_Min10+0x134>
 8000424:	a201      	add	r2, pc, #4	; (adr r2, 800042c <display_Min10+0x20>)
 8000426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800042a:	bf00      	nop
 800042c:	08000455 	.word	0x08000455
 8000430:	0800046d 	.word	0x0800046d
 8000434:	08000483 	.word	0x08000483
 8000438:	0800049b 	.word	0x0800049b
 800043c:	080004b3 	.word	0x080004b3
 8000440:	080004cb 	.word	0x080004cb
 8000444:	080004e3 	.word	0x080004e3
 8000448:	080004fb 	.word	0x080004fb
 800044c:	08000511 	.word	0x08000511
 8000450:	08000529 	.word	0x08000529
		case 0:
			HAL_GPIO_WritePin(GPIOB,Display_Min10_B_Pin|
 8000454:	2200      	movs	r2, #0
 8000456:	2160      	movs	r1, #96	; 0x60
 8000458:	483b      	ldr	r0, [pc, #236]	; (8000548 <display_Min10+0x13c>)
 800045a:	f000 ff2a 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_A_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min10_F_Pin|
 800045e:	2200      	movs	r2, #0
 8000460:	f640 0138 	movw	r1, #2104	; 0x838
 8000464:	4839      	ldr	r0, [pc, #228]	; (800054c <display_Min10+0x140>)
 8000466:	f000 ff24 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_C_Pin|
									Display_Min10_D_Pin|
									Display_Min10_E_Pin,GPIO_PIN_RESET);
			break;
 800046a:	e069      	b.n	8000540 <display_Min10+0x134>
		case 1:
			HAL_GPIO_WritePin(GPIOB,Display_Min10_B_Pin,GPIO_PIN_RESET);
 800046c:	2200      	movs	r2, #0
 800046e:	2140      	movs	r1, #64	; 0x40
 8000470:	4835      	ldr	r0, [pc, #212]	; (8000548 <display_Min10+0x13c>)
 8000472:	f000 ff1e 	bl	80012b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,Display_Min10_C_Pin,GPIO_PIN_RESET);
 8000476:	2200      	movs	r2, #0
 8000478:	2108      	movs	r1, #8
 800047a:	4834      	ldr	r0, [pc, #208]	; (800054c <display_Min10+0x140>)
 800047c:	f000 ff19 	bl	80012b2 <HAL_GPIO_WritePin>
			break;
 8000480:	e05e      	b.n	8000540 <display_Min10+0x134>
		case 2:
			HAL_GPIO_WritePin(GPIOB,Display_Min10_A_Pin|
 8000482:	2200      	movs	r2, #0
 8000484:	2160      	movs	r1, #96	; 0x60
 8000486:	4830      	ldr	r0, [pc, #192]	; (8000548 <display_Min10+0x13c>)
 8000488:	f000 ff13 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_B_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min10_G_Pin|
 800048c:	2200      	movs	r2, #0
 800048e:	f241 0130 	movw	r1, #4144	; 0x1030
 8000492:	482e      	ldr	r0, [pc, #184]	; (800054c <display_Min10+0x140>)
 8000494:	f000 ff0d 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_E_Pin|
									Display_Min10_D_Pin,GPIO_PIN_RESET);
			break;
 8000498:	e052      	b.n	8000540 <display_Min10+0x134>
		case 3:
			HAL_GPIO_WritePin(GPIOB,Display_Min10_A_Pin|
 800049a:	2200      	movs	r2, #0
 800049c:	2160      	movs	r1, #96	; 0x60
 800049e:	482a      	ldr	r0, [pc, #168]	; (8000548 <display_Min10+0x13c>)
 80004a0:	f000 ff07 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_B_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min10_G_Pin|
 80004a4:	2200      	movs	r2, #0
 80004a6:	f241 0118 	movw	r1, #4120	; 0x1018
 80004aa:	4828      	ldr	r0, [pc, #160]	; (800054c <display_Min10+0x140>)
 80004ac:	f000 ff01 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_C_Pin|
									Display_Min10_D_Pin,GPIO_PIN_RESET);
			break;
 80004b0:	e046      	b.n	8000540 <display_Min10+0x134>
		case 4:
			HAL_GPIO_WritePin(GPIOB,Display_Min10_B_Pin,GPIO_PIN_RESET);
 80004b2:	2200      	movs	r2, #0
 80004b4:	2140      	movs	r1, #64	; 0x40
 80004b6:	4824      	ldr	r0, [pc, #144]	; (8000548 <display_Min10+0x13c>)
 80004b8:	f000 fefb 	bl	80012b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,Display_Min10_G_Pin|
 80004bc:	2200      	movs	r2, #0
 80004be:	f641 0108 	movw	r1, #6152	; 0x1808
 80004c2:	4822      	ldr	r0, [pc, #136]	; (800054c <display_Min10+0x140>)
 80004c4:	f000 fef5 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_F_Pin|
									Display_Min10_C_Pin,	GPIO_PIN_RESET);
			break;
 80004c8:	e03a      	b.n	8000540 <display_Min10+0x134>
		case 5:
			HAL_GPIO_WritePin(GPIOB,Display_Min10_A_Pin,GPIO_PIN_RESET);
 80004ca:	2200      	movs	r2, #0
 80004cc:	2120      	movs	r1, #32
 80004ce:	481e      	ldr	r0, [pc, #120]	; (8000548 <display_Min10+0x13c>)
 80004d0:	f000 feef 	bl	80012b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,Display_Min10_G_Pin|
 80004d4:	2200      	movs	r2, #0
 80004d6:	f641 0118 	movw	r1, #6168	; 0x1818
 80004da:	481c      	ldr	r0, [pc, #112]	; (800054c <display_Min10+0x140>)
 80004dc:	f000 fee9 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_F_Pin|
									Display_Min10_C_Pin|
									Display_Min10_D_Pin,GPIO_PIN_RESET);
			break;
 80004e0:	e02e      	b.n	8000540 <display_Min10+0x134>
		case 6:
			HAL_GPIO_WritePin(GPIOB,Display_Min10_A_Pin,GPIO_PIN_RESET);
 80004e2:	2200      	movs	r2, #0
 80004e4:	2120      	movs	r1, #32
 80004e6:	4818      	ldr	r0, [pc, #96]	; (8000548 <display_Min10+0x13c>)
 80004e8:	f000 fee3 	bl	80012b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,Display_Min10_G_Pin|
 80004ec:	2200      	movs	r2, #0
 80004ee:	f641 0138 	movw	r1, #6200	; 0x1838
 80004f2:	4816      	ldr	r0, [pc, #88]	; (800054c <display_Min10+0x140>)
 80004f4:	f000 fedd 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_F_Pin|
									Display_Min10_C_Pin|
									Display_Min10_D_Pin|
									Display_Min10_E_Pin,GPIO_PIN_RESET);
			break;
 80004f8:	e022      	b.n	8000540 <display_Min10+0x134>
		case 7:
			HAL_GPIO_WritePin(GPIOB,Display_Min10_B_Pin|
 80004fa:	2200      	movs	r2, #0
 80004fc:	2160      	movs	r1, #96	; 0x60
 80004fe:	4812      	ldr	r0, [pc, #72]	; (8000548 <display_Min10+0x13c>)
 8000500:	f000 fed7 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_A_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min10_C_Pin,GPIO_PIN_RESET);
 8000504:	2200      	movs	r2, #0
 8000506:	2108      	movs	r1, #8
 8000508:	4810      	ldr	r0, [pc, #64]	; (800054c <display_Min10+0x140>)
 800050a:	f000 fed2 	bl	80012b2 <HAL_GPIO_WritePin>
			break;
 800050e:	e017      	b.n	8000540 <display_Min10+0x134>
		case 8:
			HAL_GPIO_WritePin(GPIOB,Display_Min10_B_Pin|
 8000510:	2200      	movs	r2, #0
 8000512:	2160      	movs	r1, #96	; 0x60
 8000514:	480c      	ldr	r0, [pc, #48]	; (8000548 <display_Min10+0x13c>)
 8000516:	f000 fecc 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_A_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min10_G_Pin|
 800051a:	2200      	movs	r2, #0
 800051c:	f641 0138 	movw	r1, #6200	; 0x1838
 8000520:	480a      	ldr	r0, [pc, #40]	; (800054c <display_Min10+0x140>)
 8000522:	f000 fec6 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_F_Pin|
									Display_Min10_C_Pin|
									Display_Min10_D_Pin|
									Display_Min10_E_Pin,GPIO_PIN_RESET);
			break;
 8000526:	e00b      	b.n	8000540 <display_Min10+0x134>
		case 9:
			HAL_GPIO_WritePin(GPIOB,Display_Min10_B_Pin|
 8000528:	2200      	movs	r2, #0
 800052a:	2160      	movs	r1, #96	; 0x60
 800052c:	4806      	ldr	r0, [pc, #24]	; (8000548 <display_Min10+0x13c>)
 800052e:	f000 fec0 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_A_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Min10_G_Pin|
 8000532:	2200      	movs	r2, #0
 8000534:	f641 0118 	movw	r1, #6168	; 0x1818
 8000538:	4804      	ldr	r0, [pc, #16]	; (800054c <display_Min10+0x140>)
 800053a:	f000 feba 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Min10_F_Pin|
									Display_Min10_C_Pin|
									Display_Min10_D_Pin,GPIO_PIN_RESET);
			break;
 800053e:	bf00      	nop
	}

}
 8000540:	bf00      	nop
 8000542:	3708      	adds	r7, #8
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	40010c00 	.word	0x40010c00
 800054c:	40010800 	.word	0x40010800

08000550 <display_Hrs1>:

void display_Hrs1(uint8_t num){
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
 8000556:	4603      	mov	r3, r0
 8000558:	71fb      	strb	r3, [r7, #7]
	display_clear(Display_Hrs1);
 800055a:	2002      	movs	r0, #2
 800055c:	f7ff fe2a 	bl	80001b4 <display_clear>
	switch(num){
 8000560:	79fb      	ldrb	r3, [r7, #7]
 8000562:	2b09      	cmp	r3, #9
 8000564:	f200 808d 	bhi.w	8000682 <display_Hrs1+0x132>
 8000568:	a201      	add	r2, pc, #4	; (adr r2, 8000570 <display_Hrs1+0x20>)
 800056a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800056e:	bf00      	nop
 8000570:	08000599 	.word	0x08000599
 8000574:	080005b1 	.word	0x080005b1
 8000578:	080005bf 	.word	0x080005bf
 800057c:	080005d9 	.word	0x080005d9
 8000580:	080005f3 	.word	0x080005f3
 8000584:	0800060d 	.word	0x0800060d
 8000588:	08000627 	.word	0x08000627
 800058c:	08000641 	.word	0x08000641
 8000590:	0800064f 	.word	0x0800064f
 8000594:	08000669 	.word	0x08000669
		case 0:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs1_E_Pin,GPIO_PIN_RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	2101      	movs	r1, #1
 800059c:	483b      	ldr	r0, [pc, #236]	; (800068c <display_Hrs1+0x13c>)
 800059e:	f000 fe88 	bl	80012b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,Display_Hrs1_B_Pin|
 80005a2:	2200      	movs	r2, #0
 80005a4:	f44f 61f8 	mov.w	r1, #1984	; 0x7c0
 80005a8:	4839      	ldr	r0, [pc, #228]	; (8000690 <display_Hrs1+0x140>)
 80005aa:	f000 fe82 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_F_Pin|
									Display_Hrs1_A_Pin|
									Display_Hrs1_C_Pin|
									Display_Hrs1_D_Pin,GPIO_PIN_RESET);
			break;
 80005ae:	e068      	b.n	8000682 <display_Hrs1+0x132>
		case 1:
			HAL_GPIO_WritePin(GPIOA,Display_Hrs1_B_Pin|
 80005b0:	2200      	movs	r2, #0
 80005b2:	f44f 6188 	mov.w	r1, #1088	; 0x440
 80005b6:	4836      	ldr	r0, [pc, #216]	; (8000690 <display_Hrs1+0x140>)
 80005b8:	f000 fe7b 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_C_Pin,GPIO_PIN_RESET);
			break;
 80005bc:	e061      	b.n	8000682 <display_Hrs1+0x132>
		case 2:
			HAL_GPIO_WritePin(GPIOA,Display_Hrs1_A_Pin|
 80005be:	2200      	movs	r2, #0
 80005c0:	f44f 61d0 	mov.w	r1, #1664	; 0x680
 80005c4:	4832      	ldr	r0, [pc, #200]	; (8000690 <display_Hrs1+0x140>)
 80005c6:	f000 fe74 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_B_Pin|
									Display_Hrs1_D_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOB,Display_Hrs1_E_Pin|
 80005ca:	2200      	movs	r2, #0
 80005cc:	f248 0101 	movw	r1, #32769	; 0x8001
 80005d0:	482e      	ldr	r0, [pc, #184]	; (800068c <display_Hrs1+0x13c>)
 80005d2:	f000 fe6e 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_G_Pin,GPIO_PIN_RESET);
			break;
 80005d6:	e054      	b.n	8000682 <display_Hrs1+0x132>
		case 3:
			HAL_GPIO_WritePin(GPIOA,Display_Hrs1_A_Pin|
 80005d8:	2200      	movs	r2, #0
 80005da:	f44f 61d8 	mov.w	r1, #1728	; 0x6c0
 80005de:	482c      	ldr	r0, [pc, #176]	; (8000690 <display_Hrs1+0x140>)
 80005e0:	f000 fe67 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_C_Pin|
									Display_Hrs1_D_Pin|
									Display_Hrs1_B_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOB,Display_Hrs1_G_Pin,GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005ea:	4828      	ldr	r0, [pc, #160]	; (800068c <display_Hrs1+0x13c>)
 80005ec:	f000 fe61 	bl	80012b2 <HAL_GPIO_WritePin>
			break;
 80005f0:	e047      	b.n	8000682 <display_Hrs1+0x132>
		case 4:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs1_G_Pin,GPIO_PIN_RESET);
 80005f2:	2200      	movs	r2, #0
 80005f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005f8:	4824      	ldr	r0, [pc, #144]	; (800068c <display_Hrs1+0x13c>)
 80005fa:	f000 fe5a 	bl	80012b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,Display_Hrs1_F_Pin|
 80005fe:	2200      	movs	r2, #0
 8000600:	f44f 61a8 	mov.w	r1, #1344	; 0x540
 8000604:	4822      	ldr	r0, [pc, #136]	; (8000690 <display_Hrs1+0x140>)
 8000606:	f000 fe54 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_C_Pin|
									Display_Hrs1_B_Pin,GPIO_PIN_RESET);
			break;
 800060a:	e03a      	b.n	8000682 <display_Hrs1+0x132>
		case 5:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs1_G_Pin	,GPIO_PIN_RESET);
 800060c:	2200      	movs	r2, #0
 800060e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000612:	481e      	ldr	r0, [pc, #120]	; (800068c <display_Hrs1+0x13c>)
 8000614:	f000 fe4d 	bl	80012b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,Display_Hrs1_A_Pin|
 8000618:	2200      	movs	r2, #0
 800061a:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800061e:	481c      	ldr	r0, [pc, #112]	; (8000690 <display_Hrs1+0x140>)
 8000620:	f000 fe47 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_F_Pin|
									Display_Hrs1_C_Pin|
									Display_Hrs1_D_Pin,GPIO_PIN_RESET);
			break;
 8000624:	e02d      	b.n	8000682 <display_Hrs1+0x132>
		case 6:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs1_E_Pin|
 8000626:	2200      	movs	r2, #0
 8000628:	f248 0101 	movw	r1, #32769	; 0x8001
 800062c:	4817      	ldr	r0, [pc, #92]	; (800068c <display_Hrs1+0x13c>)
 800062e:	f000 fe40 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_G_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Hrs1_C_Pin|
 8000632:	2200      	movs	r2, #0
 8000634:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8000638:	4815      	ldr	r0, [pc, #84]	; (8000690 <display_Hrs1+0x140>)
 800063a:	f000 fe3a 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_A_Pin|
									Display_Hrs1_D_Pin|
									Display_Hrs1_F_Pin,GPIO_PIN_RESET);
			break;
 800063e:	e020      	b.n	8000682 <display_Hrs1+0x132>
		case 7:
			HAL_GPIO_WritePin(GPIOA,Display_Hrs1_B_Pin|
 8000640:	2200      	movs	r2, #0
 8000642:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 8000646:	4812      	ldr	r0, [pc, #72]	; (8000690 <display_Hrs1+0x140>)
 8000648:	f000 fe33 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_A_Pin|
									Display_Hrs1_C_Pin,GPIO_PIN_RESET);
			break;
 800064c:	e019      	b.n	8000682 <display_Hrs1+0x132>
		case 8:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs1_G_Pin|
 800064e:	2200      	movs	r2, #0
 8000650:	f248 0101 	movw	r1, #32769	; 0x8001
 8000654:	480d      	ldr	r0, [pc, #52]	; (800068c <display_Hrs1+0x13c>)
 8000656:	f000 fe2c 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_E_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA,Display_Hrs1_F_Pin|
 800065a:	2200      	movs	r2, #0
 800065c:	f44f 61f8 	mov.w	r1, #1984	; 0x7c0
 8000660:	480b      	ldr	r0, [pc, #44]	; (8000690 <display_Hrs1+0x140>)
 8000662:	f000 fe26 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_B_Pin|
									Display_Hrs1_A_Pin|
									Display_Hrs1_C_Pin|
									Display_Hrs1_D_Pin,GPIO_PIN_RESET);
			break;
 8000666:	e00c      	b.n	8000682 <display_Hrs1+0x132>
		case 9:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs1_G_Pin,GPIO_PIN_RESET);
 8000668:	2200      	movs	r2, #0
 800066a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800066e:	4807      	ldr	r0, [pc, #28]	; (800068c <display_Hrs1+0x13c>)
 8000670:	f000 fe1f 	bl	80012b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,Display_Hrs1_F_Pin|
 8000674:	2200      	movs	r2, #0
 8000676:	f44f 61f8 	mov.w	r1, #1984	; 0x7c0
 800067a:	4805      	ldr	r0, [pc, #20]	; (8000690 <display_Hrs1+0x140>)
 800067c:	f000 fe19 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs1_B_Pin|
									Display_Hrs1_A_Pin|
									Display_Hrs1_C_Pin|
									Display_Hrs1_D_Pin,GPIO_PIN_RESET);
			break;
 8000680:	bf00      	nop

	}
}
 8000682:	bf00      	nop
 8000684:	3708      	adds	r7, #8
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	40010c00 	.word	0x40010c00
 8000690:	40010800 	.word	0x40010800

08000694 <display_Hrs10>:

void display_Hrs10(uint8_t num){
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]
	display_clear(Display_Hrs10);
 800069e:	2003      	movs	r0, #3
 80006a0:	f7ff fd88 	bl	80001b4 <display_clear>
	switch(num){
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	2b09      	cmp	r3, #9
 80006a8:	d85c      	bhi.n	8000764 <display_Hrs10+0xd0>
 80006aa:	a201      	add	r2, pc, #4	; (adr r2, 80006b0 <display_Hrs10+0x1c>)
 80006ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006b0:	080006d9 	.word	0x080006d9
 80006b4:	080006e7 	.word	0x080006e7
 80006b8:	080006f5 	.word	0x080006f5
 80006bc:	08000703 	.word	0x08000703
 80006c0:	08000711 	.word	0x08000711
 80006c4:	0800071f 	.word	0x0800071f
 80006c8:	0800072d 	.word	0x0800072d
 80006cc:	0800073b 	.word	0x0800073b
 80006d0:	08000749 	.word	0x08000749
 80006d4:	08000757 	.word	0x08000757
		case 0:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs10_B_Pin|
 80006d8:	2200      	movs	r2, #0
 80006da:	f247 4106 	movw	r1, #29702	; 0x7406
 80006de:	4823      	ldr	r0, [pc, #140]	; (800076c <display_Hrs10+0xd8>)
 80006e0:	f000 fde7 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs10_A_Pin|
									Display_Hrs10_C_Pin|
									Display_Hrs10_D_Pin|
									Display_Hrs10_E_Pin|
									Display_Hrs10_F_Pin,GPIO_PIN_RESET);
			break;
 80006e4:	e03e      	b.n	8000764 <display_Hrs10+0xd0>
		case 1:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs10_B_Pin|
 80006e6:	2200      	movs	r2, #0
 80006e8:	f244 0102 	movw	r1, #16386	; 0x4002
 80006ec:	481f      	ldr	r0, [pc, #124]	; (800076c <display_Hrs10+0xd8>)
 80006ee:	f000 fde0 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs10_C_Pin,GPIO_PIN_RESET);
			break;
 80006f2:	e037      	b.n	8000764 <display_Hrs10+0xd0>
		case 2:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs10_A_Pin|
 80006f4:	2200      	movs	r2, #0
 80006f6:	f646 4104 	movw	r1, #27652	; 0x6c04
 80006fa:	481c      	ldr	r0, [pc, #112]	; (800076c <display_Hrs10+0xd8>)
 80006fc:	f000 fdd9 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs10_B_Pin|
									Display_Hrs10_E_Pin|
									Display_Hrs10_D_Pin|
									Display_Hrs10_G_Pin,GPIO_PIN_RESET);

			break;
 8000700:	e030      	b.n	8000764 <display_Hrs10+0xd0>
		case 3:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs10_A_Pin|
 8000702:	2200      	movs	r2, #0
 8000704:	f646 0106 	movw	r1, #26630	; 0x6806
 8000708:	4818      	ldr	r0, [pc, #96]	; (800076c <display_Hrs10+0xd8>)
 800070a:	f000 fdd2 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs10_B_Pin|
									Display_Hrs10_G_Pin|
									Display_Hrs10_C_Pin|
									Display_Hrs10_D_Pin,GPIO_PIN_RESET);
			break;
 800070e:	e029      	b.n	8000764 <display_Hrs10+0xd0>
		case 4:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs10_G_Pin|
 8000710:	2200      	movs	r2, #0
 8000712:	f645 0102 	movw	r1, #22530	; 0x5802
 8000716:	4815      	ldr	r0, [pc, #84]	; (800076c <display_Hrs10+0xd8>)
 8000718:	f000 fdcb 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs10_F_Pin|
									Display_Hrs10_C_Pin|
									Display_Hrs10_B_Pin,GPIO_PIN_RESET);
			break;
 800071c:	e022      	b.n	8000764 <display_Hrs10+0xd0>
		case 5:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs10_G_Pin|
 800071e:	2200      	movs	r2, #0
 8000720:	f643 0106 	movw	r1, #14342	; 0x3806
 8000724:	4811      	ldr	r0, [pc, #68]	; (800076c <display_Hrs10+0xd8>)
 8000726:	f000 fdc4 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs10_A_Pin|
									Display_Hrs10_F_Pin|
									Display_Hrs10_C_Pin|
									Display_Hrs10_D_Pin,GPIO_PIN_RESET);
			break;
 800072a:	e01b      	b.n	8000764 <display_Hrs10+0xd0>
		case 6:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs10_E_Pin|
 800072c:	2200      	movs	r2, #0
 800072e:	f643 4106 	movw	r1, #15366	; 0x3c06
 8000732:	480e      	ldr	r0, [pc, #56]	; (800076c <display_Hrs10+0xd8>)
 8000734:	f000 fdbd 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs10_G_Pin|
									Display_Hrs10_C_Pin|
									Display_Hrs10_A_Pin|
									Display_Hrs10_D_Pin|
									Display_Hrs10_F_Pin,GPIO_PIN_RESET);
			break;
 8000738:	e014      	b.n	8000764 <display_Hrs10+0xd0>
		case 7:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs10_B_Pin|
 800073a:	2200      	movs	r2, #0
 800073c:	f246 0102 	movw	r1, #24578	; 0x6002
 8000740:	480a      	ldr	r0, [pc, #40]	; (800076c <display_Hrs10+0xd8>)
 8000742:	f000 fdb6 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs10_A_Pin|
									Display_Hrs10_C_Pin,GPIO_PIN_RESET);
			break;
 8000746:	e00d      	b.n	8000764 <display_Hrs10+0xd0>
		case 8:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs10_E_Pin|
 8000748:	2200      	movs	r2, #0
 800074a:	f647 4106 	movw	r1, #31750	; 0x7c06
 800074e:	4807      	ldr	r0, [pc, #28]	; (800076c <display_Hrs10+0xd8>)
 8000750:	f000 fdaf 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs10_G_Pin|
									Display_Hrs10_B_Pin|
									Display_Hrs10_A_Pin|
									Display_Hrs10_C_Pin|
									Display_Hrs10_D_Pin,GPIO_PIN_RESET);
			break;
 8000754:	e006      	b.n	8000764 <display_Hrs10+0xd0>
		case 9:
			HAL_GPIO_WritePin(GPIOB,Display_Hrs10_G_Pin|
 8000756:	2200      	movs	r2, #0
 8000758:	f647 0106 	movw	r1, #30726	; 0x7806
 800075c:	4803      	ldr	r0, [pc, #12]	; (800076c <display_Hrs10+0xd8>)
 800075e:	f000 fda8 	bl	80012b2 <HAL_GPIO_WritePin>
									Display_Hrs10_F_Pin|
									Display_Hrs10_B_Pin|
									Display_Hrs10_A_Pin|
									Display_Hrs10_C_Pin|
									Display_Hrs10_D_Pin,GPIO_PIN_RESET);
			break;
 8000762:	bf00      	nop
	}
}
 8000764:	bf00      	nop
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40010c00 	.word	0x40010c00

08000770 <Set_hour>:

void Set_hour(uint8_t Hrs , uint8_t Min){
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	460a      	mov	r2, r1
 800077a:	71fb      	strb	r3, [r7, #7]
 800077c:	4613      	mov	r3, r2
 800077e:	71bb      	strb	r3, [r7, #6]
	if(Hrs<24 && Min<60){
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	2b17      	cmp	r3, #23
 8000784:	d830      	bhi.n	80007e8 <Set_hour+0x78>
 8000786:	79bb      	ldrb	r3, [r7, #6]
 8000788:	2b3b      	cmp	r3, #59	; 0x3b
 800078a:	d82d      	bhi.n	80007e8 <Set_hour+0x78>
		display_Hrs10(Hrs/10);
 800078c:	79fb      	ldrb	r3, [r7, #7]
 800078e:	4a18      	ldr	r2, [pc, #96]	; (80007f0 <Set_hour+0x80>)
 8000790:	fba2 2303 	umull	r2, r3, r2, r3
 8000794:	08db      	lsrs	r3, r3, #3
 8000796:	b2db      	uxtb	r3, r3
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff ff7b 	bl	8000694 <display_Hrs10>
		display_Hrs1(Hrs%10);
 800079e:	79fa      	ldrb	r2, [r7, #7]
 80007a0:	4b13      	ldr	r3, [pc, #76]	; (80007f0 <Set_hour+0x80>)
 80007a2:	fba3 1302 	umull	r1, r3, r3, r2
 80007a6:	08d9      	lsrs	r1, r3, #3
 80007a8:	460b      	mov	r3, r1
 80007aa:	009b      	lsls	r3, r3, #2
 80007ac:	440b      	add	r3, r1
 80007ae:	005b      	lsls	r3, r3, #1
 80007b0:	1ad3      	subs	r3, r2, r3
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	4618      	mov	r0, r3
 80007b6:	f7ff fecb 	bl	8000550 <display_Hrs1>
		display_Min10(Min/10);
 80007ba:	79bb      	ldrb	r3, [r7, #6]
 80007bc:	4a0c      	ldr	r2, [pc, #48]	; (80007f0 <Set_hour+0x80>)
 80007be:	fba2 2303 	umull	r2, r3, r2, r3
 80007c2:	08db      	lsrs	r3, r3, #3
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff fe20 	bl	800040c <display_Min10>
		display_Min1(Min%10);
 80007cc:	79ba      	ldrb	r2, [r7, #6]
 80007ce:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <Set_hour+0x80>)
 80007d0:	fba3 1302 	umull	r1, r3, r3, r2
 80007d4:	08d9      	lsrs	r1, r3, #3
 80007d6:	460b      	mov	r3, r1
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	440b      	add	r3, r1
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	1ad3      	subs	r3, r2, r3
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fd48 	bl	8000278 <display_Min1>
	}
}
 80007e8:	bf00      	nop
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	cccccccd 	.word	0xcccccccd

080007f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08a      	sub	sp, #40	; 0x28
 80007f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	f107 0314 	add.w	r3, r7, #20
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000808:	4b50      	ldr	r3, [pc, #320]	; (800094c <MX_GPIO_Init+0x158>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	4a4f      	ldr	r2, [pc, #316]	; (800094c <MX_GPIO_Init+0x158>)
 800080e:	f043 0310 	orr.w	r3, r3, #16
 8000812:	6193      	str	r3, [r2, #24]
 8000814:	4b4d      	ldr	r3, [pc, #308]	; (800094c <MX_GPIO_Init+0x158>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	f003 0310 	and.w	r3, r3, #16
 800081c:	613b      	str	r3, [r7, #16]
 800081e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000820:	4b4a      	ldr	r3, [pc, #296]	; (800094c <MX_GPIO_Init+0x158>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	4a49      	ldr	r2, [pc, #292]	; (800094c <MX_GPIO_Init+0x158>)
 8000826:	f043 0320 	orr.w	r3, r3, #32
 800082a:	6193      	str	r3, [r2, #24]
 800082c:	4b47      	ldr	r3, [pc, #284]	; (800094c <MX_GPIO_Init+0x158>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	f003 0320 	and.w	r3, r3, #32
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000838:	4b44      	ldr	r3, [pc, #272]	; (800094c <MX_GPIO_Init+0x158>)
 800083a:	699b      	ldr	r3, [r3, #24]
 800083c:	4a43      	ldr	r2, [pc, #268]	; (800094c <MX_GPIO_Init+0x158>)
 800083e:	f043 0304 	orr.w	r3, r3, #4
 8000842:	6193      	str	r3, [r2, #24]
 8000844:	4b41      	ldr	r3, [pc, #260]	; (800094c <MX_GPIO_Init+0x158>)
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	f003 0304 	and.w	r3, r3, #4
 800084c:	60bb      	str	r3, [r7, #8]
 800084e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000850:	4b3e      	ldr	r3, [pc, #248]	; (800094c <MX_GPIO_Init+0x158>)
 8000852:	699b      	ldr	r3, [r3, #24]
 8000854:	4a3d      	ldr	r2, [pc, #244]	; (800094c <MX_GPIO_Init+0x158>)
 8000856:	f043 0308 	orr.w	r3, r3, #8
 800085a:	6193      	str	r3, [r2, #24]
 800085c:	4b3b      	ldr	r3, [pc, #236]	; (800094c <MX_GPIO_Init+0x158>)
 800085e:	699b      	ldr	r3, [r3, #24]
 8000860:	f003 0308 	and.w	r3, r3, #8
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Display_Min1_F_GPIO_Port, Display_Min1_F_Pin, GPIO_PIN_RESET);
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800086e:	4838      	ldr	r0, [pc, #224]	; (8000950 <MX_GPIO_Init+0x15c>)
 8000870:	f000 fd1f 	bl	80012b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Display_Min1_C_Pin|Display_Min1_D_Pin|Display_Min1_E_Pin|Display_Min10_C_Pin
 8000874:	2200      	movs	r2, #0
 8000876:	f641 71ff 	movw	r1, #8191	; 0x1fff
 800087a:	4836      	ldr	r0, [pc, #216]	; (8000954 <MX_GPIO_Init+0x160>)
 800087c:	f000 fd19 	bl	80012b2 <HAL_GPIO_WritePin>
                          |Display_Min10_D_Pin|Display_Min10_E_Pin|Display_Hrs1_C_Pin|Display_Hrs1_D_Pin
                          |Display_Hrs1_F_Pin|Display_Hrs1_A_Pin|Display_Hrs1_B_Pin|Display_Min10_F_Pin
                          |Display_Min10_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_Hrs1_E_Pin|Display_Hrs10_C_Pin|Display_Hrs10_D_Pin|Display_Hrs10_E_Pin
 8000880:	2200      	movs	r2, #0
 8000882:	f64f 71e7 	movw	r1, #65511	; 0xffe7
 8000886:	4834      	ldr	r0, [pc, #208]	; (8000958 <MX_GPIO_Init+0x164>)
 8000888:	f000 fd13 	bl	80012b2 <HAL_GPIO_WritePin>
                          |Display_Hrs10_G_Pin|Display_Hrs10_F_Pin|Display_Hrs10_A_Pin|Display_Hrs10_B_Pin
                          |Display_Hrs1_G_Pin|Display_Min10_A_Pin|Display_Min10_B_Pin|Display_Min1_G_Pin
                          |Display_Min1_A_Pin|Display_Min1_B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Display_Min1_F_Pin;
 800088c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000892:	2301      	movs	r3, #1
 8000894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	2300      	movs	r3, #0
 8000898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089a:	2302      	movs	r3, #2
 800089c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Display_Min1_F_GPIO_Port, &GPIO_InitStruct);
 800089e:	f107 0314 	add.w	r3, r7, #20
 80008a2:	4619      	mov	r1, r3
 80008a4:	482a      	ldr	r0, [pc, #168]	; (8000950 <MX_GPIO_Init+0x15c>)
 80008a6:	f000 fb71 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW3_STOP_Pin;
 80008aa:	2301      	movs	r3, #1
 80008ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ae:	2300      	movs	r3, #0
 80008b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008b2:	2301      	movs	r3, #1
 80008b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW3_STOP_GPIO_Port, &GPIO_InitStruct);
 80008b6:	f107 0314 	add.w	r3, r7, #20
 80008ba:	4619      	mov	r1, r3
 80008bc:	4827      	ldr	r0, [pc, #156]	; (800095c <MX_GPIO_Init+0x168>)
 80008be:	f000 fb65 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = Display_Min1_C_Pin|Display_Min1_D_Pin|Display_Min1_E_Pin|Display_Min10_C_Pin
 80008c2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80008c6:	617b      	str	r3, [r7, #20]
                          |Display_Min10_D_Pin|Display_Min10_E_Pin|Display_Hrs1_C_Pin|Display_Hrs1_D_Pin
                          |Display_Hrs1_F_Pin|Display_Hrs1_A_Pin|Display_Hrs1_B_Pin|Display_Min10_F_Pin
                          |Display_Min10_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c8:	2301      	movs	r3, #1
 80008ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d0:	2302      	movs	r3, #2
 80008d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	4619      	mov	r1, r3
 80008da:	481e      	ldr	r0, [pc, #120]	; (8000954 <MX_GPIO_Init+0x160>)
 80008dc:	f000 fb56 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = Display_Hrs1_E_Pin|Display_Hrs10_C_Pin|Display_Hrs10_D_Pin|Display_Hrs10_E_Pin
 80008e0:	f64f 73e7 	movw	r3, #65511	; 0xffe7
 80008e4:	617b      	str	r3, [r7, #20]
                          |Display_Hrs10_G_Pin|Display_Hrs10_F_Pin|Display_Hrs10_A_Pin|Display_Hrs10_B_Pin
                          |Display_Hrs1_G_Pin|Display_Min10_A_Pin|Display_Min10_B_Pin|Display_Min1_G_Pin
                          |Display_Min1_A_Pin|Display_Min1_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e6:	2301      	movs	r3, #1
 80008e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2302      	movs	r3, #2
 80008f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	4619      	mov	r1, r3
 80008f8:	4817      	ldr	r0, [pc, #92]	; (8000958 <MX_GPIO_Init+0x164>)
 80008fa:	f000 fb47 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW1_TRIGGER_Pin;
 80008fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000902:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000904:	4b16      	ldr	r3, [pc, #88]	; (8000960 <MX_GPIO_Init+0x16c>)
 8000906:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW1_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	4619      	mov	r1, r3
 8000912:	4810      	ldr	r0, [pc, #64]	; (8000954 <MX_GPIO_Init+0x160>)
 8000914:	f000 fb3a 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 8000918:	4b12      	ldr	r3, [pc, #72]	; (8000964 <MX_GPIO_Init+0x170>)
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
 800091e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000920:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000924:	627b      	str	r3, [r7, #36]	; 0x24
 8000926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000928:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
 800092e:	4a0d      	ldr	r2, [pc, #52]	; (8000964 <MX_GPIO_Init+0x170>)
 8000930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000932:	6053      	str	r3, [r2, #4]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000934:	2200      	movs	r2, #0
 8000936:	2100      	movs	r1, #0
 8000938:	2028      	movs	r0, #40	; 0x28
 800093a:	f000 faf0 	bl	8000f1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800093e:	2028      	movs	r0, #40	; 0x28
 8000940:	f000 fb09 	bl	8000f56 <HAL_NVIC_EnableIRQ>

}
 8000944:	bf00      	nop
 8000946:	3728      	adds	r7, #40	; 0x28
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	40021000 	.word	0x40021000
 8000950:	40011000 	.word	0x40011000
 8000954:	40010800 	.word	0x40010800
 8000958:	40010c00 	.word	0x40010c00
 800095c:	40011400 	.word	0x40011400
 8000960:	10110000 	.word	0x10110000
 8000964:	40010000 	.word	0x40010000

08000968 <stop_clock>:
void stop_clock(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void stop_clock(void){
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
	  uint8_t pin_reading = HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0);
 800096e:	2101      	movs	r1, #1
 8000970:	4807      	ldr	r0, [pc, #28]	; (8000990 <stop_clock+0x28>)
 8000972:	f000 fc87 	bl	8001284 <HAL_GPIO_ReadPin>
 8000976:	4603      	mov	r3, r0
 8000978:	71fb      	strb	r3, [r7, #7]
		  if(pin_reading==0)
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d102      	bne.n	8000986 <stop_clock+0x1e>
			  HAL_TIM_Base_Stop_IT(&htim2);
 8000980:	4804      	ldr	r0, [pc, #16]	; (8000994 <stop_clock+0x2c>)
 8000982:	f001 f94b 	bl	8001c1c <HAL_TIM_Base_Stop_IT>
}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40011400 	.word	0x40011400
 8000994:	2000002c 	.word	0x2000002c

08000998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800099c:	f000 f986 	bl	8000cac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a0:	f000 f809 	bl	80009b6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009a4:	f7ff ff26 	bl	80007f4 <MX_GPIO_Init>
  MX_TIM2_Init();
 80009a8:	f000 f8e8 	bl	8000b7c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  display_init();
 80009ac:	f7ff fbce 	bl	800014c <display_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  stop_clock();  // EXTI0 doesn't trigger :/
 80009b0:	f7ff ffda 	bl	8000968 <stop_clock>
 80009b4:	e7fc      	b.n	80009b0 <main+0x18>

080009b6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b090      	sub	sp, #64	; 0x40
 80009ba:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009bc:	f107 0318 	add.w	r3, r7, #24
 80009c0:	2228      	movs	r2, #40	; 0x28
 80009c2:	2100      	movs	r1, #0
 80009c4:	4618      	mov	r0, r3
 80009c6:	f001 fccd 	bl	8002364 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009d8:	2302      	movs	r3, #2
 80009da:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009dc:	2301      	movs	r3, #1
 80009de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009e0:	2310      	movs	r3, #16
 80009e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009e4:	2302      	movs	r3, #2
 80009e6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80009e8:	2300      	movs	r3, #0
 80009ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80009ec:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 80009f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f2:	f107 0318 	add.w	r3, r7, #24
 80009f6:	4618      	mov	r0, r3
 80009f8:	f000 fc8c 	bl	8001314 <HAL_RCC_OscConfig>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000a02:	f000 f818 	bl	8000a36 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a06:	230f      	movs	r3, #15
 8000a08:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a12:	2300      	movs	r3, #0
 8000a14:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a16:	2300      	movs	r3, #0
 8000a18:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 fefa 	bl	8001818 <HAL_RCC_ClockConfig>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000a2a:	f000 f804 	bl	8000a36 <Error_Handler>
  }
}
 8000a2e:	bf00      	nop
 8000a30:	3740      	adds	r7, #64	; 0x40
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a36:	b480      	push	{r7}
 8000a38:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a3a:	b672      	cpsid	i
}
 8000a3c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a3e:	e7fe      	b.n	8000a3e <Error_Handler+0x8>

08000a40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a46:	4b0e      	ldr	r3, [pc, #56]	; (8000a80 <HAL_MspInit+0x40>)
 8000a48:	699b      	ldr	r3, [r3, #24]
 8000a4a:	4a0d      	ldr	r2, [pc, #52]	; (8000a80 <HAL_MspInit+0x40>)
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	6193      	str	r3, [r2, #24]
 8000a52:	4b0b      	ldr	r3, [pc, #44]	; (8000a80 <HAL_MspInit+0x40>)
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	f003 0301 	and.w	r3, r3, #1
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5e:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <HAL_MspInit+0x40>)
 8000a60:	69db      	ldr	r3, [r3, #28]
 8000a62:	4a07      	ldr	r2, [pc, #28]	; (8000a80 <HAL_MspInit+0x40>)
 8000a64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a68:	61d3      	str	r3, [r2, #28]
 8000a6a:	4b05      	ldr	r3, [pc, #20]	; (8000a80 <HAL_MspInit+0x40>)
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a72:	603b      	str	r3, [r7, #0]
 8000a74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr
 8000a80:	40021000 	.word	0x40021000

08000a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <NMI_Handler+0x4>

08000a8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a8e:	e7fe      	b.n	8000a8e <HardFault_Handler+0x4>

08000a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <MemManage_Handler+0x4>

08000a96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a96:	b480      	push	{r7}
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a9a:	e7fe      	b.n	8000a9a <BusFault_Handler+0x4>

08000a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa0:	e7fe      	b.n	8000aa0 <UsageFault_Handler+0x4>

08000aa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bc80      	pop	{r7}
 8000aac:	4770      	bx	lr

08000aae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aae:	b480      	push	{r7}
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bc80      	pop	{r7}
 8000ab8:	4770      	bx	lr

08000aba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aba:	b480      	push	{r7}
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000abe:	bf00      	nop
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bc80      	pop	{r7}
 8000ac4:	4770      	bx	lr

08000ac6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aca:	f000 f935 	bl	8000d38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	bd80      	pop	{r7, pc}
	...

08000ad4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ad8:	4815      	ldr	r0, [pc, #84]	; (8000b30 <TIM2_IRQHandler+0x5c>)
 8000ada:	f001 f8cd 	bl	8001c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  //set up the time
  static uint8_t Hrs = 21, Min = 15;
  Set_hour(Hrs,Min);
 8000ade:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <TIM2_IRQHandler+0x60>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	4a15      	ldr	r2, [pc, #84]	; (8000b38 <TIM2_IRQHandler+0x64>)
 8000ae4:	7812      	ldrb	r2, [r2, #0]
 8000ae6:	4611      	mov	r1, r2
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff fe41 	bl	8000770 <Set_hour>
  Min++;
 8000aee:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <TIM2_IRQHandler+0x64>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	3301      	adds	r3, #1
 8000af4:	b2da      	uxtb	r2, r3
 8000af6:	4b10      	ldr	r3, [pc, #64]	; (8000b38 <TIM2_IRQHandler+0x64>)
 8000af8:	701a      	strb	r2, [r3, #0]
  if(Min==60 && Hrs<=24){
 8000afa:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <TIM2_IRQHandler+0x64>)
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	2b3c      	cmp	r3, #60	; 0x3c
 8000b00:	d114      	bne.n	8000b2c <TIM2_IRQHandler+0x58>
 8000b02:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <TIM2_IRQHandler+0x60>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	2b18      	cmp	r3, #24
 8000b08:	d810      	bhi.n	8000b2c <TIM2_IRQHandler+0x58>
	Min = 0;
 8000b0a:	4b0b      	ldr	r3, [pc, #44]	; (8000b38 <TIM2_IRQHandler+0x64>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	701a      	strb	r2, [r3, #0]
	Hrs++;
 8000b10:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <TIM2_IRQHandler+0x60>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	3301      	adds	r3, #1
 8000b16:	b2da      	uxtb	r2, r3
 8000b18:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <TIM2_IRQHandler+0x60>)
 8000b1a:	701a      	strb	r2, [r3, #0]
	if(Hrs==24){
 8000b1c:	4b05      	ldr	r3, [pc, #20]	; (8000b34 <TIM2_IRQHandler+0x60>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b18      	cmp	r3, #24
 8000b22:	d103      	bne.n	8000b2c <TIM2_IRQHandler+0x58>
		Hrs=0;
 8000b24:	4b03      	ldr	r3, [pc, #12]	; (8000b34 <TIM2_IRQHandler+0x60>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	701a      	strb	r2, [r3, #0]
		return;
 8000b2a:	bf00      	nop
	}
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	2000002c 	.word	0x2000002c
 8000b34:	20000000 	.word	0x20000000
 8000b38:	20000001 	.word	0x20000001

08000b3c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW1_TRIGGER_Pin);
 8000b40:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000b44:	f000 fbce 	bl	80012e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b48:	bf00      	nop
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == SW1_TRIGGER_Pin)
 8000b56:	88fb      	ldrh	r3, [r7, #6]
 8000b58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000b5c:	d102      	bne.n	8000b64 <HAL_GPIO_EXTI_Callback+0x18>
		HAL_TIM_Base_Start_IT(&htim2);
 8000b5e:	4803      	ldr	r0, [pc, #12]	; (8000b6c <HAL_GPIO_EXTI_Callback+0x20>)
 8000b60:	f001 f810 	bl	8001b84 <HAL_TIM_Base_Start_IT>
}
 8000b64:	bf00      	nop
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	2000002c 	.word	0x2000002c

08000b70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bc80      	pop	{r7}
 8000b7a:	4770      	bx	lr

08000b7c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b82:	f107 0308 	add.w	r3, r7, #8
 8000b86:	2200      	movs	r2, #0
 8000b88:	601a      	str	r2, [r3, #0]
 8000b8a:	605a      	str	r2, [r3, #4]
 8000b8c:	609a      	str	r2, [r3, #8]
 8000b8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b90:	463b      	mov	r3, r7
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b98:	4b1e      	ldr	r3, [pc, #120]	; (8000c14 <MX_TIM2_Init+0x98>)
 8000b9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000-1;
 8000ba0:	4b1c      	ldr	r3, [pc, #112]	; (8000c14 <MX_TIM2_Init+0x98>)
 8000ba2:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8000ba6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ba8:	4b1a      	ldr	r3, [pc, #104]	; (8000c14 <MX_TIM2_Init+0x98>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60000-1;
 8000bae:	4b19      	ldr	r3, [pc, #100]	; (8000c14 <MX_TIM2_Init+0x98>)
 8000bb0:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8000bb4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bb6:	4b17      	ldr	r3, [pc, #92]	; (8000c14 <MX_TIM2_Init+0x98>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bbc:	4b15      	ldr	r3, [pc, #84]	; (8000c14 <MX_TIM2_Init+0x98>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000bc2:	4814      	ldr	r0, [pc, #80]	; (8000c14 <MX_TIM2_Init+0x98>)
 8000bc4:	f000 ff8e 	bl	8001ae4 <HAL_TIM_Base_Init>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000bce:	f7ff ff32 	bl	8000a36 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bd6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000bd8:	f107 0308 	add.w	r3, r7, #8
 8000bdc:	4619      	mov	r1, r3
 8000bde:	480d      	ldr	r0, [pc, #52]	; (8000c14 <MX_TIM2_Init+0x98>)
 8000be0:	f001 f952 	bl	8001e88 <HAL_TIM_ConfigClockSource>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000bea:	f7ff ff24 	bl	8000a36 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000bf6:	463b      	mov	r3, r7
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4806      	ldr	r0, [pc, #24]	; (8000c14 <MX_TIM2_Init+0x98>)
 8000bfc:	f001 fb24 	bl	8002248 <HAL_TIMEx_MasterConfigSynchronization>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000c06:	f7ff ff16 	bl	8000a36 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c0a:	bf00      	nop
 8000c0c:	3718      	adds	r7, #24
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	2000002c 	.word	0x2000002c

08000c18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c28:	d113      	bne.n	8000c52 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c2a:	4b0c      	ldr	r3, [pc, #48]	; (8000c5c <HAL_TIM_Base_MspInit+0x44>)
 8000c2c:	69db      	ldr	r3, [r3, #28]
 8000c2e:	4a0b      	ldr	r2, [pc, #44]	; (8000c5c <HAL_TIM_Base_MspInit+0x44>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	61d3      	str	r3, [r2, #28]
 8000c36:	4b09      	ldr	r3, [pc, #36]	; (8000c5c <HAL_TIM_Base_MspInit+0x44>)
 8000c38:	69db      	ldr	r3, [r3, #28]
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c42:	2200      	movs	r2, #0
 8000c44:	2100      	movs	r1, #0
 8000c46:	201c      	movs	r0, #28
 8000c48:	f000 f969 	bl	8000f1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c4c:	201c      	movs	r0, #28
 8000c4e:	f000 f982 	bl	8000f56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000c52:	bf00      	nop
 8000c54:	3710      	adds	r7, #16
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	40021000 	.word	0x40021000

08000c60 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c60:	480c      	ldr	r0, [pc, #48]	; (8000c94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c62:	490d      	ldr	r1, [pc, #52]	; (8000c98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c64:	4a0d      	ldr	r2, [pc, #52]	; (8000c9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c68:	e002      	b.n	8000c70 <LoopCopyDataInit>

08000c6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c6e:	3304      	adds	r3, #4

08000c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c74:	d3f9      	bcc.n	8000c6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c76:	4a0a      	ldr	r2, [pc, #40]	; (8000ca0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c78:	4c0a      	ldr	r4, [pc, #40]	; (8000ca4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c7c:	e001      	b.n	8000c82 <LoopFillZerobss>

08000c7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c80:	3204      	adds	r2, #4

08000c82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c84:	d3fb      	bcc.n	8000c7e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c86:	f7ff ff73 	bl	8000b70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c8a:	f001 fb47 	bl	800231c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c8e:	f7ff fe83 	bl	8000998 <main>
  bx lr
 8000c92:	4770      	bx	lr
  ldr r0, =_sdata
 8000c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c98:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000c9c:	080023b4 	.word	0x080023b4
  ldr r2, =_sbss
 8000ca0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000ca4:	20000078 	.word	0x20000078

08000ca8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ca8:	e7fe      	b.n	8000ca8 <ADC1_2_IRQHandler>
	...

08000cac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cb0:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <HAL_Init+0x28>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a07      	ldr	r2, [pc, #28]	; (8000cd4 <HAL_Init+0x28>)
 8000cb6:	f043 0310 	orr.w	r3, r3, #16
 8000cba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cbc:	2003      	movs	r0, #3
 8000cbe:	f000 f923 	bl	8000f08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cc2:	200f      	movs	r0, #15
 8000cc4:	f000 f808 	bl	8000cd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cc8:	f7ff feba 	bl	8000a40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40022000 	.word	0x40022000

08000cd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ce0:	4b12      	ldr	r3, [pc, #72]	; (8000d2c <HAL_InitTick+0x54>)
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	4b12      	ldr	r3, [pc, #72]	; (8000d30 <HAL_InitTick+0x58>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	4619      	mov	r1, r3
 8000cea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cee:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f000 f93b 	bl	8000f72 <HAL_SYSTICK_Config>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	e00e      	b.n	8000d24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2b0f      	cmp	r3, #15
 8000d0a:	d80a      	bhi.n	8000d22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	6879      	ldr	r1, [r7, #4]
 8000d10:	f04f 30ff 	mov.w	r0, #4294967295
 8000d14:	f000 f903 	bl	8000f1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d18:	4a06      	ldr	r2, [pc, #24]	; (8000d34 <HAL_InitTick+0x5c>)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	e000      	b.n	8000d24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	20000004 	.word	0x20000004
 8000d30:	2000000c 	.word	0x2000000c
 8000d34:	20000008 	.word	0x20000008

08000d38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d3c:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <HAL_IncTick+0x1c>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	461a      	mov	r2, r3
 8000d42:	4b05      	ldr	r3, [pc, #20]	; (8000d58 <HAL_IncTick+0x20>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4413      	add	r3, r2
 8000d48:	4a03      	ldr	r2, [pc, #12]	; (8000d58 <HAL_IncTick+0x20>)
 8000d4a:	6013      	str	r3, [r2, #0]
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bc80      	pop	{r7}
 8000d52:	4770      	bx	lr
 8000d54:	2000000c 	.word	0x2000000c
 8000d58:	20000074 	.word	0x20000074

08000d5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d60:	4b02      	ldr	r3, [pc, #8]	; (8000d6c <HAL_GetTick+0x10>)
 8000d62:	681b      	ldr	r3, [r3, #0]
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bc80      	pop	{r7}
 8000d6a:	4770      	bx	lr
 8000d6c:	20000074 	.word	0x20000074

08000d70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	f003 0307 	and.w	r3, r3, #7
 8000d7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d80:	4b0c      	ldr	r3, [pc, #48]	; (8000db4 <__NVIC_SetPriorityGrouping+0x44>)
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d86:	68ba      	ldr	r2, [r7, #8]
 8000d88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000da0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000da2:	4a04      	ldr	r2, [pc, #16]	; (8000db4 <__NVIC_SetPriorityGrouping+0x44>)
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	60d3      	str	r3, [r2, #12]
}
 8000da8:	bf00      	nop
 8000daa:	3714      	adds	r7, #20
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e000ed00 	.word	0xe000ed00

08000db8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dbc:	4b04      	ldr	r3, [pc, #16]	; (8000dd0 <__NVIC_GetPriorityGrouping+0x18>)
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	0a1b      	lsrs	r3, r3, #8
 8000dc2:	f003 0307 	and.w	r3, r3, #7
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bc80      	pop	{r7}
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	e000ed00 	.word	0xe000ed00

08000dd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	db0b      	blt.n	8000dfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	f003 021f 	and.w	r2, r3, #31
 8000dec:	4906      	ldr	r1, [pc, #24]	; (8000e08 <__NVIC_EnableIRQ+0x34>)
 8000dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df2:	095b      	lsrs	r3, r3, #5
 8000df4:	2001      	movs	r0, #1
 8000df6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dfe:	bf00      	nop
 8000e00:	370c      	adds	r7, #12
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bc80      	pop	{r7}
 8000e06:	4770      	bx	lr
 8000e08:	e000e100 	.word	0xe000e100

08000e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	6039      	str	r1, [r7, #0]
 8000e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	db0a      	blt.n	8000e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	b2da      	uxtb	r2, r3
 8000e24:	490c      	ldr	r1, [pc, #48]	; (8000e58 <__NVIC_SetPriority+0x4c>)
 8000e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2a:	0112      	lsls	r2, r2, #4
 8000e2c:	b2d2      	uxtb	r2, r2
 8000e2e:	440b      	add	r3, r1
 8000e30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e34:	e00a      	b.n	8000e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	b2da      	uxtb	r2, r3
 8000e3a:	4908      	ldr	r1, [pc, #32]	; (8000e5c <__NVIC_SetPriority+0x50>)
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	f003 030f 	and.w	r3, r3, #15
 8000e42:	3b04      	subs	r3, #4
 8000e44:	0112      	lsls	r2, r2, #4
 8000e46:	b2d2      	uxtb	r2, r2
 8000e48:	440b      	add	r3, r1
 8000e4a:	761a      	strb	r2, [r3, #24]
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000e100 	.word	0xe000e100
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b089      	sub	sp, #36	; 0x24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	f1c3 0307 	rsb	r3, r3, #7
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	bf28      	it	cs
 8000e7e:	2304      	movcs	r3, #4
 8000e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	3304      	adds	r3, #4
 8000e86:	2b06      	cmp	r3, #6
 8000e88:	d902      	bls.n	8000e90 <NVIC_EncodePriority+0x30>
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	3b03      	subs	r3, #3
 8000e8e:	e000      	b.n	8000e92 <NVIC_EncodePriority+0x32>
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e94:	f04f 32ff 	mov.w	r2, #4294967295
 8000e98:	69bb      	ldr	r3, [r7, #24]
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	43da      	mvns	r2, r3
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	401a      	ands	r2, r3
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb2:	43d9      	mvns	r1, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb8:	4313      	orrs	r3, r2
         );
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3724      	adds	r7, #36	; 0x24
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bc80      	pop	{r7}
 8000ec2:	4770      	bx	lr

08000ec4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3b01      	subs	r3, #1
 8000ed0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ed4:	d301      	bcc.n	8000eda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e00f      	b.n	8000efa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eda:	4a0a      	ldr	r2, [pc, #40]	; (8000f04 <SysTick_Config+0x40>)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ee2:	210f      	movs	r1, #15
 8000ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee8:	f7ff ff90 	bl	8000e0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eec:	4b05      	ldr	r3, [pc, #20]	; (8000f04 <SysTick_Config+0x40>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ef2:	4b04      	ldr	r3, [pc, #16]	; (8000f04 <SysTick_Config+0x40>)
 8000ef4:	2207      	movs	r2, #7
 8000ef6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	e000e010 	.word	0xe000e010

08000f08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f7ff ff2d 	bl	8000d70 <__NVIC_SetPriorityGrouping>
}
 8000f16:	bf00      	nop
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b086      	sub	sp, #24
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	4603      	mov	r3, r0
 8000f26:	60b9      	str	r1, [r7, #8]
 8000f28:	607a      	str	r2, [r7, #4]
 8000f2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f30:	f7ff ff42 	bl	8000db8 <__NVIC_GetPriorityGrouping>
 8000f34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	68b9      	ldr	r1, [r7, #8]
 8000f3a:	6978      	ldr	r0, [r7, #20]
 8000f3c:	f7ff ff90 	bl	8000e60 <NVIC_EncodePriority>
 8000f40:	4602      	mov	r2, r0
 8000f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f46:	4611      	mov	r1, r2
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff ff5f 	bl	8000e0c <__NVIC_SetPriority>
}
 8000f4e:	bf00      	nop
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b082      	sub	sp, #8
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff ff35 	bl	8000dd4 <__NVIC_EnableIRQ>
}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b082      	sub	sp, #8
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f7ff ffa2 	bl	8000ec4 <SysTick_Config>
 8000f80:	4603      	mov	r3, r0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
	...

08000f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b08b      	sub	sp, #44	; 0x2c
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f96:	2300      	movs	r3, #0
 8000f98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f9e:	e161      	b.n	8001264 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	69fa      	ldr	r2, [r7, #28]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	f040 8150 	bne.w	800125e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	4a97      	ldr	r2, [pc, #604]	; (8001220 <HAL_GPIO_Init+0x294>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d05e      	beq.n	8001086 <HAL_GPIO_Init+0xfa>
 8000fc8:	4a95      	ldr	r2, [pc, #596]	; (8001220 <HAL_GPIO_Init+0x294>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d875      	bhi.n	80010ba <HAL_GPIO_Init+0x12e>
 8000fce:	4a95      	ldr	r2, [pc, #596]	; (8001224 <HAL_GPIO_Init+0x298>)
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d058      	beq.n	8001086 <HAL_GPIO_Init+0xfa>
 8000fd4:	4a93      	ldr	r2, [pc, #588]	; (8001224 <HAL_GPIO_Init+0x298>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d86f      	bhi.n	80010ba <HAL_GPIO_Init+0x12e>
 8000fda:	4a93      	ldr	r2, [pc, #588]	; (8001228 <HAL_GPIO_Init+0x29c>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d052      	beq.n	8001086 <HAL_GPIO_Init+0xfa>
 8000fe0:	4a91      	ldr	r2, [pc, #580]	; (8001228 <HAL_GPIO_Init+0x29c>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d869      	bhi.n	80010ba <HAL_GPIO_Init+0x12e>
 8000fe6:	4a91      	ldr	r2, [pc, #580]	; (800122c <HAL_GPIO_Init+0x2a0>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d04c      	beq.n	8001086 <HAL_GPIO_Init+0xfa>
 8000fec:	4a8f      	ldr	r2, [pc, #572]	; (800122c <HAL_GPIO_Init+0x2a0>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d863      	bhi.n	80010ba <HAL_GPIO_Init+0x12e>
 8000ff2:	4a8f      	ldr	r2, [pc, #572]	; (8001230 <HAL_GPIO_Init+0x2a4>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d046      	beq.n	8001086 <HAL_GPIO_Init+0xfa>
 8000ff8:	4a8d      	ldr	r2, [pc, #564]	; (8001230 <HAL_GPIO_Init+0x2a4>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d85d      	bhi.n	80010ba <HAL_GPIO_Init+0x12e>
 8000ffe:	2b12      	cmp	r3, #18
 8001000:	d82a      	bhi.n	8001058 <HAL_GPIO_Init+0xcc>
 8001002:	2b12      	cmp	r3, #18
 8001004:	d859      	bhi.n	80010ba <HAL_GPIO_Init+0x12e>
 8001006:	a201      	add	r2, pc, #4	; (adr r2, 800100c <HAL_GPIO_Init+0x80>)
 8001008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800100c:	08001087 	.word	0x08001087
 8001010:	08001061 	.word	0x08001061
 8001014:	08001073 	.word	0x08001073
 8001018:	080010b5 	.word	0x080010b5
 800101c:	080010bb 	.word	0x080010bb
 8001020:	080010bb 	.word	0x080010bb
 8001024:	080010bb 	.word	0x080010bb
 8001028:	080010bb 	.word	0x080010bb
 800102c:	080010bb 	.word	0x080010bb
 8001030:	080010bb 	.word	0x080010bb
 8001034:	080010bb 	.word	0x080010bb
 8001038:	080010bb 	.word	0x080010bb
 800103c:	080010bb 	.word	0x080010bb
 8001040:	080010bb 	.word	0x080010bb
 8001044:	080010bb 	.word	0x080010bb
 8001048:	080010bb 	.word	0x080010bb
 800104c:	080010bb 	.word	0x080010bb
 8001050:	08001069 	.word	0x08001069
 8001054:	0800107d 	.word	0x0800107d
 8001058:	4a76      	ldr	r2, [pc, #472]	; (8001234 <HAL_GPIO_Init+0x2a8>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d013      	beq.n	8001086 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800105e:	e02c      	b.n	80010ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	623b      	str	r3, [r7, #32]
          break;
 8001066:	e029      	b.n	80010bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	3304      	adds	r3, #4
 800106e:	623b      	str	r3, [r7, #32]
          break;
 8001070:	e024      	b.n	80010bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	68db      	ldr	r3, [r3, #12]
 8001076:	3308      	adds	r3, #8
 8001078:	623b      	str	r3, [r7, #32]
          break;
 800107a:	e01f      	b.n	80010bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	330c      	adds	r3, #12
 8001082:	623b      	str	r3, [r7, #32]
          break;
 8001084:	e01a      	b.n	80010bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d102      	bne.n	8001094 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800108e:	2304      	movs	r3, #4
 8001090:	623b      	str	r3, [r7, #32]
          break;
 8001092:	e013      	b.n	80010bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d105      	bne.n	80010a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800109c:	2308      	movs	r3, #8
 800109e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	69fa      	ldr	r2, [r7, #28]
 80010a4:	611a      	str	r2, [r3, #16]
          break;
 80010a6:	e009      	b.n	80010bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010a8:	2308      	movs	r3, #8
 80010aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	69fa      	ldr	r2, [r7, #28]
 80010b0:	615a      	str	r2, [r3, #20]
          break;
 80010b2:	e003      	b.n	80010bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80010b4:	2300      	movs	r3, #0
 80010b6:	623b      	str	r3, [r7, #32]
          break;
 80010b8:	e000      	b.n	80010bc <HAL_GPIO_Init+0x130>
          break;
 80010ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	2bff      	cmp	r3, #255	; 0xff
 80010c0:	d801      	bhi.n	80010c6 <HAL_GPIO_Init+0x13a>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	e001      	b.n	80010ca <HAL_GPIO_Init+0x13e>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3304      	adds	r3, #4
 80010ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	2bff      	cmp	r3, #255	; 0xff
 80010d0:	d802      	bhi.n	80010d8 <HAL_GPIO_Init+0x14c>
 80010d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	e002      	b.n	80010de <HAL_GPIO_Init+0x152>
 80010d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010da:	3b08      	subs	r3, #8
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	210f      	movs	r1, #15
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	fa01 f303 	lsl.w	r3, r1, r3
 80010ec:	43db      	mvns	r3, r3
 80010ee:	401a      	ands	r2, r3
 80010f0:	6a39      	ldr	r1, [r7, #32]
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	fa01 f303 	lsl.w	r3, r1, r3
 80010f8:	431a      	orrs	r2, r3
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001106:	2b00      	cmp	r3, #0
 8001108:	f000 80a9 	beq.w	800125e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800110c:	4b4a      	ldr	r3, [pc, #296]	; (8001238 <HAL_GPIO_Init+0x2ac>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	4a49      	ldr	r2, [pc, #292]	; (8001238 <HAL_GPIO_Init+0x2ac>)
 8001112:	f043 0301 	orr.w	r3, r3, #1
 8001116:	6193      	str	r3, [r2, #24]
 8001118:	4b47      	ldr	r3, [pc, #284]	; (8001238 <HAL_GPIO_Init+0x2ac>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001124:	4a45      	ldr	r2, [pc, #276]	; (800123c <HAL_GPIO_Init+0x2b0>)
 8001126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001128:	089b      	lsrs	r3, r3, #2
 800112a:	3302      	adds	r3, #2
 800112c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001130:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001134:	f003 0303 	and.w	r3, r3, #3
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	220f      	movs	r2, #15
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	43db      	mvns	r3, r3
 8001142:	68fa      	ldr	r2, [r7, #12]
 8001144:	4013      	ands	r3, r2
 8001146:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	4a3d      	ldr	r2, [pc, #244]	; (8001240 <HAL_GPIO_Init+0x2b4>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d00d      	beq.n	800116c <HAL_GPIO_Init+0x1e0>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4a3c      	ldr	r2, [pc, #240]	; (8001244 <HAL_GPIO_Init+0x2b8>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d007      	beq.n	8001168 <HAL_GPIO_Init+0x1dc>
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4a3b      	ldr	r2, [pc, #236]	; (8001248 <HAL_GPIO_Init+0x2bc>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d101      	bne.n	8001164 <HAL_GPIO_Init+0x1d8>
 8001160:	2302      	movs	r3, #2
 8001162:	e004      	b.n	800116e <HAL_GPIO_Init+0x1e2>
 8001164:	2303      	movs	r3, #3
 8001166:	e002      	b.n	800116e <HAL_GPIO_Init+0x1e2>
 8001168:	2301      	movs	r3, #1
 800116a:	e000      	b.n	800116e <HAL_GPIO_Init+0x1e2>
 800116c:	2300      	movs	r3, #0
 800116e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001170:	f002 0203 	and.w	r2, r2, #3
 8001174:	0092      	lsls	r2, r2, #2
 8001176:	4093      	lsls	r3, r2
 8001178:	68fa      	ldr	r2, [r7, #12]
 800117a:	4313      	orrs	r3, r2
 800117c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800117e:	492f      	ldr	r1, [pc, #188]	; (800123c <HAL_GPIO_Init+0x2b0>)
 8001180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001182:	089b      	lsrs	r3, r3, #2
 8001184:	3302      	adds	r3, #2
 8001186:	68fa      	ldr	r2, [r7, #12]
 8001188:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001194:	2b00      	cmp	r3, #0
 8001196:	d006      	beq.n	80011a6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001198:	4b2c      	ldr	r3, [pc, #176]	; (800124c <HAL_GPIO_Init+0x2c0>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	492b      	ldr	r1, [pc, #172]	; (800124c <HAL_GPIO_Init+0x2c0>)
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	600b      	str	r3, [r1, #0]
 80011a4:	e006      	b.n	80011b4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011a6:	4b29      	ldr	r3, [pc, #164]	; (800124c <HAL_GPIO_Init+0x2c0>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	43db      	mvns	r3, r3
 80011ae:	4927      	ldr	r1, [pc, #156]	; (800124c <HAL_GPIO_Init+0x2c0>)
 80011b0:	4013      	ands	r3, r2
 80011b2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d006      	beq.n	80011ce <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80011c0:	4b22      	ldr	r3, [pc, #136]	; (800124c <HAL_GPIO_Init+0x2c0>)
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	4921      	ldr	r1, [pc, #132]	; (800124c <HAL_GPIO_Init+0x2c0>)
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	604b      	str	r3, [r1, #4]
 80011cc:	e006      	b.n	80011dc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80011ce:	4b1f      	ldr	r3, [pc, #124]	; (800124c <HAL_GPIO_Init+0x2c0>)
 80011d0:	685a      	ldr	r2, [r3, #4]
 80011d2:	69bb      	ldr	r3, [r7, #24]
 80011d4:	43db      	mvns	r3, r3
 80011d6:	491d      	ldr	r1, [pc, #116]	; (800124c <HAL_GPIO_Init+0x2c0>)
 80011d8:	4013      	ands	r3, r2
 80011da:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d006      	beq.n	80011f6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80011e8:	4b18      	ldr	r3, [pc, #96]	; (800124c <HAL_GPIO_Init+0x2c0>)
 80011ea:	689a      	ldr	r2, [r3, #8]
 80011ec:	4917      	ldr	r1, [pc, #92]	; (800124c <HAL_GPIO_Init+0x2c0>)
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	608b      	str	r3, [r1, #8]
 80011f4:	e006      	b.n	8001204 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80011f6:	4b15      	ldr	r3, [pc, #84]	; (800124c <HAL_GPIO_Init+0x2c0>)
 80011f8:	689a      	ldr	r2, [r3, #8]
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	43db      	mvns	r3, r3
 80011fe:	4913      	ldr	r1, [pc, #76]	; (800124c <HAL_GPIO_Init+0x2c0>)
 8001200:	4013      	ands	r3, r2
 8001202:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800120c:	2b00      	cmp	r3, #0
 800120e:	d01f      	beq.n	8001250 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001210:	4b0e      	ldr	r3, [pc, #56]	; (800124c <HAL_GPIO_Init+0x2c0>)
 8001212:	68da      	ldr	r2, [r3, #12]
 8001214:	490d      	ldr	r1, [pc, #52]	; (800124c <HAL_GPIO_Init+0x2c0>)
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	4313      	orrs	r3, r2
 800121a:	60cb      	str	r3, [r1, #12]
 800121c:	e01f      	b.n	800125e <HAL_GPIO_Init+0x2d2>
 800121e:	bf00      	nop
 8001220:	10320000 	.word	0x10320000
 8001224:	10310000 	.word	0x10310000
 8001228:	10220000 	.word	0x10220000
 800122c:	10210000 	.word	0x10210000
 8001230:	10120000 	.word	0x10120000
 8001234:	10110000 	.word	0x10110000
 8001238:	40021000 	.word	0x40021000
 800123c:	40010000 	.word	0x40010000
 8001240:	40010800 	.word	0x40010800
 8001244:	40010c00 	.word	0x40010c00
 8001248:	40011000 	.word	0x40011000
 800124c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001250:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <HAL_GPIO_Init+0x2f4>)
 8001252:	68da      	ldr	r2, [r3, #12]
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	43db      	mvns	r3, r3
 8001258:	4909      	ldr	r1, [pc, #36]	; (8001280 <HAL_GPIO_Init+0x2f4>)
 800125a:	4013      	ands	r3, r2
 800125c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800125e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001260:	3301      	adds	r3, #1
 8001262:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126a:	fa22 f303 	lsr.w	r3, r2, r3
 800126e:	2b00      	cmp	r3, #0
 8001270:	f47f ae96 	bne.w	8000fa0 <HAL_GPIO_Init+0x14>
  }
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	372c      	adds	r7, #44	; 0x2c
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr
 8001280:	40010400 	.word	0x40010400

08001284 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001284:	b480      	push	{r7}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	460b      	mov	r3, r1
 800128e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689a      	ldr	r2, [r3, #8]
 8001294:	887b      	ldrh	r3, [r7, #2]
 8001296:	4013      	ands	r3, r2
 8001298:	2b00      	cmp	r3, #0
 800129a:	d002      	beq.n	80012a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800129c:	2301      	movs	r3, #1
 800129e:	73fb      	strb	r3, [r7, #15]
 80012a0:	e001      	b.n	80012a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012a2:	2300      	movs	r3, #0
 80012a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr

080012b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b2:	b480      	push	{r7}
 80012b4:	b083      	sub	sp, #12
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	460b      	mov	r3, r1
 80012bc:	807b      	strh	r3, [r7, #2]
 80012be:	4613      	mov	r3, r2
 80012c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012c2:	787b      	ldrb	r3, [r7, #1]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d003      	beq.n	80012d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012c8:	887a      	ldrh	r2, [r7, #2]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80012ce:	e003      	b.n	80012d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80012d0:	887b      	ldrh	r3, [r7, #2]
 80012d2:	041a      	lsls	r2, r3, #16
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	611a      	str	r2, [r3, #16]
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr
	...

080012e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80012ee:	4b08      	ldr	r3, [pc, #32]	; (8001310 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012f0:	695a      	ldr	r2, [r3, #20]
 80012f2:	88fb      	ldrh	r3, [r7, #6]
 80012f4:	4013      	ands	r3, r2
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d006      	beq.n	8001308 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012fa:	4a05      	ldr	r2, [pc, #20]	; (8001310 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012fc:	88fb      	ldrh	r3, [r7, #6]
 80012fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001300:	88fb      	ldrh	r3, [r7, #6]
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff fc22 	bl	8000b4c <HAL_GPIO_EXTI_Callback>
  }
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40010400 	.word	0x40010400

08001314 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d101      	bne.n	8001326 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e272      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0301 	and.w	r3, r3, #1
 800132e:	2b00      	cmp	r3, #0
 8001330:	f000 8087 	beq.w	8001442 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001334:	4b92      	ldr	r3, [pc, #584]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 030c 	and.w	r3, r3, #12
 800133c:	2b04      	cmp	r3, #4
 800133e:	d00c      	beq.n	800135a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001340:	4b8f      	ldr	r3, [pc, #572]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f003 030c 	and.w	r3, r3, #12
 8001348:	2b08      	cmp	r3, #8
 800134a:	d112      	bne.n	8001372 <HAL_RCC_OscConfig+0x5e>
 800134c:	4b8c      	ldr	r3, [pc, #560]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001358:	d10b      	bne.n	8001372 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135a:	4b89      	ldr	r3, [pc, #548]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d06c      	beq.n	8001440 <HAL_RCC_OscConfig+0x12c>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d168      	bne.n	8001440 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e24c      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800137a:	d106      	bne.n	800138a <HAL_RCC_OscConfig+0x76>
 800137c:	4b80      	ldr	r3, [pc, #512]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a7f      	ldr	r2, [pc, #508]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 8001382:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001386:	6013      	str	r3, [r2, #0]
 8001388:	e02e      	b.n	80013e8 <HAL_RCC_OscConfig+0xd4>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d10c      	bne.n	80013ac <HAL_RCC_OscConfig+0x98>
 8001392:	4b7b      	ldr	r3, [pc, #492]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a7a      	ldr	r2, [pc, #488]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 8001398:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800139c:	6013      	str	r3, [r2, #0]
 800139e:	4b78      	ldr	r3, [pc, #480]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a77      	ldr	r2, [pc, #476]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80013a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013a8:	6013      	str	r3, [r2, #0]
 80013aa:	e01d      	b.n	80013e8 <HAL_RCC_OscConfig+0xd4>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013b4:	d10c      	bne.n	80013d0 <HAL_RCC_OscConfig+0xbc>
 80013b6:	4b72      	ldr	r3, [pc, #456]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a71      	ldr	r2, [pc, #452]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80013bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013c0:	6013      	str	r3, [r2, #0]
 80013c2:	4b6f      	ldr	r3, [pc, #444]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a6e      	ldr	r2, [pc, #440]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80013c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013cc:	6013      	str	r3, [r2, #0]
 80013ce:	e00b      	b.n	80013e8 <HAL_RCC_OscConfig+0xd4>
 80013d0:	4b6b      	ldr	r3, [pc, #428]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a6a      	ldr	r2, [pc, #424]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80013d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013da:	6013      	str	r3, [r2, #0]
 80013dc:	4b68      	ldr	r3, [pc, #416]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a67      	ldr	r2, [pc, #412]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80013e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d013      	beq.n	8001418 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f0:	f7ff fcb4 	bl	8000d5c <HAL_GetTick>
 80013f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013f6:	e008      	b.n	800140a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013f8:	f7ff fcb0 	bl	8000d5c <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b64      	cmp	r3, #100	; 0x64
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e200      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800140a:	4b5d      	ldr	r3, [pc, #372]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d0f0      	beq.n	80013f8 <HAL_RCC_OscConfig+0xe4>
 8001416:	e014      	b.n	8001442 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001418:	f7ff fca0 	bl	8000d5c <HAL_GetTick>
 800141c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800141e:	e008      	b.n	8001432 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001420:	f7ff fc9c 	bl	8000d5c <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b64      	cmp	r3, #100	; 0x64
 800142c:	d901      	bls.n	8001432 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	e1ec      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001432:	4b53      	ldr	r3, [pc, #332]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1f0      	bne.n	8001420 <HAL_RCC_OscConfig+0x10c>
 800143e:	e000      	b.n	8001442 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001440:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d063      	beq.n	8001516 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800144e:	4b4c      	ldr	r3, [pc, #304]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f003 030c 	and.w	r3, r3, #12
 8001456:	2b00      	cmp	r3, #0
 8001458:	d00b      	beq.n	8001472 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800145a:	4b49      	ldr	r3, [pc, #292]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f003 030c 	and.w	r3, r3, #12
 8001462:	2b08      	cmp	r3, #8
 8001464:	d11c      	bne.n	80014a0 <HAL_RCC_OscConfig+0x18c>
 8001466:	4b46      	ldr	r3, [pc, #280]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d116      	bne.n	80014a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001472:	4b43      	ldr	r3, [pc, #268]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d005      	beq.n	800148a <HAL_RCC_OscConfig+0x176>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d001      	beq.n	800148a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e1c0      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148a:	4b3d      	ldr	r3, [pc, #244]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	695b      	ldr	r3, [r3, #20]
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	4939      	ldr	r1, [pc, #228]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 800149a:	4313      	orrs	r3, r2
 800149c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800149e:	e03a      	b.n	8001516 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	691b      	ldr	r3, [r3, #16]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d020      	beq.n	80014ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014a8:	4b36      	ldr	r3, [pc, #216]	; (8001584 <HAL_RCC_OscConfig+0x270>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ae:	f7ff fc55 	bl	8000d5c <HAL_GetTick>
 80014b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b4:	e008      	b.n	80014c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014b6:	f7ff fc51 	bl	8000d5c <HAL_GetTick>
 80014ba:	4602      	mov	r2, r0
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d901      	bls.n	80014c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80014c4:	2303      	movs	r3, #3
 80014c6:	e1a1      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c8:	4b2d      	ldr	r3, [pc, #180]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d0f0      	beq.n	80014b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d4:	4b2a      	ldr	r3, [pc, #168]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	695b      	ldr	r3, [r3, #20]
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	4927      	ldr	r1, [pc, #156]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 80014e4:	4313      	orrs	r3, r2
 80014e6:	600b      	str	r3, [r1, #0]
 80014e8:	e015      	b.n	8001516 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014ea:	4b26      	ldr	r3, [pc, #152]	; (8001584 <HAL_RCC_OscConfig+0x270>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f0:	f7ff fc34 	bl	8000d5c <HAL_GetTick>
 80014f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014f8:	f7ff fc30 	bl	8000d5c <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e180      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800150a:	4b1d      	ldr	r3, [pc, #116]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1f0      	bne.n	80014f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0308 	and.w	r3, r3, #8
 800151e:	2b00      	cmp	r3, #0
 8001520:	d03a      	beq.n	8001598 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	699b      	ldr	r3, [r3, #24]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d019      	beq.n	800155e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800152a:	4b17      	ldr	r3, [pc, #92]	; (8001588 <HAL_RCC_OscConfig+0x274>)
 800152c:	2201      	movs	r2, #1
 800152e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001530:	f7ff fc14 	bl	8000d5c <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001538:	f7ff fc10 	bl	8000d5c <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b02      	cmp	r3, #2
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e160      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800154a:	4b0d      	ldr	r3, [pc, #52]	; (8001580 <HAL_RCC_OscConfig+0x26c>)
 800154c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0f0      	beq.n	8001538 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001556:	2001      	movs	r0, #1
 8001558:	f000 faa6 	bl	8001aa8 <RCC_Delay>
 800155c:	e01c      	b.n	8001598 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800155e:	4b0a      	ldr	r3, [pc, #40]	; (8001588 <HAL_RCC_OscConfig+0x274>)
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001564:	f7ff fbfa 	bl	8000d5c <HAL_GetTick>
 8001568:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800156a:	e00f      	b.n	800158c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800156c:	f7ff fbf6 	bl	8000d5c <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d908      	bls.n	800158c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e146      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
 800157e:	bf00      	nop
 8001580:	40021000 	.word	0x40021000
 8001584:	42420000 	.word	0x42420000
 8001588:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800158c:	4b92      	ldr	r3, [pc, #584]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 800158e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001590:	f003 0302 	and.w	r3, r3, #2
 8001594:	2b00      	cmp	r3, #0
 8001596:	d1e9      	bne.n	800156c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0304 	and.w	r3, r3, #4
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	f000 80a6 	beq.w	80016f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015a6:	2300      	movs	r3, #0
 80015a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015aa:	4b8b      	ldr	r3, [pc, #556]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 80015ac:	69db      	ldr	r3, [r3, #28]
 80015ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d10d      	bne.n	80015d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015b6:	4b88      	ldr	r3, [pc, #544]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	4a87      	ldr	r2, [pc, #540]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 80015bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c0:	61d3      	str	r3, [r2, #28]
 80015c2:	4b85      	ldr	r3, [pc, #532]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 80015c4:	69db      	ldr	r3, [r3, #28]
 80015c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ca:	60bb      	str	r3, [r7, #8]
 80015cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ce:	2301      	movs	r3, #1
 80015d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d2:	4b82      	ldr	r3, [pc, #520]	; (80017dc <HAL_RCC_OscConfig+0x4c8>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d118      	bne.n	8001610 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015de:	4b7f      	ldr	r3, [pc, #508]	; (80017dc <HAL_RCC_OscConfig+0x4c8>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a7e      	ldr	r2, [pc, #504]	; (80017dc <HAL_RCC_OscConfig+0x4c8>)
 80015e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ea:	f7ff fbb7 	bl	8000d5c <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f0:	e008      	b.n	8001604 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015f2:	f7ff fbb3 	bl	8000d5c <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b64      	cmp	r3, #100	; 0x64
 80015fe:	d901      	bls.n	8001604 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e103      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001604:	4b75      	ldr	r3, [pc, #468]	; (80017dc <HAL_RCC_OscConfig+0x4c8>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800160c:	2b00      	cmp	r3, #0
 800160e:	d0f0      	beq.n	80015f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d106      	bne.n	8001626 <HAL_RCC_OscConfig+0x312>
 8001618:	4b6f      	ldr	r3, [pc, #444]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 800161a:	6a1b      	ldr	r3, [r3, #32]
 800161c:	4a6e      	ldr	r2, [pc, #440]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	6213      	str	r3, [r2, #32]
 8001624:	e02d      	b.n	8001682 <HAL_RCC_OscConfig+0x36e>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d10c      	bne.n	8001648 <HAL_RCC_OscConfig+0x334>
 800162e:	4b6a      	ldr	r3, [pc, #424]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001630:	6a1b      	ldr	r3, [r3, #32]
 8001632:	4a69      	ldr	r2, [pc, #420]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001634:	f023 0301 	bic.w	r3, r3, #1
 8001638:	6213      	str	r3, [r2, #32]
 800163a:	4b67      	ldr	r3, [pc, #412]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 800163c:	6a1b      	ldr	r3, [r3, #32]
 800163e:	4a66      	ldr	r2, [pc, #408]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001640:	f023 0304 	bic.w	r3, r3, #4
 8001644:	6213      	str	r3, [r2, #32]
 8001646:	e01c      	b.n	8001682 <HAL_RCC_OscConfig+0x36e>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	2b05      	cmp	r3, #5
 800164e:	d10c      	bne.n	800166a <HAL_RCC_OscConfig+0x356>
 8001650:	4b61      	ldr	r3, [pc, #388]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001652:	6a1b      	ldr	r3, [r3, #32]
 8001654:	4a60      	ldr	r2, [pc, #384]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001656:	f043 0304 	orr.w	r3, r3, #4
 800165a:	6213      	str	r3, [r2, #32]
 800165c:	4b5e      	ldr	r3, [pc, #376]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 800165e:	6a1b      	ldr	r3, [r3, #32]
 8001660:	4a5d      	ldr	r2, [pc, #372]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001662:	f043 0301 	orr.w	r3, r3, #1
 8001666:	6213      	str	r3, [r2, #32]
 8001668:	e00b      	b.n	8001682 <HAL_RCC_OscConfig+0x36e>
 800166a:	4b5b      	ldr	r3, [pc, #364]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 800166c:	6a1b      	ldr	r3, [r3, #32]
 800166e:	4a5a      	ldr	r2, [pc, #360]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001670:	f023 0301 	bic.w	r3, r3, #1
 8001674:	6213      	str	r3, [r2, #32]
 8001676:	4b58      	ldr	r3, [pc, #352]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001678:	6a1b      	ldr	r3, [r3, #32]
 800167a:	4a57      	ldr	r2, [pc, #348]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 800167c:	f023 0304 	bic.w	r3, r3, #4
 8001680:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	68db      	ldr	r3, [r3, #12]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d015      	beq.n	80016b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800168a:	f7ff fb67 	bl	8000d5c <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001690:	e00a      	b.n	80016a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001692:	f7ff fb63 	bl	8000d5c <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	f241 3288 	movw	r2, #5000	; 0x1388
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e0b1      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a8:	4b4b      	ldr	r3, [pc, #300]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 80016aa:	6a1b      	ldr	r3, [r3, #32]
 80016ac:	f003 0302 	and.w	r3, r3, #2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d0ee      	beq.n	8001692 <HAL_RCC_OscConfig+0x37e>
 80016b4:	e014      	b.n	80016e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b6:	f7ff fb51 	bl	8000d5c <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016bc:	e00a      	b.n	80016d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016be:	f7ff fb4d 	bl	8000d5c <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d901      	bls.n	80016d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e09b      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016d4:	4b40      	ldr	r3, [pc, #256]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 80016d6:	6a1b      	ldr	r3, [r3, #32]
 80016d8:	f003 0302 	and.w	r3, r3, #2
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d1ee      	bne.n	80016be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80016e0:	7dfb      	ldrb	r3, [r7, #23]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d105      	bne.n	80016f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016e6:	4b3c      	ldr	r3, [pc, #240]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	4a3b      	ldr	r2, [pc, #236]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 80016ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	69db      	ldr	r3, [r3, #28]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	f000 8087 	beq.w	800180a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016fc:	4b36      	ldr	r3, [pc, #216]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f003 030c 	and.w	r3, r3, #12
 8001704:	2b08      	cmp	r3, #8
 8001706:	d061      	beq.n	80017cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	69db      	ldr	r3, [r3, #28]
 800170c:	2b02      	cmp	r3, #2
 800170e:	d146      	bne.n	800179e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001710:	4b33      	ldr	r3, [pc, #204]	; (80017e0 <HAL_RCC_OscConfig+0x4cc>)
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001716:	f7ff fb21 	bl	8000d5c <HAL_GetTick>
 800171a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800171c:	e008      	b.n	8001730 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800171e:	f7ff fb1d 	bl	8000d5c <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d901      	bls.n	8001730 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800172c:	2303      	movs	r3, #3
 800172e:	e06d      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001730:	4b29      	ldr	r3, [pc, #164]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1f0      	bne.n	800171e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a1b      	ldr	r3, [r3, #32]
 8001740:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001744:	d108      	bne.n	8001758 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001746:	4b24      	ldr	r3, [pc, #144]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	4921      	ldr	r1, [pc, #132]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001754:	4313      	orrs	r3, r2
 8001756:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001758:	4b1f      	ldr	r3, [pc, #124]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a19      	ldr	r1, [r3, #32]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001768:	430b      	orrs	r3, r1
 800176a:	491b      	ldr	r1, [pc, #108]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 800176c:	4313      	orrs	r3, r2
 800176e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001770:	4b1b      	ldr	r3, [pc, #108]	; (80017e0 <HAL_RCC_OscConfig+0x4cc>)
 8001772:	2201      	movs	r2, #1
 8001774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001776:	f7ff faf1 	bl	8000d5c <HAL_GetTick>
 800177a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800177c:	e008      	b.n	8001790 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800177e:	f7ff faed 	bl	8000d5c <HAL_GetTick>
 8001782:	4602      	mov	r2, r0
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e03d      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001790:	4b11      	ldr	r3, [pc, #68]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d0f0      	beq.n	800177e <HAL_RCC_OscConfig+0x46a>
 800179c:	e035      	b.n	800180a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800179e:	4b10      	ldr	r3, [pc, #64]	; (80017e0 <HAL_RCC_OscConfig+0x4cc>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a4:	f7ff fada 	bl	8000d5c <HAL_GetTick>
 80017a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017ac:	f7ff fad6 	bl	8000d5c <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e026      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017be:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <HAL_RCC_OscConfig+0x4c4>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1f0      	bne.n	80017ac <HAL_RCC_OscConfig+0x498>
 80017ca:	e01e      	b.n	800180a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	69db      	ldr	r3, [r3, #28]
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d107      	bne.n	80017e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e019      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
 80017d8:	40021000 	.word	0x40021000
 80017dc:	40007000 	.word	0x40007000
 80017e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80017e4:	4b0b      	ldr	r3, [pc, #44]	; (8001814 <HAL_RCC_OscConfig+0x500>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d106      	bne.n	8001806 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001802:	429a      	cmp	r2, r3
 8001804:	d001      	beq.n	800180a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e000      	b.n	800180c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800180a:	2300      	movs	r3, #0
}
 800180c:	4618      	mov	r0, r3
 800180e:	3718      	adds	r7, #24
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40021000 	.word	0x40021000

08001818 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d101      	bne.n	800182c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001828:	2301      	movs	r3, #1
 800182a:	e0d0      	b.n	80019ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800182c:	4b6a      	ldr	r3, [pc, #424]	; (80019d8 <HAL_RCC_ClockConfig+0x1c0>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0307 	and.w	r3, r3, #7
 8001834:	683a      	ldr	r2, [r7, #0]
 8001836:	429a      	cmp	r2, r3
 8001838:	d910      	bls.n	800185c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800183a:	4b67      	ldr	r3, [pc, #412]	; (80019d8 <HAL_RCC_ClockConfig+0x1c0>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f023 0207 	bic.w	r2, r3, #7
 8001842:	4965      	ldr	r1, [pc, #404]	; (80019d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	4313      	orrs	r3, r2
 8001848:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800184a:	4b63      	ldr	r3, [pc, #396]	; (80019d8 <HAL_RCC_ClockConfig+0x1c0>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0307 	and.w	r3, r3, #7
 8001852:	683a      	ldr	r2, [r7, #0]
 8001854:	429a      	cmp	r2, r3
 8001856:	d001      	beq.n	800185c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e0b8      	b.n	80019ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0302 	and.w	r3, r3, #2
 8001864:	2b00      	cmp	r3, #0
 8001866:	d020      	beq.n	80018aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	2b00      	cmp	r3, #0
 8001872:	d005      	beq.n	8001880 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001874:	4b59      	ldr	r3, [pc, #356]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	4a58      	ldr	r2, [pc, #352]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 800187a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800187e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 0308 	and.w	r3, r3, #8
 8001888:	2b00      	cmp	r3, #0
 800188a:	d005      	beq.n	8001898 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800188c:	4b53      	ldr	r3, [pc, #332]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	4a52      	ldr	r2, [pc, #328]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 8001892:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001896:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001898:	4b50      	ldr	r3, [pc, #320]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	494d      	ldr	r1, [pc, #308]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d040      	beq.n	8001938 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d107      	bne.n	80018ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018be:	4b47      	ldr	r3, [pc, #284]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d115      	bne.n	80018f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e07f      	b.n	80019ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d107      	bne.n	80018e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018d6:	4b41      	ldr	r3, [pc, #260]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d109      	bne.n	80018f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e073      	b.n	80019ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018e6:	4b3d      	ldr	r3, [pc, #244]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d101      	bne.n	80018f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e06b      	b.n	80019ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018f6:	4b39      	ldr	r3, [pc, #228]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f023 0203 	bic.w	r2, r3, #3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	4936      	ldr	r1, [pc, #216]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 8001904:	4313      	orrs	r3, r2
 8001906:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001908:	f7ff fa28 	bl	8000d5c <HAL_GetTick>
 800190c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800190e:	e00a      	b.n	8001926 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001910:	f7ff fa24 	bl	8000d5c <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	f241 3288 	movw	r2, #5000	; 0x1388
 800191e:	4293      	cmp	r3, r2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e053      	b.n	80019ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001926:	4b2d      	ldr	r3, [pc, #180]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f003 020c 	and.w	r2, r3, #12
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	429a      	cmp	r2, r3
 8001936:	d1eb      	bne.n	8001910 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001938:	4b27      	ldr	r3, [pc, #156]	; (80019d8 <HAL_RCC_ClockConfig+0x1c0>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0307 	and.w	r3, r3, #7
 8001940:	683a      	ldr	r2, [r7, #0]
 8001942:	429a      	cmp	r2, r3
 8001944:	d210      	bcs.n	8001968 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001946:	4b24      	ldr	r3, [pc, #144]	; (80019d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f023 0207 	bic.w	r2, r3, #7
 800194e:	4922      	ldr	r1, [pc, #136]	; (80019d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	4313      	orrs	r3, r2
 8001954:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001956:	4b20      	ldr	r3, [pc, #128]	; (80019d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	683a      	ldr	r2, [r7, #0]
 8001960:	429a      	cmp	r2, r3
 8001962:	d001      	beq.n	8001968 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e032      	b.n	80019ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0304 	and.w	r3, r3, #4
 8001970:	2b00      	cmp	r3, #0
 8001972:	d008      	beq.n	8001986 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001974:	4b19      	ldr	r3, [pc, #100]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	4916      	ldr	r1, [pc, #88]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 8001982:	4313      	orrs	r3, r2
 8001984:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0308 	and.w	r3, r3, #8
 800198e:	2b00      	cmp	r3, #0
 8001990:	d009      	beq.n	80019a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001992:	4b12      	ldr	r3, [pc, #72]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	00db      	lsls	r3, r3, #3
 80019a0:	490e      	ldr	r1, [pc, #56]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 80019a2:	4313      	orrs	r3, r2
 80019a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019a6:	f000 f821 	bl	80019ec <HAL_RCC_GetSysClockFreq>
 80019aa:	4602      	mov	r2, r0
 80019ac:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <HAL_RCC_ClockConfig+0x1c4>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	091b      	lsrs	r3, r3, #4
 80019b2:	f003 030f 	and.w	r3, r3, #15
 80019b6:	490a      	ldr	r1, [pc, #40]	; (80019e0 <HAL_RCC_ClockConfig+0x1c8>)
 80019b8:	5ccb      	ldrb	r3, [r1, r3]
 80019ba:	fa22 f303 	lsr.w	r3, r2, r3
 80019be:	4a09      	ldr	r2, [pc, #36]	; (80019e4 <HAL_RCC_ClockConfig+0x1cc>)
 80019c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80019c2:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <HAL_RCC_ClockConfig+0x1d0>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff f986 	bl	8000cd8 <HAL_InitTick>

  return HAL_OK;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40022000 	.word	0x40022000
 80019dc:	40021000 	.word	0x40021000
 80019e0:	0800239c 	.word	0x0800239c
 80019e4:	20000004 	.word	0x20000004
 80019e8:	20000008 	.word	0x20000008

080019ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019ec:	b490      	push	{r4, r7}
 80019ee:	b08a      	sub	sp, #40	; 0x28
 80019f0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80019f2:	4b29      	ldr	r3, [pc, #164]	; (8001a98 <HAL_RCC_GetSysClockFreq+0xac>)
 80019f4:	1d3c      	adds	r4, r7, #4
 80019f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80019fc:	f240 2301 	movw	r3, #513	; 0x201
 8001a00:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
 8001a06:	2300      	movs	r3, #0
 8001a08:	61bb      	str	r3, [r7, #24]
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a0e:	2300      	movs	r3, #0
 8001a10:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a16:	4b21      	ldr	r3, [pc, #132]	; (8001a9c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	f003 030c 	and.w	r3, r3, #12
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	d002      	beq.n	8001a2c <HAL_RCC_GetSysClockFreq+0x40>
 8001a26:	2b08      	cmp	r3, #8
 8001a28:	d003      	beq.n	8001a32 <HAL_RCC_GetSysClockFreq+0x46>
 8001a2a:	e02b      	b.n	8001a84 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a2c:	4b1c      	ldr	r3, [pc, #112]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a2e:	623b      	str	r3, [r7, #32]
      break;
 8001a30:	e02b      	b.n	8001a8a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	0c9b      	lsrs	r3, r3, #18
 8001a36:	f003 030f 	and.w	r3, r3, #15
 8001a3a:	3328      	adds	r3, #40	; 0x28
 8001a3c:	443b      	add	r3, r7
 8001a3e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001a42:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d012      	beq.n	8001a74 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a4e:	4b13      	ldr	r3, [pc, #76]	; (8001a9c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	0c5b      	lsrs	r3, r3, #17
 8001a54:	f003 0301 	and.w	r3, r3, #1
 8001a58:	3328      	adds	r3, #40	; 0x28
 8001a5a:	443b      	add	r3, r7
 8001a5c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001a60:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	4a0e      	ldr	r2, [pc, #56]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a66:	fb03 f202 	mul.w	r2, r3, r2
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
 8001a72:	e004      	b.n	8001a7e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	4a0b      	ldr	r2, [pc, #44]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a78:	fb02 f303 	mul.w	r3, r2, r3
 8001a7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a80:	623b      	str	r3, [r7, #32]
      break;
 8001a82:	e002      	b.n	8001a8a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001a84:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a86:	623b      	str	r3, [r7, #32]
      break;
 8001a88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a8a:	6a3b      	ldr	r3, [r7, #32]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3728      	adds	r7, #40	; 0x28
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc90      	pop	{r4, r7}
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	0800238c 	.word	0x0800238c
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	007a1200 	.word	0x007a1200
 8001aa4:	003d0900 	.word	0x003d0900

08001aa8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ab0:	4b0a      	ldr	r3, [pc, #40]	; (8001adc <RCC_Delay+0x34>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a0a      	ldr	r2, [pc, #40]	; (8001ae0 <RCC_Delay+0x38>)
 8001ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aba:	0a5b      	lsrs	r3, r3, #9
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	fb02 f303 	mul.w	r3, r2, r3
 8001ac2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ac4:	bf00      	nop
  }
  while (Delay --);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	1e5a      	subs	r2, r3, #1
 8001aca:	60fa      	str	r2, [r7, #12]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1f9      	bne.n	8001ac4 <RCC_Delay+0x1c>
}
 8001ad0:	bf00      	nop
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr
 8001adc:	20000004 	.word	0x20000004
 8001ae0:	10624dd3 	.word	0x10624dd3

08001ae4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e041      	b.n	8001b7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d106      	bne.n	8001b10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff f884 	bl	8000c18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2202      	movs	r2, #2
 8001b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3304      	adds	r3, #4
 8001b20:	4619      	mov	r1, r3
 8001b22:	4610      	mov	r0, r2
 8001b24:	f000 faa2 	bl	800206c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2201      	movs	r2, #1
 8001b64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2201      	movs	r2, #1
 8001b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d001      	beq.n	8001b9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e035      	b.n	8001c08 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2202      	movs	r2, #2
 8001ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68da      	ldr	r2, [r3, #12]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f042 0201 	orr.w	r2, r2, #1
 8001bb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a16      	ldr	r2, [pc, #88]	; (8001c14 <HAL_TIM_Base_Start_IT+0x90>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d009      	beq.n	8001bd2 <HAL_TIM_Base_Start_IT+0x4e>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bc6:	d004      	beq.n	8001bd2 <HAL_TIM_Base_Start_IT+0x4e>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a12      	ldr	r2, [pc, #72]	; (8001c18 <HAL_TIM_Base_Start_IT+0x94>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d111      	bne.n	8001bf6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f003 0307 	and.w	r3, r3, #7
 8001bdc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2b06      	cmp	r3, #6
 8001be2:	d010      	beq.n	8001c06 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f042 0201 	orr.w	r2, r2, #1
 8001bf2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bf4:	e007      	b.n	8001c06 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f042 0201 	orr.w	r2, r2, #1
 8001c04:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bc80      	pop	{r7}
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	40012c00 	.word	0x40012c00
 8001c18:	40000400 	.word	0x40000400

08001c1c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	68da      	ldr	r2, [r3, #12]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f022 0201 	bic.w	r2, r2, #1
 8001c32:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	6a1a      	ldr	r2, [r3, #32]
 8001c3a:	f241 1311 	movw	r3, #4369	; 0x1111
 8001c3e:	4013      	ands	r3, r2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d10f      	bne.n	8001c64 <HAL_TIM_Base_Stop_IT+0x48>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6a1a      	ldr	r2, [r3, #32]
 8001c4a:	f240 4344 	movw	r3, #1092	; 0x444
 8001c4e:	4013      	ands	r3, r2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d107      	bne.n	8001c64 <HAL_TIM_Base_Stop_IT+0x48>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f022 0201 	bic.w	r2, r2, #1
 8001c62:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2201      	movs	r2, #1
 8001c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr

08001c78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d122      	bne.n	8001cd4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	f003 0302 	and.w	r3, r3, #2
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d11b      	bne.n	8001cd4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f06f 0202 	mvn.w	r2, #2
 8001ca4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	f003 0303 	and.w	r3, r3, #3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 f9ba 	bl	8002034 <HAL_TIM_IC_CaptureCallback>
 8001cc0:	e005      	b.n	8001cce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f000 f9ad 	bl	8002022 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f000 f9bc 	bl	8002046 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	f003 0304 	and.w	r3, r3, #4
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d122      	bne.n	8001d28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	f003 0304 	and.w	r3, r3, #4
 8001cec:	2b04      	cmp	r3, #4
 8001cee:	d11b      	bne.n	8001d28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f06f 0204 	mvn.w	r2, #4
 8001cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2202      	movs	r2, #2
 8001cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f000 f990 	bl	8002034 <HAL_TIM_IC_CaptureCallback>
 8001d14:	e005      	b.n	8001d22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 f983 	bl	8002022 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f000 f992 	bl	8002046 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	2b08      	cmp	r3, #8
 8001d34:	d122      	bne.n	8001d7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	f003 0308 	and.w	r3, r3, #8
 8001d40:	2b08      	cmp	r3, #8
 8001d42:	d11b      	bne.n	8001d7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f06f 0208 	mvn.w	r2, #8
 8001d4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2204      	movs	r2, #4
 8001d52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	69db      	ldr	r3, [r3, #28]
 8001d5a:	f003 0303 	and.w	r3, r3, #3
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d003      	beq.n	8001d6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f000 f966 	bl	8002034 <HAL_TIM_IC_CaptureCallback>
 8001d68:	e005      	b.n	8001d76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f000 f959 	bl	8002022 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f000 f968 	bl	8002046 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	691b      	ldr	r3, [r3, #16]
 8001d82:	f003 0310 	and.w	r3, r3, #16
 8001d86:	2b10      	cmp	r3, #16
 8001d88:	d122      	bne.n	8001dd0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	f003 0310 	and.w	r3, r3, #16
 8001d94:	2b10      	cmp	r3, #16
 8001d96:	d11b      	bne.n	8001dd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f06f 0210 	mvn.w	r2, #16
 8001da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2208      	movs	r2, #8
 8001da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d003      	beq.n	8001dbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f000 f93c 	bl	8002034 <HAL_TIM_IC_CaptureCallback>
 8001dbc:	e005      	b.n	8001dca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 f92f 	bl	8002022 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f000 f93e 	bl	8002046 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	691b      	ldr	r3, [r3, #16]
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d10e      	bne.n	8001dfc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d107      	bne.n	8001dfc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f06f 0201 	mvn.w	r2, #1
 8001df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 f90a 	bl	8002010 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e06:	2b80      	cmp	r3, #128	; 0x80
 8001e08:	d10e      	bne.n	8001e28 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e14:	2b80      	cmp	r3, #128	; 0x80
 8001e16:	d107      	bne.n	8001e28 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 fa71 	bl	800230a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e32:	2b40      	cmp	r3, #64	; 0x40
 8001e34:	d10e      	bne.n	8001e54 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e40:	2b40      	cmp	r3, #64	; 0x40
 8001e42:	d107      	bne.n	8001e54 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f000 f902 	bl	8002058 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	f003 0320 	and.w	r3, r3, #32
 8001e5e:	2b20      	cmp	r3, #32
 8001e60:	d10e      	bne.n	8001e80 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	f003 0320 	and.w	r3, r3, #32
 8001e6c:	2b20      	cmp	r3, #32
 8001e6e:	d107      	bne.n	8001e80 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f06f 0220 	mvn.w	r2, #32
 8001e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 fa3c 	bl	80022f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e80:	bf00      	nop
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d101      	bne.n	8001ea0 <HAL_TIM_ConfigClockSource+0x18>
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	e0b3      	b.n	8002008 <HAL_TIM_ConfigClockSource+0x180>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001ebe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001ec6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	68fa      	ldr	r2, [r7, #12]
 8001ece:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ed8:	d03e      	beq.n	8001f58 <HAL_TIM_ConfigClockSource+0xd0>
 8001eda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ede:	f200 8087 	bhi.w	8001ff0 <HAL_TIM_ConfigClockSource+0x168>
 8001ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ee6:	f000 8085 	beq.w	8001ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8001eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001eee:	d87f      	bhi.n	8001ff0 <HAL_TIM_ConfigClockSource+0x168>
 8001ef0:	2b70      	cmp	r3, #112	; 0x70
 8001ef2:	d01a      	beq.n	8001f2a <HAL_TIM_ConfigClockSource+0xa2>
 8001ef4:	2b70      	cmp	r3, #112	; 0x70
 8001ef6:	d87b      	bhi.n	8001ff0 <HAL_TIM_ConfigClockSource+0x168>
 8001ef8:	2b60      	cmp	r3, #96	; 0x60
 8001efa:	d050      	beq.n	8001f9e <HAL_TIM_ConfigClockSource+0x116>
 8001efc:	2b60      	cmp	r3, #96	; 0x60
 8001efe:	d877      	bhi.n	8001ff0 <HAL_TIM_ConfigClockSource+0x168>
 8001f00:	2b50      	cmp	r3, #80	; 0x50
 8001f02:	d03c      	beq.n	8001f7e <HAL_TIM_ConfigClockSource+0xf6>
 8001f04:	2b50      	cmp	r3, #80	; 0x50
 8001f06:	d873      	bhi.n	8001ff0 <HAL_TIM_ConfigClockSource+0x168>
 8001f08:	2b40      	cmp	r3, #64	; 0x40
 8001f0a:	d058      	beq.n	8001fbe <HAL_TIM_ConfigClockSource+0x136>
 8001f0c:	2b40      	cmp	r3, #64	; 0x40
 8001f0e:	d86f      	bhi.n	8001ff0 <HAL_TIM_ConfigClockSource+0x168>
 8001f10:	2b30      	cmp	r3, #48	; 0x30
 8001f12:	d064      	beq.n	8001fde <HAL_TIM_ConfigClockSource+0x156>
 8001f14:	2b30      	cmp	r3, #48	; 0x30
 8001f16:	d86b      	bhi.n	8001ff0 <HAL_TIM_ConfigClockSource+0x168>
 8001f18:	2b20      	cmp	r3, #32
 8001f1a:	d060      	beq.n	8001fde <HAL_TIM_ConfigClockSource+0x156>
 8001f1c:	2b20      	cmp	r3, #32
 8001f1e:	d867      	bhi.n	8001ff0 <HAL_TIM_ConfigClockSource+0x168>
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d05c      	beq.n	8001fde <HAL_TIM_ConfigClockSource+0x156>
 8001f24:	2b10      	cmp	r3, #16
 8001f26:	d05a      	beq.n	8001fde <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001f28:	e062      	b.n	8001ff0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6818      	ldr	r0, [r3, #0]
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	6899      	ldr	r1, [r3, #8]
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	f000 f966 	bl	800220a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001f4c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	609a      	str	r2, [r3, #8]
      break;
 8001f56:	e04e      	b.n	8001ff6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6818      	ldr	r0, [r3, #0]
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	6899      	ldr	r1, [r3, #8]
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	f000 f94f 	bl	800220a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f7a:	609a      	str	r2, [r3, #8]
      break;
 8001f7c:	e03b      	b.n	8001ff6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6818      	ldr	r0, [r3, #0]
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	6859      	ldr	r1, [r3, #4]
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	f000 f8c6 	bl	800211c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2150      	movs	r1, #80	; 0x50
 8001f96:	4618      	mov	r0, r3
 8001f98:	f000 f91d 	bl	80021d6 <TIM_ITRx_SetConfig>
      break;
 8001f9c:	e02b      	b.n	8001ff6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6818      	ldr	r0, [r3, #0]
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	6859      	ldr	r1, [r3, #4]
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	461a      	mov	r2, r3
 8001fac:	f000 f8e4 	bl	8002178 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2160      	movs	r1, #96	; 0x60
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f000 f90d 	bl	80021d6 <TIM_ITRx_SetConfig>
      break;
 8001fbc:	e01b      	b.n	8001ff6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6818      	ldr	r0, [r3, #0]
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	6859      	ldr	r1, [r3, #4]
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	461a      	mov	r2, r3
 8001fcc:	f000 f8a6 	bl	800211c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2140      	movs	r1, #64	; 0x40
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 f8fd 	bl	80021d6 <TIM_ITRx_SetConfig>
      break;
 8001fdc:	e00b      	b.n	8001ff6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4610      	mov	r0, r2
 8001fea:	f000 f8f4 	bl	80021d6 <TIM_ITRx_SetConfig>
        break;
 8001fee:	e002      	b.n	8001ff6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001ff0:	bf00      	nop
 8001ff2:	e000      	b.n	8001ff6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001ff4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3710      	adds	r7, #16
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr

08002022 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002022:	b480      	push	{r7}
 8002024:	b083      	sub	sp, #12
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr

08002034 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	bc80      	pop	{r7}
 8002044:	4770      	bx	lr

08002046 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr

08002058 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	bc80      	pop	{r7}
 8002068:	4770      	bx	lr
	...

0800206c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4a25      	ldr	r2, [pc, #148]	; (8002114 <TIM_Base_SetConfig+0xa8>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d007      	beq.n	8002094 <TIM_Base_SetConfig+0x28>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800208a:	d003      	beq.n	8002094 <TIM_Base_SetConfig+0x28>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a22      	ldr	r2, [pc, #136]	; (8002118 <TIM_Base_SetConfig+0xac>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d108      	bne.n	80020a6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800209a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	68fa      	ldr	r2, [r7, #12]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a1a      	ldr	r2, [pc, #104]	; (8002114 <TIM_Base_SetConfig+0xa8>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d007      	beq.n	80020be <TIM_Base_SetConfig+0x52>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020b4:	d003      	beq.n	80020be <TIM_Base_SetConfig+0x52>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a17      	ldr	r2, [pc, #92]	; (8002118 <TIM_Base_SetConfig+0xac>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d108      	bne.n	80020d0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	695b      	ldr	r3, [r3, #20]
 80020da:	4313      	orrs	r3, r2
 80020dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68fa      	ldr	r2, [r7, #12]
 80020e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	689a      	ldr	r2, [r3, #8]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a07      	ldr	r2, [pc, #28]	; (8002114 <TIM_Base_SetConfig+0xa8>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d103      	bne.n	8002104 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	691a      	ldr	r2, [r3, #16]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	615a      	str	r2, [r3, #20]
}
 800210a:	bf00      	nop
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr
 8002114:	40012c00 	.word	0x40012c00
 8002118:	40000400 	.word	0x40000400

0800211c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800211c:	b480      	push	{r7}
 800211e:	b087      	sub	sp, #28
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6a1b      	ldr	r3, [r3, #32]
 8002132:	f023 0201 	bic.w	r2, r3, #1
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002146:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	011b      	lsls	r3, r3, #4
 800214c:	693a      	ldr	r2, [r7, #16]
 800214e:	4313      	orrs	r3, r2
 8002150:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	f023 030a 	bic.w	r3, r3, #10
 8002158:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	4313      	orrs	r3, r2
 8002160:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	697a      	ldr	r2, [r7, #20]
 800216c:	621a      	str	r2, [r3, #32]
}
 800216e:	bf00      	nop
 8002170:	371c      	adds	r7, #28
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr

08002178 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002178:	b480      	push	{r7}
 800217a:	b087      	sub	sp, #28
 800217c:	af00      	add	r7, sp, #0
 800217e:	60f8      	str	r0, [r7, #12]
 8002180:	60b9      	str	r1, [r7, #8]
 8002182:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	f023 0210 	bic.w	r2, r3, #16
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	699b      	ldr	r3, [r3, #24]
 8002194:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6a1b      	ldr	r3, [r3, #32]
 800219a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80021a2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	031b      	lsls	r3, r3, #12
 80021a8:	697a      	ldr	r2, [r7, #20]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80021b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	011b      	lsls	r3, r3, #4
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4313      	orrs	r3, r2
 80021be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	621a      	str	r2, [r3, #32]
}
 80021cc:	bf00      	nop
 80021ce:	371c      	adds	r7, #28
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bc80      	pop	{r7}
 80021d4:	4770      	bx	lr

080021d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b085      	sub	sp, #20
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
 80021de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	f043 0307 	orr.w	r3, r3, #7
 80021f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68fa      	ldr	r2, [r7, #12]
 80021fe:	609a      	str	r2, [r3, #8]
}
 8002200:	bf00      	nop
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	bc80      	pop	{r7}
 8002208:	4770      	bx	lr

0800220a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800220a:	b480      	push	{r7}
 800220c:	b087      	sub	sp, #28
 800220e:	af00      	add	r7, sp, #0
 8002210:	60f8      	str	r0, [r7, #12]
 8002212:	60b9      	str	r1, [r7, #8]
 8002214:	607a      	str	r2, [r7, #4]
 8002216:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002224:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	021a      	lsls	r2, r3, #8
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	431a      	orrs	r2, r3
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	4313      	orrs	r3, r2
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	4313      	orrs	r3, r2
 8002236:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	609a      	str	r2, [r3, #8]
}
 800223e:	bf00      	nop
 8002240:	371c      	adds	r7, #28
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr

08002248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800225c:	2302      	movs	r3, #2
 800225e:	e041      	b.n	80022e4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2202      	movs	r2, #2
 800226c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	4313      	orrs	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a14      	ldr	r2, [pc, #80]	; (80022f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d009      	beq.n	80022b8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022ac:	d004      	beq.n	80022b8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a10      	ldr	r2, [pc, #64]	; (80022f4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d10c      	bne.n	80022d2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80022be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	68ba      	ldr	r2, [r7, #8]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2201      	movs	r2, #1
 80022d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bc80      	pop	{r7}
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40012c00 	.word	0x40012c00
 80022f4:	40000400 	.word	0x40000400

080022f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	bc80      	pop	{r7}
 8002308:	4770      	bx	lr

0800230a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800230a:	b480      	push	{r7}
 800230c:	b083      	sub	sp, #12
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002312:	bf00      	nop
 8002314:	370c      	adds	r7, #12
 8002316:	46bd      	mov	sp, r7
 8002318:	bc80      	pop	{r7}
 800231a:	4770      	bx	lr

0800231c <__libc_init_array>:
 800231c:	b570      	push	{r4, r5, r6, lr}
 800231e:	2600      	movs	r6, #0
 8002320:	4d0c      	ldr	r5, [pc, #48]	; (8002354 <__libc_init_array+0x38>)
 8002322:	4c0d      	ldr	r4, [pc, #52]	; (8002358 <__libc_init_array+0x3c>)
 8002324:	1b64      	subs	r4, r4, r5
 8002326:	10a4      	asrs	r4, r4, #2
 8002328:	42a6      	cmp	r6, r4
 800232a:	d109      	bne.n	8002340 <__libc_init_array+0x24>
 800232c:	f000 f822 	bl	8002374 <_init>
 8002330:	2600      	movs	r6, #0
 8002332:	4d0a      	ldr	r5, [pc, #40]	; (800235c <__libc_init_array+0x40>)
 8002334:	4c0a      	ldr	r4, [pc, #40]	; (8002360 <__libc_init_array+0x44>)
 8002336:	1b64      	subs	r4, r4, r5
 8002338:	10a4      	asrs	r4, r4, #2
 800233a:	42a6      	cmp	r6, r4
 800233c:	d105      	bne.n	800234a <__libc_init_array+0x2e>
 800233e:	bd70      	pop	{r4, r5, r6, pc}
 8002340:	f855 3b04 	ldr.w	r3, [r5], #4
 8002344:	4798      	blx	r3
 8002346:	3601      	adds	r6, #1
 8002348:	e7ee      	b.n	8002328 <__libc_init_array+0xc>
 800234a:	f855 3b04 	ldr.w	r3, [r5], #4
 800234e:	4798      	blx	r3
 8002350:	3601      	adds	r6, #1
 8002352:	e7f2      	b.n	800233a <__libc_init_array+0x1e>
 8002354:	080023ac 	.word	0x080023ac
 8002358:	080023ac 	.word	0x080023ac
 800235c:	080023ac 	.word	0x080023ac
 8002360:	080023b0 	.word	0x080023b0

08002364 <memset>:
 8002364:	4603      	mov	r3, r0
 8002366:	4402      	add	r2, r0
 8002368:	4293      	cmp	r3, r2
 800236a:	d100      	bne.n	800236e <memset+0xa>
 800236c:	4770      	bx	lr
 800236e:	f803 1b01 	strb.w	r1, [r3], #1
 8002372:	e7f9      	b.n	8002368 <memset+0x4>

08002374 <_init>:
 8002374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002376:	bf00      	nop
 8002378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800237a:	bc08      	pop	{r3}
 800237c:	469e      	mov	lr, r3
 800237e:	4770      	bx	lr

08002380 <_fini>:
 8002380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002382:	bf00      	nop
 8002384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002386:	bc08      	pop	{r3}
 8002388:	469e      	mov	lr, r3
 800238a:	4770      	bx	lr
