// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/31/2020 17:29:52"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module ElectricDrums (
	MAX10_CLK1_50,
	LEDR,
	HEX0,
	HEX1,
	HEX2);
input 	logic MAX10_CLK1_50 ;
output 	logic [9:0] LEDR ;
output 	logic [7:0] HEX0 ;
output 	logic [7:0] HEX1 ;
output 	logic [7:0] HEX2 ;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \adc_sample_data[0]~0_combout ;
wire \adc_sample_data[0]~1_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_ADC1IN1~~ibuf_o ;
wire \~ALTERA_ADC1IN1~~padout ;
wire \~ALTERA_ADC2IN1~~ibuf_o ;
wire \~ALTERA_ADC2IN1~~padout ;
wire \~ALTERA_ADC1IN2~~ibuf_o ;
wire \~ALTERA_ADC1IN2~~padout ;
wire \~ALTERA_ADC2IN8~~ibuf_o ;
wire \~ALTERA_ADC2IN8~~padout ;
wire \~ALTERA_ADC1IN3~~ibuf_o ;
wire \~ALTERA_ADC1IN3~~padout ;
wire \~ALTERA_ADC2IN3~~ibuf_o ;
wire \~ALTERA_ADC2IN3~~padout ;
wire \~ALTERA_ADC1IN4~~ibuf_o ;
wire \~ALTERA_ADC1IN4~~padout ;
wire \~ALTERA_ADC2IN4~~ibuf_o ;
wire \~ALTERA_ADC2IN4~~padout ;
wire \~ALTERA_ADC1IN5~~ibuf_o ;
wire \~ALTERA_ADC1IN5~~padout ;
wire \~ALTERA_ADC2IN5~~ibuf_o ;
wire \~ALTERA_ADC2IN5~~padout ;
wire \~ALTERA_ADC1IN6~~ibuf_o ;
wire \~ALTERA_ADC1IN6~~padout ;
wire \~ALTERA_ADC2IN6~~ibuf_o ;
wire \~ALTERA_ADC2IN6~~padout ;
wire \~ALTERA_ADC1IN7~~ibuf_o ;
wire \~ALTERA_ADC1IN7~~padout ;
wire \~ALTERA_ADC2IN7~~ibuf_o ;
wire \~ALTERA_ADC2IN7~~padout ;
wire \~ALTERA_ADC1IN8~~ibuf_o ;
wire \~ALTERA_ADC1IN8~~padout ;
wire \~ALTERA_ADC2IN2~~ibuf_o ;
wire \~ALTERA_ADC2IN2~~padout ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \adc_sample_data[0]~feeder_combout ;
wire \adc_sample_data[3]~feeder_combout ;
wire \adc_sample_data[4]~feeder_combout ;
wire \adc_sample_data[5]~feeder_combout ;
wire \adc_sample_data[6]~feeder_combout ;
wire \adc_sample_data[8]~feeder_combout ;
wire \adc_sample_data[11]~feeder_combout ;
wire \~ALTERA_TDO~~obuf_o ;
wire \MAX10_CLK1_50~input_o ;
wire \u0|altpll_sys|sd1|wire_pll7_fbout ;
wire \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0_combout ;
wire \u0|altpll_sys|sd1|wire_pll7_locked ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout ;
wire \~GND~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|pend~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|pend~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ;
wire \response_valid~combout ;
wire \channel[0]~1_combout ;
wire \Add0~1_combout ;
wire \channel[2]~0_combout ;
wire \Add0~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout ;
wire \Add0~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|clkout_adccore ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|soc~q ;
wire \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout ;
wire \Equal3~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout ;
wire \foot[11]~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout ;
wire \foot[11]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout ;
wire \foot[8]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout ;
wire \foot[5]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout ;
wire \foot[6]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout ;
wire \foot[4]~feeder_combout ;
wire \LessThan4~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout ;
wire \foot[3]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout ;
wire \foot[0]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout ;
wire \LessThan4~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout ;
wire \LessThan4~2_combout ;
wire \LessThan4~3_combout ;
wire \green[8]~feeder_combout ;
wire \green[11]~0_combout ;
wire \green[9]~feeder_combout ;
wire \LessThan3~2_combout ;
wire \green[0]~feeder_combout ;
wire \green[2]~feeder_combout ;
wire \LessThan3~0_combout ;
wire \green[6]~feeder_combout ;
wire \green[5]~feeder_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~3_combout ;
wire \blue[8]~feeder_combout ;
wire \Equal0~0_combout ;
wire \blue[11]~0_combout ;
wire \blue[7]~feeder_combout ;
wire \blue[9]~feeder_combout ;
wire \LessThan2~2_combout ;
wire \blue[2]~feeder_combout ;
wire \blue[3]~feeder_combout ;
wire \LessThan2~0_combout ;
wire \blue[6]~feeder_combout ;
wire \blue[5]~feeder_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~3_combout ;
wire \yellow[6]~feeder_combout ;
wire \Equal1~0_combout ;
wire \yellow[11]~0_combout ;
wire \yellow[3]~feeder_combout ;
wire \yellow[2]~feeder_combout ;
wire \LessThan1~0_combout ;
wire \yellow[5]~feeder_combout ;
wire \LessThan1~1_combout ;
wire \yellow[9]~feeder_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~3_combout ;
wire \red[11]~0_combout ;
wire \red[9]~feeder_combout ;
wire \LessThan0~2_combout ;
wire \red[5]~feeder_combout ;
wire \red[6]~feeder_combout ;
wire \red[2]~feeder_combout ;
wire \red[3]~feeder_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~3_combout ;
wire \driver0|WideOr6~0_combout ;
wire \driver0|WideOr5~0_combout ;
wire \driver0|WideOr4~0_combout ;
wire \driver0|WideOr3~0_combout ;
wire \driver0|WideOr2~0_combout ;
wire \driver0|WideOr1~0_combout ;
wire \driver0|WideOr0~0_combout ;
wire \driver1|WideOr6~0_combout ;
wire \driver1|WideOr5~0_combout ;
wire \driver1|WideOr4~0_combout ;
wire \driver1|WideOr3~0_combout ;
wire \driver1|WideOr2~0_combout ;
wire \driver1|WideOr1~0_combout ;
wire \driver1|WideOr0~0_combout ;
wire \driver2|WideOr6~0_combout ;
wire \driver2|WideOr5~0_combout ;
wire \driver2|WideOr4~0_combout ;
wire \driver2|WideOr3~0_combout ;
wire \driver2|WideOr2~0_combout ;
wire \driver2|WideOr1~0_combout ;
wire \driver2|WideOr0~0_combout ;
wire [11:0] foot;
wire [4:0] \u0|altpll_sys|sd1|wire_pll7_clk ;
wire [11:0] blue;
wire [11:0] \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout ;
wire [11:0] green;
wire [7:0] \u0|modular_adc_0|control_internal|u_control_fsm|int_timer ;
wire [11:0] adc_sample_data;
wire [11:0] yellow;
wire [11:0] red;
wire [11:0] \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data ;
wire [4:0] \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel ;
wire [11:0] \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp ;
wire [4:0] \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly ;
wire [0:0] \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg ;
wire [1:0] \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [2:0] channel;
wire [4:0] \u0|modular_adc_0|control_internal|u_control_fsm|chsel ;
wire [0:0] \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg ;

wire [4:0] \u0|altpll_sys|sd1|pll7_CLK_bus ;
wire [11:0] \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus ;

assign \u0|altpll_sys|sd1|wire_pll7_clk [0] = \u0|altpll_sys|sd1|pll7_CLK_bus [0];
assign \u0|altpll_sys|sd1|wire_pll7_clk [1] = \u0|altpll_sys|sd1|pll7_CLK_bus [1];
assign \u0|altpll_sys|sd1|wire_pll7_clk [2] = \u0|altpll_sys|sd1|pll7_CLK_bus [2];
assign \u0|altpll_sys|sd1|wire_pll7_clk [3] = \u0|altpll_sys|sd1|pll7_CLK_bus [3];
assign \u0|altpll_sys|sd1|wire_pll7_clk [4] = \u0|altpll_sys|sd1|pll7_CLK_bus [4];

assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [0] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [0];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [1] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [1];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [2] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [2];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [3] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [3];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [4] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [4];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [5] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [5];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [6] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [6];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [7] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [7];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [8] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [8];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [9] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [9];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [10] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [10];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [11] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [11];

// Location: LCCOMB_X50_Y51_N8
fiftyfivenm_lcell_comb \adc_sample_data[0]~0 (
// Equation(s):
// \adc_sample_data[0]~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3]) # ((\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2] & ((\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1]))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2] & (!\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1]),
	.cin(gnd),
	.combout(\adc_sample_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_sample_data[0]~0 .lut_mask = 16'hEFCD;
defparam \adc_sample_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N10
fiftyfivenm_lcell_comb \adc_sample_data[0]~1 (
// Equation(s):
// \adc_sample_data[0]~1_combout  = (!\Equal1~0_combout  & (\response_valid~combout  & \adc_sample_data[0]~0_combout ))

	.dataa(\Equal1~0_combout ),
	.datab(gnd),
	.datac(\response_valid~combout ),
	.datad(\adc_sample_data[0]~0_combout ),
	.cin(gnd),
	.combout(\adc_sample_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_sample_data[0]~1 .lut_mask = 16'h5000;
defparam \adc_sample_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N0
fiftyfivenm_lcell_comb \adc_sample_data[0]~feeder (
// Equation(s):
// \adc_sample_data[0]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]),
	.cin(gnd),
	.combout(\adc_sample_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adc_sample_data[0]~feeder .lut_mask = 16'hFF00;
defparam \adc_sample_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N30
fiftyfivenm_lcell_comb \adc_sample_data[3]~feeder (
// Equation(s):
// \adc_sample_data[3]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.cin(gnd),
	.combout(\adc_sample_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adc_sample_data[3]~feeder .lut_mask = 16'hFF00;
defparam \adc_sample_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
fiftyfivenm_lcell_comb \adc_sample_data[4]~feeder (
// Equation(s):
// \adc_sample_data[4]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.cin(gnd),
	.combout(\adc_sample_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adc_sample_data[4]~feeder .lut_mask = 16'hFF00;
defparam \adc_sample_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
fiftyfivenm_lcell_comb \adc_sample_data[5]~feeder (
// Equation(s):
// \adc_sample_data[5]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.cin(gnd),
	.combout(\adc_sample_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adc_sample_data[5]~feeder .lut_mask = 16'hFF00;
defparam \adc_sample_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
fiftyfivenm_lcell_comb \adc_sample_data[6]~feeder (
// Equation(s):
// \adc_sample_data[6]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.cin(gnd),
	.combout(\adc_sample_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adc_sample_data[6]~feeder .lut_mask = 16'hFF00;
defparam \adc_sample_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N2
fiftyfivenm_lcell_comb \adc_sample_data[8]~feeder (
// Equation(s):
// \adc_sample_data[8]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.cin(gnd),
	.combout(\adc_sample_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adc_sample_data[8]~feeder .lut_mask = 16'hFF00;
defparam \adc_sample_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N28
fiftyfivenm_lcell_comb \adc_sample_data[11]~feeder (
// Equation(s):
// \adc_sample_data[11]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.cin(gnd),
	.combout(\adc_sample_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adc_sample_data[11]~feeder .lut_mask = 16'hFF00;
defparam \adc_sample_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\LessThan4~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\LessThan3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\LessThan2~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\LessThan1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\LessThan0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \u0|altpll_sys|sd1|pll7 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\u0|altpll_sys|sd1|wire_pll7_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\MAX10_CLK1_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\u0|altpll_sys|sd1|wire_pll7_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u0|altpll_sys|sd1|wire_pll7_fbout ),
	.clk(\u0|altpll_sys|sd1|pll7_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u0|altpll_sys|sd1|pll7 .auto_settings = "false";
defparam \u0|altpll_sys|sd1|pll7 .bandwidth_type = "medium";
defparam \u0|altpll_sys|sd1|pll7 .c0_high = 30;
defparam \u0|altpll_sys|sd1|pll7 .c0_initial = 1;
defparam \u0|altpll_sys|sd1|pll7 .c0_low = 30;
defparam \u0|altpll_sys|sd1|pll7 .c0_mode = "even";
defparam \u0|altpll_sys|sd1|pll7 .c0_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .c1_high = 12;
defparam \u0|altpll_sys|sd1|pll7 .c1_initial = 1;
defparam \u0|altpll_sys|sd1|pll7 .c1_low = 12;
defparam \u0|altpll_sys|sd1|pll7 .c1_mode = "even";
defparam \u0|altpll_sys|sd1|pll7 .c1_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .c1_use_casc_in = "off";
defparam \u0|altpll_sys|sd1|pll7 .c2_high = 0;
defparam \u0|altpll_sys|sd1|pll7 .c2_initial = 0;
defparam \u0|altpll_sys|sd1|pll7 .c2_low = 0;
defparam \u0|altpll_sys|sd1|pll7 .c2_mode = "bypass";
defparam \u0|altpll_sys|sd1|pll7 .c2_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .c2_use_casc_in = "off";
defparam \u0|altpll_sys|sd1|pll7 .c3_high = 0;
defparam \u0|altpll_sys|sd1|pll7 .c3_initial = 0;
defparam \u0|altpll_sys|sd1|pll7 .c3_low = 0;
defparam \u0|altpll_sys|sd1|pll7 .c3_mode = "bypass";
defparam \u0|altpll_sys|sd1|pll7 .c3_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .c3_use_casc_in = "off";
defparam \u0|altpll_sys|sd1|pll7 .c4_high = 0;
defparam \u0|altpll_sys|sd1|pll7 .c4_initial = 0;
defparam \u0|altpll_sys|sd1|pll7 .c4_low = 0;
defparam \u0|altpll_sys|sd1|pll7 .c4_mode = "bypass";
defparam \u0|altpll_sys|sd1|pll7 .c4_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .c4_use_casc_in = "off";
defparam \u0|altpll_sys|sd1|pll7 .charge_pump_current_bits = 1;
defparam \u0|altpll_sys|sd1|pll7 .clk0_counter = "c1";
defparam \u0|altpll_sys|sd1|pll7 .clk0_divide_by = 2;
defparam \u0|altpll_sys|sd1|pll7 .clk0_duty_cycle = 50;
defparam \u0|altpll_sys|sd1|pll7 .clk0_multiply_by = 1;
defparam \u0|altpll_sys|sd1|pll7 .clk0_phase_shift = "0";
defparam \u0|altpll_sys|sd1|pll7 .clk1_counter = "c0";
defparam \u0|altpll_sys|sd1|pll7 .clk1_divide_by = 5;
defparam \u0|altpll_sys|sd1|pll7 .clk1_duty_cycle = 50;
defparam \u0|altpll_sys|sd1|pll7 .clk1_multiply_by = 1;
defparam \u0|altpll_sys|sd1|pll7 .clk1_phase_shift = "0";
defparam \u0|altpll_sys|sd1|pll7 .clk2_counter = "unused";
defparam \u0|altpll_sys|sd1|pll7 .clk2_divide_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk2_duty_cycle = 50;
defparam \u0|altpll_sys|sd1|pll7 .clk2_multiply_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk2_phase_shift = "0";
defparam \u0|altpll_sys|sd1|pll7 .clk3_counter = "unused";
defparam \u0|altpll_sys|sd1|pll7 .clk3_divide_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk3_duty_cycle = 50;
defparam \u0|altpll_sys|sd1|pll7 .clk3_multiply_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk3_phase_shift = "0";
defparam \u0|altpll_sys|sd1|pll7 .clk4_counter = "unused";
defparam \u0|altpll_sys|sd1|pll7 .clk4_divide_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk4_duty_cycle = 50;
defparam \u0|altpll_sys|sd1|pll7 .clk4_multiply_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk4_phase_shift = "0";
defparam \u0|altpll_sys|sd1|pll7 .compensate_clock = "clock0";
defparam \u0|altpll_sys|sd1|pll7 .inclk0_input_frequency = 20000;
defparam \u0|altpll_sys|sd1|pll7 .inclk1_input_frequency = 0;
defparam \u0|altpll_sys|sd1|pll7 .loop_filter_c_bits = 0;
defparam \u0|altpll_sys|sd1|pll7 .loop_filter_r_bits = 27;
defparam \u0|altpll_sys|sd1|pll7 .m = 12;
defparam \u0|altpll_sys|sd1|pll7 .m_initial = 1;
defparam \u0|altpll_sys|sd1|pll7 .m_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .n = 1;
defparam \u0|altpll_sys|sd1|pll7 .operation_mode = "normal";
defparam \u0|altpll_sys|sd1|pll7 .pfd_max = 200000;
defparam \u0|altpll_sys|sd1|pll7 .pfd_min = 3076;
defparam \u0|altpll_sys|sd1|pll7 .self_reset_on_loss_lock = "off";
defparam \u0|altpll_sys|sd1|pll7 .simulation_type = "functional";
defparam \u0|altpll_sys|sd1|pll7 .switch_over_type = "auto";
defparam \u0|altpll_sys|sd1|pll7 .vco_center = 1538;
defparam \u0|altpll_sys|sd1|pll7 .vco_divide_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .vco_frequency_control = "auto";
defparam \u0|altpll_sys|sd1|pll7 .vco_max = 3333;
defparam \u0|altpll_sys|sd1|pll7 .vco_min = 1538;
defparam \u0|altpll_sys|sd1|pll7 .vco_multiply_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .vco_phase_shift_step = 208;
defparam \u0|altpll_sys|sd1|pll7 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|altpll_sys|sd1|wire_pll7_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl .clock_type = "global clock";
defparam \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0] $ (VCC)
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9  = CARRY(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0])

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 .lut_mask = 16'h33CC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N6
fiftyfivenm_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N7
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N10
fiftyfivenm_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N11
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N16
fiftyfivenm_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N17
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y51_N13
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 .lut_mask = 16'h0088;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 .lut_mask = 16'hFFD0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N17
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N7
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N1
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q  & 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0])))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q  & (((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0 .lut_mask = 16'h30B8;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 .lut_mask = 16'hFCDC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q )

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0 .lut_mask = 16'h3300;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ) # (\u0|altpll_sys|sd1|wire_pll7_locked )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.datad(\u0|altpll_sys|sd1|wire_pll7_locked ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0 .lut_mask = 16'hFFF0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N5
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout  = (\u0|altpll_sys|sd1|wire_pll7_locked  & (((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q  & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6])) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ))) # (!\u0|altpll_sys|sd1|wire_pll7_locked  & (((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q  & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer 
// [6]))))

	.dataa(\u0|altpll_sys|sd1|wire_pll7_locked ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0 .lut_mask = 16'h22F2;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7] & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q )))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 .lut_mask = 16'hDC50;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N3
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ) # 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24 .lut_mask = 16'hEFEE;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N9
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0_combout ),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1] & ((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 .lut_mask = 16'h5A5F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N11
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0_combout ),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2] & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 .lut_mask = 16'hA50A;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N13
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0_combout ),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3] & ((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N15
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0_combout ),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4] & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4] & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 .lut_mask = 16'hC30C;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N17
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0_combout ),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5] & ((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0_combout ),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 .lut_mask = 16'hC30C;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0_combout ),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7] $ (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21 )

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22 .lut_mask = 16'h5A5A;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0_combout ),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7] & 
// \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q )

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 .lut_mask = 16'hFF4F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q  & (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q  & !\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0 .lut_mask = 16'h0001;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout  & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0 .lut_mask = 16'h0002;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ) # 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout  & \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 .lut_mask = 16'h5150;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N1
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout  = !\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell .lut_mask = 16'h0F0F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N16
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|pend~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|pend~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|pend~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|pend~feeder .lut_mask = 16'hFFFF;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|pend~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|pend (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|pend~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|pend .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|pend .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & \u0|modular_adc_0|control_internal|u_control_fsm|pend~q )

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0 .lut_mask = 16'hA0A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N1
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N22
fiftyfivenm_lcell_comb response_valid(
// Equation(s):
// \response_valid~combout  = LCELL(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.cin(gnd),
	.combout(\response_valid~combout ),
	.cout());
// synopsys translate_off
defparam response_valid.lut_mask = 16'hFF00;
defparam response_valid.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N12
fiftyfivenm_lcell_comb \channel[0]~1 (
// Equation(s):
// \channel[0]~1_combout  = !channel[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(channel[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\channel[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \channel[0]~1 .lut_mask = 16'h0F0F;
defparam \channel[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N13
dffeas \channel[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\channel[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\response_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(channel[0]),
	.prn(vcc));
// synopsys translate_off
defparam \channel[0] .is_wysiwyg = "true";
defparam \channel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N2
fiftyfivenm_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_combout  = channel[1] $ (channel[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(channel[1]),
	.datad(channel[0]),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~1 .lut_mask = 16'h0FF0;
defparam \Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N3
dffeas \channel[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\response_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(channel[1]),
	.prn(vcc));
// synopsys translate_off
defparam \channel[1] .is_wysiwyg = "true";
defparam \channel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
fiftyfivenm_lcell_comb \channel[2]~0 (
// Equation(s):
// \channel[2]~0_combout  = channel[2] $ (((\response_valid~combout  & (channel[1] & channel[0]))))

	.dataa(\response_valid~combout ),
	.datab(channel[1]),
	.datac(channel[2]),
	.datad(channel[0]),
	.cin(gnd),
	.combout(\channel[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \channel[2]~0 .lut_mask = 16'h78F0;
defparam \channel[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N21
dffeas \channel[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\channel[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(channel[2]),
	.prn(vcc));
// synopsys translate_off
defparam \channel[2] .is_wysiwyg = "true";
defparam \channel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N0
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = channel[2] $ (((channel[1] & channel[0])))

	.dataa(gnd),
	.datab(channel[2]),
	.datac(channel[1]),
	.datad(channel[0]),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3CCC;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout  = (!\Add0~2_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ) # (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.datac(\Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0 .lut_mask = 16'h0E0E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1 .lut_mask = 16'hFFEF;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7] & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 .lut_mask = 16'hF000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N11
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1 .lut_mask = 16'hECFC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12 .lut_mask = 16'h0011;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N5
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|chsel[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ) # 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~combout  & \u0|modular_adc_0|control_internal|u_control_fsm|chsel [4])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0 .lut_mask = 16'hFFDC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|chsel[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q  & (channel[1] $ (((!channel[0]))))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & (channel[1] $ (!channel[0]))))

	.dataa(channel[1]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datad(channel[0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 .lut_mask = 16'hA854;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N4
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (channel[2] & (channel[1] & channel[0]))

	.dataa(gnd),
	.datab(channel[2]),
	.datac(channel[1]),
	.datad(channel[0]),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hC000;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout  = (!\Add0~0_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ) # (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q )))

	.dataa(\Add0~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0 .lut_mask = 16'h5454;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N15
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|chsel[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] & (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [1] & \u0|modular_adc_0|control_internal|u_control_fsm|chsel [3])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0 .lut_mask = 16'h2000;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout  = (!channel[0] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ) # (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q )))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datad(channel[0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0 .lut_mask = 16'h00FC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout ) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~combout  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1 .lut_mask = 16'hFF30;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|chsel[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3] $ (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [0] & \u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]))))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3] & ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [1]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1 .lut_mask = 16'hDB20;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout  = (\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout )))) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout  & 
// (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datac(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2 .lut_mask = 16'h0777;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [1]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4] & ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]) # (\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [1]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0 .lut_mask = 16'hD480;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout )

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1 .lut_mask = 16'h33FF;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] $ (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [1])) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1])) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0 .lut_mask = 16'h97DF;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout  = (\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & 
// ((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4])))) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout  & 
// (((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4])))

	.dataa(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.datac(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1 .lut_mask = 16'h51F3;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1])))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1] & !\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [3])) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0 .lut_mask = 16'h1DDF;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout  = (\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout  & (((!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]))) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4] & 
// ((!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]))))

	.dataa(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datac(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1 .lut_mask = 16'h2A3F;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] & (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3] & ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [0]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1])))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] & (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & \u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [1])) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0 .lut_mask = 16'h40DF;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout  = (\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout  & (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]) # 
// (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout )))) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4] & 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.datac(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1 .lut_mask = 16'h0BBB;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance (
	.soc(\u0|modular_adc_0|control_internal|u_control_fsm|soc~q ),
	.usr_pwd(\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout ),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(\u0|altpll_sys|sd1|wire_pll7_clk [1]),
	.chsel({\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout ,\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout ,\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout ,
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout ,\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout }),
	.eoc(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc ),
	.dout(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .analog_input_pin_mask = 63;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .clkdiv = 2;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .device_partname_fivechar_prefix = "10m50";
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .is_this_first_or_second_adc = 1;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .prescalar = 0;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .pwd = 0;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .refsel = 0;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .reserve_block = "false";
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .testbits = 66;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .tsclkdiv = 1;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .tsclksel = 1;
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|clkout_adccore 

	.dataa(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|clkout_adccore ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder .lut_mask = 16'hAAAA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N7
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q  & (((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0])))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q  & \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 .lut_mask = 16'hF450;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|soc~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|soc~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 .lut_mask = 16'hECFC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N31
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|soc (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|soc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|soc .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|soc .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y52_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N9
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q  & (!\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0] & 
// \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1 .lut_mask = 16'h2200;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N3
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & (!\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q  & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 .lut_mask = 16'h2000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N11
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [10]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 .lut_mask = 16'hA000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N17
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N1
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [2]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [2]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2 .lut_mask = 16'hC000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N13
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N5
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [3]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0 .lut_mask = 16'h8080;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1]~feeder_combout  = \Add0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N31
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [1]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1 .lut_mask = 16'h8080;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
fiftyfivenm_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2] & (!\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3] & !\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3]),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0022;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout  = !channel[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(channel[0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0 .lut_mask = 16'h00FF;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N11
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [0] & (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [0]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3 .lut_mask = 16'h8080;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N15
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N28
fiftyfivenm_lcell_comb \foot[11]~0 (
// Equation(s):
// \foot[11]~0_combout  = (\response_valid~combout  & (\Equal3~0_combout  & \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0]))

	.dataa(\response_valid~combout ),
	.datab(\Equal3~0_combout ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0]),
	.cin(gnd),
	.combout(\foot[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \foot[11]~0 .lut_mask = 16'h8800;
defparam \foot[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N19
dffeas \foot[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[10]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[10] .is_wysiwyg = "true";
defparam \foot[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [11]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 .lut_mask = 16'hA000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N8
fiftyfivenm_lcell_comb \foot[11]~feeder (
// Equation(s):
// \foot[11]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.cin(gnd),
	.combout(\foot[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \foot[11]~feeder .lut_mask = 16'hFF00;
defparam \foot[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N9
dffeas \foot[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\foot[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[11]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[11] .is_wysiwyg = "true";
defparam \foot[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [8]

	.dataa(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder .lut_mask = 16'hAAAA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N7
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8] & (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 .lut_mask = 16'h8800;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N12
fiftyfivenm_lcell_comb \foot[8]~feeder (
// Equation(s):
// \foot[8]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.cin(gnd),
	.combout(\foot[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \foot[8]~feeder .lut_mask = 16'hFF00;
defparam \foot[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N13
dffeas \foot[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\foot[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[8]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[8] .is_wysiwyg = "true";
defparam \foot[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder .lut_mask = 16'hF0F0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N13
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5] & (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 .lut_mask = 16'h8800;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N31
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
fiftyfivenm_lcell_comb \foot[5]~feeder (
// Equation(s):
// \foot[5]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.cin(gnd),
	.combout(\foot[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \foot[5]~feeder .lut_mask = 16'hFF00;
defparam \foot[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N11
dffeas \foot[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\foot[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[5]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[5] .is_wysiwyg = "true";
defparam \foot[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [6]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6] & 
// \u0|modular_adc_0|control_internal|u_control_fsm|pend~q ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 .lut_mask = 16'h8080;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
fiftyfivenm_lcell_comb \foot[6]~feeder (
// Equation(s):
// \foot[6]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.cin(gnd),
	.combout(\foot[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \foot[6]~feeder .lut_mask = 16'hFF00;
defparam \foot[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N5
dffeas \foot[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\foot[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[6]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[6] .is_wysiwyg = "true";
defparam \foot[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [7]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N5
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 .lut_mask = 16'h8080;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N23
dffeas \foot[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[7]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[7] .is_wysiwyg = "true";
defparam \foot[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [4]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4] & 
// \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4]),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 .lut_mask = 16'h8800;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N9
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
fiftyfivenm_lcell_comb \foot[4]~feeder (
// Equation(s):
// \foot[4]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.cin(gnd),
	.combout(\foot[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \foot[4]~feeder .lut_mask = 16'hFF00;
defparam \foot[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N25
dffeas \foot[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\foot[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[4]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[4] .is_wysiwyg = "true";
defparam \foot[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
fiftyfivenm_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (foot[5]) # ((foot[6]) # ((foot[7]) # (foot[4])))

	.dataa(foot[5]),
	.datab(foot[6]),
	.datac(foot[7]),
	.datad(foot[4]),
	.cin(gnd),
	.combout(\LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'hFFFE;
defparam \LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [3]

	.dataa(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]~feeder .lut_mask = 16'hAAAA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N17
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3] & 
// \u0|modular_adc_0|control_internal|u_control_fsm|pend~q ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 .lut_mask = 16'h8080;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N6
fiftyfivenm_lcell_comb \foot[3]~feeder (
// Equation(s):
// \foot[3]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.cin(gnd),
	.combout(\foot[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \foot[3]~feeder .lut_mask = 16'hFF00;
defparam \foot[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N7
dffeas \foot[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\foot[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[3]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[3] .is_wysiwyg = "true";
defparam \foot[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N3
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [0]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 .lut_mask = 16'hA000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N9
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N8
fiftyfivenm_lcell_comb \foot[0]~feeder (
// Equation(s):
// \foot[0]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]),
	.cin(gnd),
	.combout(\foot[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \foot[0]~feeder .lut_mask = 16'hFF00;
defparam \foot[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N9
dffeas \foot[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\foot[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[0]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[0] .is_wysiwyg = "true";
defparam \foot[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder .lut_mask = 16'hF0F0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 .lut_mask = 16'hA000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N5
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y51_N27
dffeas \foot[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[1]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[1] .is_wysiwyg = "true";
defparam \foot[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [2]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 .lut_mask = 16'hA000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N31
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y51_N13
dffeas \foot[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[2]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[2] .is_wysiwyg = "true";
defparam \foot[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N16
fiftyfivenm_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (foot[3]) # ((foot[0]) # ((foot[1]) # (foot[2])))

	.dataa(foot[3]),
	.datab(foot[0]),
	.datac(foot[1]),
	.datad(foot[2]),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = 16'hFFFE;
defparam \LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [9]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N15
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 .lut_mask = 16'hA000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N15
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N7
dffeas \foot[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\foot[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(foot[9]),
	.prn(vcc));
// synopsys translate_off
defparam \foot[9] .is_wysiwyg = "true";
defparam \foot[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N24
fiftyfivenm_lcell_comb \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = (foot[8]) # ((\LessThan4~1_combout ) # ((\LessThan4~0_combout ) # (foot[9])))

	.dataa(foot[8]),
	.datab(\LessThan4~1_combout ),
	.datac(\LessThan4~0_combout ),
	.datad(foot[9]),
	.cin(gnd),
	.combout(\LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~2 .lut_mask = 16'hFFFE;
defparam \LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N10
fiftyfivenm_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_combout  = (foot[11]) # ((foot[10] & \LessThan4~2_combout ))

	.dataa(gnd),
	.datab(foot[10]),
	.datac(foot[11]),
	.datad(\LessThan4~2_combout ),
	.cin(gnd),
	.combout(\LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~3 .lut_mask = 16'hFCF0;
defparam \LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N26
fiftyfivenm_lcell_comb \green[8]~feeder (
// Equation(s):
// \green[8]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.cin(gnd),
	.combout(\green[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \green[8]~feeder .lut_mask = 16'hFF00;
defparam \green[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N20
fiftyfivenm_lcell_comb \green[11]~0 (
// Equation(s):
// \green[11]~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0] & (\Equal3~0_combout  & \response_valid~combout ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0]),
	.datab(\Equal3~0_combout ),
	.datac(\response_valid~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\green[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \green[11]~0 .lut_mask = 16'h4040;
defparam \green[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N27
dffeas \green[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\green[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[8]),
	.prn(vcc));
// synopsys translate_off
defparam \green[8] .is_wysiwyg = "true";
defparam \green[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N28
fiftyfivenm_lcell_comb \green[9]~feeder (
// Equation(s):
// \green[9]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.cin(gnd),
	.combout(\green[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \green[9]~feeder .lut_mask = 16'hFF00;
defparam \green[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N29
dffeas \green[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\green[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[9]),
	.prn(vcc));
// synopsys translate_off
defparam \green[9] .is_wysiwyg = "true";
defparam \green[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N31
dffeas \green[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[10]),
	.prn(vcc));
// synopsys translate_off
defparam \green[10] .is_wysiwyg = "true";
defparam \green[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N17
dffeas \green[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[7]),
	.prn(vcc));
// synopsys translate_off
defparam \green[7] .is_wysiwyg = "true";
defparam \green[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N30
fiftyfivenm_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = (green[8]) # ((green[9]) # ((green[10]) # (green[7])))

	.dataa(green[8]),
	.datab(green[9]),
	.datac(green[10]),
	.datad(green[7]),
	.cin(gnd),
	.combout(\LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = 16'hFFFE;
defparam \LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N1
dffeas \green[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[11]),
	.prn(vcc));
// synopsys translate_off
defparam \green[11] .is_wysiwyg = "true";
defparam \green[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N20
fiftyfivenm_lcell_comb \green[0]~feeder (
// Equation(s):
// \green[0]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]),
	.cin(gnd),
	.combout(\green[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \green[0]~feeder .lut_mask = 16'hFF00;
defparam \green[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N21
dffeas \green[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\green[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[0]),
	.prn(vcc));
// synopsys translate_off
defparam \green[0] .is_wysiwyg = "true";
defparam \green[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N18
fiftyfivenm_lcell_comb \green[2]~feeder (
// Equation(s):
// \green[2]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]),
	.cin(gnd),
	.combout(\green[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \green[2]~feeder .lut_mask = 16'hFF00;
defparam \green[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N19
dffeas \green[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\green[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[2]),
	.prn(vcc));
// synopsys translate_off
defparam \green[2] .is_wysiwyg = "true";
defparam \green[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N23
dffeas \green[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[1]),
	.prn(vcc));
// synopsys translate_off
defparam \green[1] .is_wysiwyg = "true";
defparam \green[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N25
dffeas \green[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[3]),
	.prn(vcc));
// synopsys translate_off
defparam \green[3] .is_wysiwyg = "true";
defparam \green[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N22
fiftyfivenm_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (green[3]) # ((green[2] & ((green[0]) # (green[1]))))

	.dataa(green[0]),
	.datab(green[2]),
	.datac(green[1]),
	.datad(green[3]),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'hFFC8;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N4
fiftyfivenm_lcell_comb \green[6]~feeder (
// Equation(s):
// \green[6]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.cin(gnd),
	.combout(\green[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \green[6]~feeder .lut_mask = 16'hFF00;
defparam \green[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N5
dffeas \green[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\green[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[6]),
	.prn(vcc));
// synopsys translate_off
defparam \green[6] .is_wysiwyg = "true";
defparam \green[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N7
dffeas \green[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[4]),
	.prn(vcc));
// synopsys translate_off
defparam \green[4] .is_wysiwyg = "true";
defparam \green[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N10
fiftyfivenm_lcell_comb \green[5]~feeder (
// Equation(s):
// \green[5]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.cin(gnd),
	.combout(\green[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \green[5]~feeder .lut_mask = 16'hFF00;
defparam \green[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N11
dffeas \green[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\green[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\green[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[5]),
	.prn(vcc));
// synopsys translate_off
defparam \green[5] .is_wysiwyg = "true";
defparam \green[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N6
fiftyfivenm_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (green[6] & (green[5] & ((\LessThan3~0_combout ) # (green[4]))))

	.dataa(\LessThan3~0_combout ),
	.datab(green[6]),
	.datac(green[4]),
	.datad(green[5]),
	.cin(gnd),
	.combout(\LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'hC800;
defparam \LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N0
fiftyfivenm_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = (\LessThan3~2_combout ) # ((green[11]) # (\LessThan3~1_combout ))

	.dataa(\LessThan3~2_combout ),
	.datab(gnd),
	.datac(green[11]),
	.datad(\LessThan3~1_combout ),
	.cin(gnd),
	.combout(\LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = 16'hFFFA;
defparam \LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N10
fiftyfivenm_lcell_comb \blue[8]~feeder (
// Equation(s):
// \blue[8]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.cin(gnd),
	.combout(\blue[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \blue[8]~feeder .lut_mask = 16'hFF00;
defparam \blue[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N16
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2] & !\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3])

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0055;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N8
fiftyfivenm_lcell_comb \blue[11]~0 (
// Equation(s):
// \blue[11]~0_combout  = (\response_valid~combout  & (\Equal0~0_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0] & \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1])))

	.dataa(\response_valid~combout ),
	.datab(\Equal0~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1]),
	.cin(gnd),
	.combout(\blue[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \blue[11]~0 .lut_mask = 16'h8000;
defparam \blue[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N11
dffeas \blue[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\blue[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[8]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[8] .is_wysiwyg = "true";
defparam \blue[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N16
fiftyfivenm_lcell_comb \blue[7]~feeder (
// Equation(s):
// \blue[7]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.cin(gnd),
	.combout(\blue[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \blue[7]~feeder .lut_mask = 16'hFF00;
defparam \blue[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N17
dffeas \blue[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\blue[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[7]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[7] .is_wysiwyg = "true";
defparam \blue[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N31
dffeas \blue[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[10]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[10] .is_wysiwyg = "true";
defparam \blue[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N12
fiftyfivenm_lcell_comb \blue[9]~feeder (
// Equation(s):
// \blue[9]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.cin(gnd),
	.combout(\blue[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \blue[9]~feeder .lut_mask = 16'hFF00;
defparam \blue[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N13
dffeas \blue[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\blue[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[9]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[9] .is_wysiwyg = "true";
defparam \blue[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N30
fiftyfivenm_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (blue[8]) # ((blue[7]) # ((blue[10]) # (blue[9])))

	.dataa(blue[8]),
	.datab(blue[7]),
	.datac(blue[10]),
	.datad(blue[9]),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'hFFFE;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N26
fiftyfivenm_lcell_comb \blue[2]~feeder (
// Equation(s):
// \blue[2]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]),
	.cin(gnd),
	.combout(\blue[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \blue[2]~feeder .lut_mask = 16'hFF00;
defparam \blue[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N27
dffeas \blue[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\blue[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[2]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[2] .is_wysiwyg = "true";
defparam \blue[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N29
dffeas \blue[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[0]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[0] .is_wysiwyg = "true";
defparam \blue[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N7
dffeas \blue[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[1]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[1] .is_wysiwyg = "true";
defparam \blue[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N0
fiftyfivenm_lcell_comb \blue[3]~feeder (
// Equation(s):
// \blue[3]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.cin(gnd),
	.combout(\blue[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \blue[3]~feeder .lut_mask = 16'hFF00;
defparam \blue[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N1
dffeas \blue[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\blue[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[3]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[3] .is_wysiwyg = "true";
defparam \blue[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N6
fiftyfivenm_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (blue[3]) # ((blue[2] & ((blue[0]) # (blue[1]))))

	.dataa(blue[2]),
	.datab(blue[0]),
	.datac(blue[1]),
	.datad(blue[3]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'hFFA8;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N4
fiftyfivenm_lcell_comb \blue[6]~feeder (
// Equation(s):
// \blue[6]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.cin(gnd),
	.combout(\blue[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \blue[6]~feeder .lut_mask = 16'hFF00;
defparam \blue[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N5
dffeas \blue[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\blue[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[6]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[6] .is_wysiwyg = "true";
defparam \blue[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N15
dffeas \blue[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[4]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[4] .is_wysiwyg = "true";
defparam \blue[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N18
fiftyfivenm_lcell_comb \blue[5]~feeder (
// Equation(s):
// \blue[5]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.cin(gnd),
	.combout(\blue[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \blue[5]~feeder .lut_mask = 16'hFF00;
defparam \blue[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N19
dffeas \blue[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\blue[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[5]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[5] .is_wysiwyg = "true";
defparam \blue[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N14
fiftyfivenm_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (blue[6] & (blue[5] & ((\LessThan2~0_combout ) # (blue[4]))))

	.dataa(\LessThan2~0_combout ),
	.datab(blue[6]),
	.datac(blue[4]),
	.datad(blue[5]),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'hC800;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N25
dffeas \blue[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\blue[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[11]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[11] .is_wysiwyg = "true";
defparam \blue[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N24
fiftyfivenm_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = (\LessThan2~2_combout ) # ((\LessThan2~1_combout ) # (blue[11]))

	.dataa(\LessThan2~2_combout ),
	.datab(\LessThan2~1_combout ),
	.datac(blue[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'hFEFE;
defparam \LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N10
fiftyfivenm_lcell_comb \yellow[6]~feeder (
// Equation(s):
// \yellow[6]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.cin(gnd),
	.combout(\yellow[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \yellow[6]~feeder .lut_mask = 16'hFF00;
defparam \yellow[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N2
fiftyfivenm_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2] & (!\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3] & (!\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0] & 
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0100;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N6
fiftyfivenm_lcell_comb \yellow[11]~0 (
// Equation(s):
// \yellow[11]~0_combout  = (\Equal1~0_combout  & \response_valid~combout )

	.dataa(\Equal1~0_combout ),
	.datab(gnd),
	.datac(\response_valid~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\yellow[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \yellow[11]~0 .lut_mask = 16'hA0A0;
defparam \yellow[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N11
dffeas \yellow[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\yellow[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[6]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[6] .is_wysiwyg = "true";
defparam \yellow[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N6
fiftyfivenm_lcell_comb \yellow[3]~feeder (
// Equation(s):
// \yellow[3]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.cin(gnd),
	.combout(\yellow[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \yellow[3]~feeder .lut_mask = 16'hFF00;
defparam \yellow[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N7
dffeas \yellow[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\yellow[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[3]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[3] .is_wysiwyg = "true";
defparam \yellow[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y52_N3
dffeas \yellow[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[0]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[0] .is_wysiwyg = "true";
defparam \yellow[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y52_N29
dffeas \yellow[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[1]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[1] .is_wysiwyg = "true";
defparam \yellow[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N0
fiftyfivenm_lcell_comb \yellow[2]~feeder (
// Equation(s):
// \yellow[2]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]),
	.cin(gnd),
	.combout(\yellow[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \yellow[2]~feeder .lut_mask = 16'hFF00;
defparam \yellow[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N1
dffeas \yellow[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\yellow[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[2]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[2] .is_wysiwyg = "true";
defparam \yellow[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N28
fiftyfivenm_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (yellow[3]) # ((yellow[2] & ((yellow[0]) # (yellow[1]))))

	.dataa(yellow[3]),
	.datab(yellow[0]),
	.datac(yellow[1]),
	.datad(yellow[2]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'hFEAA;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N21
dffeas \yellow[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[4]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[4] .is_wysiwyg = "true";
defparam \yellow[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N24
fiftyfivenm_lcell_comb \yellow[5]~feeder (
// Equation(s):
// \yellow[5]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.cin(gnd),
	.combout(\yellow[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \yellow[5]~feeder .lut_mask = 16'hFF00;
defparam \yellow[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N25
dffeas \yellow[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\yellow[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[5]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[5] .is_wysiwyg = "true";
defparam \yellow[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N20
fiftyfivenm_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (yellow[6] & (yellow[5] & ((\LessThan1~0_combout ) # (yellow[4]))))

	.dataa(yellow[6]),
	.datab(\LessThan1~0_combout ),
	.datac(yellow[4]),
	.datad(yellow[5]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hA800;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N9
dffeas \yellow[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[11]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[11] .is_wysiwyg = "true";
defparam \yellow[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N22
fiftyfivenm_lcell_comb \yellow[9]~feeder (
// Equation(s):
// \yellow[9]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.cin(gnd),
	.combout(\yellow[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \yellow[9]~feeder .lut_mask = 16'hFF00;
defparam \yellow[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N23
dffeas \yellow[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\yellow[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[9]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[9] .is_wysiwyg = "true";
defparam \yellow[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y51_N21
dffeas \yellow[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[8]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[8] .is_wysiwyg = "true";
defparam \yellow[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y51_N25
dffeas \yellow[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[10]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[10] .is_wysiwyg = "true";
defparam \yellow[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y51_N11
dffeas \yellow[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\yellow[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yellow[7]),
	.prn(vcc));
// synopsys translate_off
defparam \yellow[7] .is_wysiwyg = "true";
defparam \yellow[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N24
fiftyfivenm_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (yellow[9]) # ((yellow[8]) # ((yellow[10]) # (yellow[7])))

	.dataa(yellow[9]),
	.datab(yellow[8]),
	.datac(yellow[10]),
	.datad(yellow[7]),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hFFFE;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N8
fiftyfivenm_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (\LessThan1~1_combout ) # ((yellow[11]) # (\LessThan1~2_combout ))

	.dataa(gnd),
	.datab(\LessThan1~1_combout ),
	.datac(yellow[11]),
	.datad(\LessThan1~2_combout ),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'hFFFC;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N2
fiftyfivenm_lcell_comb \red[11]~0 (
// Equation(s):
// \red[11]~0_combout  = (\response_valid~combout  & (\Equal0~0_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0] & !\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1])))

	.dataa(\response_valid~combout ),
	.datab(\Equal0~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1]),
	.cin(gnd),
	.combout(\red[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \red[11]~0 .lut_mask = 16'h0080;
defparam \red[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N7
dffeas \red[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[8]),
	.prn(vcc));
// synopsys translate_off
defparam \red[8] .is_wysiwyg = "true";
defparam \red[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N0
fiftyfivenm_lcell_comb \red[9]~feeder (
// Equation(s):
// \red[9]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.cin(gnd),
	.combout(\red[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \red[9]~feeder .lut_mask = 16'hFF00;
defparam \red[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N1
dffeas \red[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\red[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[9]),
	.prn(vcc));
// synopsys translate_off
defparam \red[9] .is_wysiwyg = "true";
defparam \red[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y51_N27
dffeas \red[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[10]),
	.prn(vcc));
// synopsys translate_off
defparam \red[10] .is_wysiwyg = "true";
defparam \red[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y51_N13
dffeas \red[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[7]),
	.prn(vcc));
// synopsys translate_off
defparam \red[7] .is_wysiwyg = "true";
defparam \red[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N26
fiftyfivenm_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (red[8]) # ((red[9]) # ((red[10]) # (red[7])))

	.dataa(red[8]),
	.datab(red[9]),
	.datac(red[10]),
	.datad(red[7]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hFFFE;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N3
dffeas \red[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[11]),
	.prn(vcc));
// synopsys translate_off
defparam \red[11] .is_wysiwyg = "true";
defparam \red[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N22
fiftyfivenm_lcell_comb \red[5]~feeder (
// Equation(s):
// \red[5]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.cin(gnd),
	.combout(\red[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \red[5]~feeder .lut_mask = 16'hFF00;
defparam \red[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N23
dffeas \red[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\red[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[5]),
	.prn(vcc));
// synopsys translate_off
defparam \red[5] .is_wysiwyg = "true";
defparam \red[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N8
fiftyfivenm_lcell_comb \red[6]~feeder (
// Equation(s):
// \red[6]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.cin(gnd),
	.combout(\red[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \red[6]~feeder .lut_mask = 16'hFF00;
defparam \red[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N9
dffeas \red[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\red[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[6]),
	.prn(vcc));
// synopsys translate_off
defparam \red[6] .is_wysiwyg = "true";
defparam \red[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y52_N19
dffeas \red[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[4]),
	.prn(vcc));
// synopsys translate_off
defparam \red[4] .is_wysiwyg = "true";
defparam \red[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N30
fiftyfivenm_lcell_comb \red[2]~feeder (
// Equation(s):
// \red[2]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]),
	.cin(gnd),
	.combout(\red[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \red[2]~feeder .lut_mask = 16'hFF00;
defparam \red[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N31
dffeas \red[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\red[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[2]),
	.prn(vcc));
// synopsys translate_off
defparam \red[2] .is_wysiwyg = "true";
defparam \red[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y52_N17
dffeas \red[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[0]),
	.prn(vcc));
// synopsys translate_off
defparam \red[0] .is_wysiwyg = "true";
defparam \red[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y52_N27
dffeas \red[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[1]),
	.prn(vcc));
// synopsys translate_off
defparam \red[1] .is_wysiwyg = "true";
defparam \red[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N12
fiftyfivenm_lcell_comb \red[3]~feeder (
// Equation(s):
// \red[3]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.cin(gnd),
	.combout(\red[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \red[3]~feeder .lut_mask = 16'hFF00;
defparam \red[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N13
dffeas \red[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\red[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\red[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[3]),
	.prn(vcc));
// synopsys translate_off
defparam \red[3] .is_wysiwyg = "true";
defparam \red[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N26
fiftyfivenm_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (red[3]) # ((red[2] & ((red[0]) # (red[1]))))

	.dataa(red[2]),
	.datab(red[0]),
	.datac(red[1]),
	.datad(red[3]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFA8;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N18
fiftyfivenm_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (red[5] & (red[6] & ((red[4]) # (\LessThan0~0_combout ))))

	.dataa(red[5]),
	.datab(red[6]),
	.datac(red[4]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h8880;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N2
fiftyfivenm_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\LessThan0~2_combout ) # ((red[11]) # (\LessThan0~1_combout ))

	.dataa(\LessThan0~2_combout ),
	.datab(gnd),
	.datac(red[11]),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hFFFA;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N2
fiftyfivenm_lcell_comb \driver0|WideOr6~0 (
// Equation(s):
// \driver0|WideOr6~0_combout  = (foot[3] & (foot[0] & (foot[1] $ (foot[2])))) # (!foot[3] & (!foot[1] & (foot[0] $ (foot[2]))))

	.dataa(foot[3]),
	.datab(foot[0]),
	.datac(foot[1]),
	.datad(foot[2]),
	.cin(gnd),
	.combout(\driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver0|WideOr6~0 .lut_mask = 16'h0984;
defparam \driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N28
fiftyfivenm_lcell_comb \driver0|WideOr5~0 (
// Equation(s):
// \driver0|WideOr5~0_combout  = (foot[3] & ((foot[0] & (foot[1])) # (!foot[0] & ((foot[2]))))) # (!foot[3] & (foot[2] & (foot[0] $ (foot[1]))))

	.dataa(foot[3]),
	.datab(foot[0]),
	.datac(foot[1]),
	.datad(foot[2]),
	.cin(gnd),
	.combout(\driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver0|WideOr5~0 .lut_mask = 16'hB680;
defparam \driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N14
fiftyfivenm_lcell_comb \driver0|WideOr4~0 (
// Equation(s):
// \driver0|WideOr4~0_combout  = (foot[3] & (foot[2] & ((foot[1]) # (!foot[0])))) # (!foot[3] & (!foot[0] & (foot[1] & !foot[2])))

	.dataa(foot[3]),
	.datab(foot[0]),
	.datac(foot[1]),
	.datad(foot[2]),
	.cin(gnd),
	.combout(\driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver0|WideOr4~0 .lut_mask = 16'hA210;
defparam \driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N24
fiftyfivenm_lcell_comb \driver0|WideOr3~0 (
// Equation(s):
// \driver0|WideOr3~0_combout  = (foot[1] & ((foot[0] & ((foot[2]))) # (!foot[0] & (foot[3] & !foot[2])))) # (!foot[1] & (!foot[3] & (foot[0] $ (foot[2]))))

	.dataa(foot[3]),
	.datab(foot[0]),
	.datac(foot[1]),
	.datad(foot[2]),
	.cin(gnd),
	.combout(\driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver0|WideOr3~0 .lut_mask = 16'hC124;
defparam \driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N10
fiftyfivenm_lcell_comb \driver0|WideOr2~0 (
// Equation(s):
// \driver0|WideOr2~0_combout  = (foot[1] & (!foot[3] & (foot[0]))) # (!foot[1] & ((foot[2] & (!foot[3])) # (!foot[2] & ((foot[0])))))

	.dataa(foot[3]),
	.datab(foot[0]),
	.datac(foot[1]),
	.datad(foot[2]),
	.cin(gnd),
	.combout(\driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver0|WideOr2~0 .lut_mask = 16'h454C;
defparam \driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N20
fiftyfivenm_lcell_comb \driver0|WideOr1~0 (
// Equation(s):
// \driver0|WideOr1~0_combout  = (foot[0] & (foot[3] $ (((foot[1]) # (!foot[2]))))) # (!foot[0] & (!foot[3] & (foot[1] & !foot[2])))

	.dataa(foot[3]),
	.datab(foot[0]),
	.datac(foot[1]),
	.datad(foot[2]),
	.cin(gnd),
	.combout(\driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver0|WideOr1~0 .lut_mask = 16'h4854;
defparam \driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N22
fiftyfivenm_lcell_comb \driver0|WideOr0~0 (
// Equation(s):
// \driver0|WideOr0~0_combout  = (foot[0] & ((foot[3]) # (foot[1] $ (foot[2])))) # (!foot[0] & ((foot[1]) # (foot[3] $ (foot[2]))))

	.dataa(foot[3]),
	.datab(foot[0]),
	.datac(foot[1]),
	.datad(foot[2]),
	.cin(gnd),
	.combout(\driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver0|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
fiftyfivenm_lcell_comb \driver1|WideOr6~0 (
// Equation(s):
// \driver1|WideOr6~0_combout  = (foot[6] & (!foot[5] & (foot[7] $ (!foot[4])))) # (!foot[6] & (foot[4] & (foot[5] $ (!foot[7]))))

	.dataa(foot[5]),
	.datab(foot[6]),
	.datac(foot[7]),
	.datad(foot[4]),
	.cin(gnd),
	.combout(\driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver1|WideOr6~0 .lut_mask = 16'h6104;
defparam \driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
fiftyfivenm_lcell_comb \driver1|WideOr5~0 (
// Equation(s):
// \driver1|WideOr5~0_combout  = (foot[5] & ((foot[4] & ((foot[7]))) # (!foot[4] & (foot[6])))) # (!foot[5] & (foot[6] & (foot[7] $ (foot[4]))))

	.dataa(foot[5]),
	.datab(foot[6]),
	.datac(foot[7]),
	.datad(foot[4]),
	.cin(gnd),
	.combout(\driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver1|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
fiftyfivenm_lcell_comb \driver1|WideOr4~0 (
// Equation(s):
// \driver1|WideOr4~0_combout  = (foot[6] & (foot[7] & ((foot[5]) # (!foot[4])))) # (!foot[6] & (foot[5] & (!foot[7] & !foot[4])))

	.dataa(foot[5]),
	.datab(foot[6]),
	.datac(foot[7]),
	.datad(foot[4]),
	.cin(gnd),
	.combout(\driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver1|WideOr4~0 .lut_mask = 16'h80C2;
defparam \driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
fiftyfivenm_lcell_comb \driver1|WideOr3~0 (
// Equation(s):
// \driver1|WideOr3~0_combout  = (foot[5] & ((foot[6] & ((foot[4]))) # (!foot[6] & (foot[7] & !foot[4])))) # (!foot[5] & (!foot[7] & (foot[6] $ (foot[4]))))

	.dataa(foot[5]),
	.datab(foot[6]),
	.datac(foot[7]),
	.datad(foot[4]),
	.cin(gnd),
	.combout(\driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver1|WideOr3~0 .lut_mask = 16'h8924;
defparam \driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
fiftyfivenm_lcell_comb \driver1|WideOr2~0 (
// Equation(s):
// \driver1|WideOr2~0_combout  = (foot[5] & (((!foot[7] & foot[4])))) # (!foot[5] & ((foot[6] & (!foot[7])) # (!foot[6] & ((foot[4])))))

	.dataa(foot[5]),
	.datab(foot[6]),
	.datac(foot[7]),
	.datad(foot[4]),
	.cin(gnd),
	.combout(\driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver1|WideOr2~0 .lut_mask = 16'h1F04;
defparam \driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
fiftyfivenm_lcell_comb \driver1|WideOr1~0 (
// Equation(s):
// \driver1|WideOr1~0_combout  = (foot[5] & (!foot[7] & ((foot[4]) # (!foot[6])))) # (!foot[5] & (foot[4] & (foot[6] $ (!foot[7]))))

	.dataa(foot[5]),
	.datab(foot[6]),
	.datac(foot[7]),
	.datad(foot[4]),
	.cin(gnd),
	.combout(\driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver1|WideOr1~0 .lut_mask = 16'h4B02;
defparam \driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
fiftyfivenm_lcell_comb \driver1|WideOr0~0 (
// Equation(s):
// \driver1|WideOr0~0_combout  = (foot[4] & ((foot[7]) # (foot[5] $ (foot[6])))) # (!foot[4] & ((foot[5]) # (foot[6] $ (foot[7]))))

	.dataa(foot[5]),
	.datab(foot[6]),
	.datac(foot[7]),
	.datad(foot[4]),
	.cin(gnd),
	.combout(\driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver1|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N20
fiftyfivenm_lcell_comb \driver2|WideOr6~0 (
// Equation(s):
// \driver2|WideOr6~0_combout  = (foot[10] & (!foot[9] & (foot[8] $ (!foot[11])))) # (!foot[10] & (foot[8] & (foot[11] $ (!foot[9]))))

	.dataa(foot[8]),
	.datab(foot[10]),
	.datac(foot[11]),
	.datad(foot[9]),
	.cin(gnd),
	.combout(\driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver2|WideOr6~0 .lut_mask = 16'h2086;
defparam \driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N30
fiftyfivenm_lcell_comb \driver2|WideOr5~0 (
// Equation(s):
// \driver2|WideOr5~0_combout  = (foot[11] & ((foot[8] & ((foot[9]))) # (!foot[8] & (foot[10])))) # (!foot[11] & (foot[10] & (foot[8] $ (foot[9]))))

	.dataa(foot[8]),
	.datab(foot[10]),
	.datac(foot[11]),
	.datad(foot[9]),
	.cin(gnd),
	.combout(\driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver2|WideOr5~0 .lut_mask = 16'hE448;
defparam \driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N0
fiftyfivenm_lcell_comb \driver2|WideOr4~0 (
// Equation(s):
// \driver2|WideOr4~0_combout  = (foot[10] & (foot[11] & ((foot[9]) # (!foot[8])))) # (!foot[10] & (!foot[8] & (!foot[11] & foot[9])))

	.dataa(foot[8]),
	.datab(foot[10]),
	.datac(foot[11]),
	.datad(foot[9]),
	.cin(gnd),
	.combout(\driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver2|WideOr4~0 .lut_mask = 16'hC140;
defparam \driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N26
fiftyfivenm_lcell_comb \driver2|WideOr3~0 (
// Equation(s):
// \driver2|WideOr3~0_combout  = (foot[9] & ((foot[8] & (foot[10])) # (!foot[8] & (!foot[10] & foot[11])))) # (!foot[9] & (!foot[11] & (foot[8] $ (foot[10]))))

	.dataa(foot[8]),
	.datab(foot[10]),
	.datac(foot[11]),
	.datad(foot[9]),
	.cin(gnd),
	.combout(\driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver2|WideOr3~0 .lut_mask = 16'h9806;
defparam \driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N4
fiftyfivenm_lcell_comb \driver2|WideOr2~0 (
// Equation(s):
// \driver2|WideOr2~0_combout  = (foot[9] & (foot[8] & ((!foot[11])))) # (!foot[9] & ((foot[10] & ((!foot[11]))) # (!foot[10] & (foot[8]))))

	.dataa(foot[8]),
	.datab(foot[10]),
	.datac(foot[11]),
	.datad(foot[9]),
	.cin(gnd),
	.combout(\driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver2|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N22
fiftyfivenm_lcell_comb \driver2|WideOr1~0 (
// Equation(s):
// \driver2|WideOr1~0_combout  = (foot[8] & (foot[11] $ (((foot[9]) # (!foot[10]))))) # (!foot[8] & (!foot[10] & (!foot[11] & foot[9])))

	.dataa(foot[8]),
	.datab(foot[10]),
	.datac(foot[11]),
	.datad(foot[9]),
	.cin(gnd),
	.combout(\driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver2|WideOr1~0 .lut_mask = 16'h0B82;
defparam \driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N6
fiftyfivenm_lcell_comb \driver2|WideOr0~0 (
// Equation(s):
// \driver2|WideOr0~0_combout  = (foot[8] & ((foot[11]) # (foot[9] $ (foot[10])))) # (!foot[8] & ((foot[9]) # (foot[11] $ (foot[10]))))

	.dataa(foot[8]),
	.datab(foot[11]),
	.datac(foot[9]),
	.datad(foot[10]),
	.cin(gnd),
	.combout(\driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver2|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N1
dffeas \adc_sample_data[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\adc_sample_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[0] .is_wysiwyg = "true";
defparam \adc_sample_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y51_N5
dffeas \adc_sample_data[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[1] .is_wysiwyg = "true";
defparam \adc_sample_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y51_N19
dffeas \adc_sample_data[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[2] .is_wysiwyg = "true";
defparam \adc_sample_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y51_N31
dffeas \adc_sample_data[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\adc_sample_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[3] .is_wysiwyg = "true";
defparam \adc_sample_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N3
dffeas \adc_sample_data[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\adc_sample_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[4] .is_wysiwyg = "true";
defparam \adc_sample_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N13
dffeas \adc_sample_data[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\adc_sample_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[5] .is_wysiwyg = "true";
defparam \adc_sample_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N15
dffeas \adc_sample_data[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\adc_sample_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[6] .is_wysiwyg = "true";
defparam \adc_sample_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N17
dffeas \adc_sample_data[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[7] .is_wysiwyg = "true";
defparam \adc_sample_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N3
dffeas \adc_sample_data[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\adc_sample_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[8]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[8] .is_wysiwyg = "true";
defparam \adc_sample_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N15
dffeas \adc_sample_data[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[9]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[9] .is_wysiwyg = "true";
defparam \adc_sample_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N17
dffeas \adc_sample_data[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[10]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[10] .is_wysiwyg = "true";
defparam \adc_sample_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N29
dffeas \adc_sample_data[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\adc_sample_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_sample_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_sample_data[11]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_sample_data[11] .is_wysiwyg = "true";
defparam \adc_sample_data[11] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
