SystemVerilog 3.1.0 Changelog:

## Improvement ##
  - Alignement:
    * New option sv.align_paren to enable/disable alignement of closing parenthesis in instance
    * Fix mis-alignement in port declaration when using the var keyword
