// Seed: 2760103895
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd80
);
  wire id_1;
  wire id_2;
  wire id_3;
  logic [-1 : -1] _id_4;
  wire id_5;
  logic [1 : 1] id_6[-1 : id_4];
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
  always @(*) begin : LABEL_0
    disable id_7;
  end
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri id_3,
    output wire id_4,
    input tri id_5,
    input supply0 id_6,
    input tri1 id_7,
    output supply0 id_8,
    output wand id_9,
    input uwire id_10,
    input supply1 id_11,
    output supply1 id_12,
    input wor id_13,
    input tri0 id_14,
    output wor id_15
);
  wire id_17;
endmodule
module module_3 (
    output tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input uwire id_4,
    output supply1 id_5,
    output wor id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    input supply0 id_10,
    input tri id_11,
    input supply0 id_12,
    output tri0 id_13,
    input tri0 id_14
);
  assign {-1'b0 !=? 1'b0 ^ -1, !id_4, id_7, id_9} = -1 ? 1 : id_8;
  module_2 modCall_1 (
      id_8,
      id_11,
      id_3,
      id_4,
      id_1,
      id_4,
      id_7,
      id_4,
      id_1,
      id_5,
      id_9,
      id_7,
      id_3,
      id_12,
      id_8,
      id_1
  );
  assign modCall_1.id_11 = 0;
endmodule
