{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561335830941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561335830957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 02:23:50 2019 " "Processing started: Mon Jun 24 02:23:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561335830957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335830957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Monocycle -c Monocycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off Monocycle -c Monocycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335830957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561335833691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561335833691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unité de traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unité de traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unite_traitement-ARCHI1 " "Found design unit 1: unite_traitement-ARCHI1" {  } { { "Unité de traitement.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de traitement.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888145 ""} { "Info" "ISGN_ENTITY_NAME" "1 unite_traitement " "Found entity 1: unite_traitement" {  } { { "Unité de traitement.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de traitement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unité de gestion des instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unité de gestion des instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniteGestionInstructions-ARCHI1 " "Found design unit 1: UniteGestionInstructions-ARCHI1" {  } { { "Unité de gestion des instructions.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de gestion des instructions.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888191 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniteGestionInstructions " "Found entity 1: UniteGestionInstructions" {  } { { "Unité de gestion des instructions.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de gestion des instructions.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unité de contrôle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unité de contrôle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unitecontrole-ARCHI " "Found design unit 1: Unitecontrole-ARCHI" {  } { { "Unité de contrôle.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de contrôle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888223 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unitecontrole " "Found entity 1: Unitecontrole" {  } { { "Unité de contrôle.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de contrôle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registre pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_PC-ARCHI " "Found design unit 1: registre_PC-ARCHI" {  } { { "Registre PC.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Registre PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888238 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_PC " "Found entity 1: registre_PC" {  } { { "Registre PC.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Registre PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre 32 bits avec commande de chargement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registre 32 bits avec commande de chargement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registreComCharg-ARCHI " "Found design unit 1: registreComCharg-ARCHI" {  } { { "Registre 32 bits avec commande de chargement.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Registre 32 bits avec commande de chargement.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888270 ""} { "Info" "ISGN_ENTITY_NAME" "1 registreComCharg " "Found entity 1: registreComCharg" {  } { { "Registre 32 bits avec commande de chargement.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Registre 32 bits avec commande de chargement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mémoire instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mémoire instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoire_instructions-ARCHI1 " "Found design unit 1: memoire_instructions-ARCHI1" {  } { { "Mémoire instructions.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Mémoire instructions.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888285 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoire_instructions " "Found entity 1: memoire_instructions" {  } { { "Mémoire instructions.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Mémoire instructions.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mémoire de données.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mémoire de données.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoire_donnees-ARCHI1 " "Found design unit 1: memoire_donnees-ARCHI1" {  } { { "Mémoire de données.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Mémoire de données.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888316 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoire_donnees " "Found entity 1: memoire_donnees" {  } { { "Mémoire de données.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Mémoire de données.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux compteur pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux compteur pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxCompteurPC-ARCHI " "Found design unit 1: muxCompteurPC-ARCHI" {  } { { "Mux compteur PC.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Mux compteur PC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888379 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxCompteurPC " "Found entity 1: muxCompteurPC" {  } { { "Mux compteur PC.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Mux compteur PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeur 2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexeur 2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur_2-ARCHI " "Found design unit 1: multiplexeur_2-ARCHI" {  } { { "multiplexeur 2.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/multiplexeur 2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888395 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur_2 " "Found entity 1: multiplexeur_2" {  } { { "multiplexeur 2.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/multiplexeur 2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extension de signe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extension de signe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extension_signe-ARCHI " "Found design unit 1: extension_signe-ARCHI" {  } { { "Extension de signe.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Extension de signe.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888410 ""} { "Info" "ISGN_ENTITY_NAME" "1 extension_signe " "Found entity 1: extension_signe" {  } { { "Extension de signe.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Extension de signe.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "décodeur d'instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file décodeur d'instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeurInstructions-ARCHI " "Found design unit 1: DecodeurInstructions-ARCHI" {  } { { "Décodeur d'instructions.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Décodeur d'instructions.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888441 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeurInstructions " "Found entity 1: DecodeurInstructions" {  } { { "Décodeur d'instructions.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Décodeur d'instructions.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diviseur_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur_freq-ARCHI1 " "Found design unit 1: diviseur_freq-ARCHI1" {  } { { "diviseur_freq.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/diviseur_freq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888473 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur_freq " "Found entity 1: diviseur_freq" {  } { { "diviseur_freq.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/diviseur_freq.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-ARCHI " "Found design unit 1: dec_7seg-ARCHI" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/dec_7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888504 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/dec_7seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banc de registres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banc de registres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancRegistres32-ARCHI1 " "Found design unit 1: BancRegistres32-ARCHI1" {  } { { "Banc de registres.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Banc de registres.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888535 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancRegistres32 " "Found entity 1: BancRegistres32" {  } { { "Banc de registres.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Banc de registres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assemblage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assemblage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assemblage-ARCHI " "Found design unit 1: assemblage-ARCHI" {  } { { "assemblage.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/assemblage.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888566 ""} { "Info" "ISGN_ENTITY_NAME" "1 assemblage " "Found entity 1: assemblage" {  } { { "assemblage.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/assemblage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assemblage unité traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assemblage unité traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assemblage_unite_traitement-ARCHI1 " "Found design unit 1: assemblage_unite_traitement-ARCHI1" {  } { { "Assemblage unité traitement.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage unité traitement.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888582 ""} { "Info" "ISGN_ENTITY_NAME" "1 assemblage_unite_traitement " "Found entity 1: assemblage_unite_traitement" {  } { { "Assemblage unité traitement.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage unité traitement.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assemblage final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assemblage final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assemblage_final-ARCHI1 " "Found design unit 1: assemblage_final-ARCHI1" {  } { { "Assemblage final.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage final.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888618 ""} { "Info" "ISGN_ENTITY_NAME" "1 assemblage_final " "Found entity 1: assemblage_final" {  } { { "Assemblage final.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ARCHI " "Found design unit 1: ALU-ARCHI" {  } { { "ALU.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888654 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561335888654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335888654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "assemblage " "Elaborating entity \"assemblage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561335888991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "diviseur_freq diviseur_freq:diviseur A:archi1 " "Elaborating entity \"diviseur_freq\" using architecture \"A:archi1\" for hierarchy \"diviseur_freq:diviseur\"" {  } { { "assemblage.vhd" "diviseur" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/assemblage.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "assemblage_final assemblage_final:AssemblageFinal A:archi1 " "Elaborating entity \"assemblage_final\" using architecture \"A:archi1\" for hierarchy \"assemblage_final:AssemblageFinal\"" {  } { { "assemblage.vhd" "AssemblageFinal" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/assemblage.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UniteGestionInstructions assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1 A:archi1 " "Elaborating entity \"UniteGestionInstructions\" using architecture \"A:archi1\" for hierarchy \"assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1\"" {  } { { "Assemblage final.vhd" "G1" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage final.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "extension_signe assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1\|extension_signe:G1 A:archi " "Elaborating entity \"extension_signe\" using architecture \"A:archi\" for hierarchy \"assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1\|extension_signe:G1\"" {  } { { "Unité de gestion des instructions.vhd" "G1" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de gestion des instructions.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "muxCompteurPC assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1\|muxCompteurPC:G2 A:archi " "Elaborating entity \"muxCompteurPC\" using architecture \"A:archi\" for hierarchy \"assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1\|muxCompteurPC:G2\"" {  } { { "Unité de gestion des instructions.vhd" "G2" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de gestion des instructions.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registre_PC assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1\|registre_PC:G3 A:archi " "Elaborating entity \"registre_PC\" using architecture \"A:archi\" for hierarchy \"assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1\|registre_PC:G3\"" {  } { { "Unité de gestion des instructions.vhd" "G3" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de gestion des instructions.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "memoire_instructions assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1\|memoire_instructions:G4 A:archi1 " "Elaborating entity \"memoire_instructions\" using architecture \"A:archi1\" for hierarchy \"assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1\|memoire_instructions:G4\"" {  } { { "Unité de gestion des instructions.vhd" "G4" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de gestion des instructions.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Unitecontrole assemblage_final:AssemblageFinal\|Unitecontrole:G2 A:archi " "Elaborating entity \"Unitecontrole\" using architecture \"A:archi\" for hierarchy \"assemblage_final:AssemblageFinal\|Unitecontrole:G2\"" {  } { { "Assemblage final.vhd" "G2" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage final.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "extension_signe assemblage_final:AssemblageFinal\|Unitecontrole:G2\|extension_signe:G1 A:archi " "Elaborating entity \"extension_signe\" using architecture \"A:archi\" for hierarchy \"assemblage_final:AssemblageFinal\|Unitecontrole:G2\|extension_signe:G1\"" {  } { { "Unité de contrôle.vhd" "G1" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de contrôle.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registreComCharg assemblage_final:AssemblageFinal\|Unitecontrole:G2\|registreComCharg:G2 A:archi " "Elaborating entity \"registreComCharg\" using architecture \"A:archi\" for hierarchy \"assemblage_final:AssemblageFinal\|Unitecontrole:G2\|registreComCharg:G2\"" {  } { { "Unité de contrôle.vhd" "G2" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de contrôle.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DecodeurInstructions assemblage_final:AssemblageFinal\|Unitecontrole:G2\|DecodeurInstructions:G3 A:archi " "Elaborating entity \"DecodeurInstructions\" using architecture \"A:archi\" for hierarchy \"assemblage_final:AssemblageFinal\|Unitecontrole:G2\|DecodeurInstructions:G3\"" {  } { { "Unité de contrôle.vhd" "G3" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Unité de contrôle.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "assemblage_unite_traitement assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3 A:archi1 " "Elaborating entity \"assemblage_unite_traitement\" using architecture \"A:archi1\" for hierarchy \"assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\"" {  } { { "Assemblage final.vhd" "G3" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage final.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplexeur_2 assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|multiplexeur_2:G1 A:archi " "Elaborating entity \"multiplexeur_2\" using architecture \"A:archi\" for hierarchy \"assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|multiplexeur_2:G1\"" {  } { { "Assemblage unité traitement.vhd" "G1" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage unité traitement.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BancRegistres32 assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|BancRegistres32:G2 A:archi1 " "Elaborating entity \"BancRegistres32\" using architecture \"A:archi1\" for hierarchy \"assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|BancRegistres32:G2\"" {  } { { "Assemblage unité traitement.vhd" "G2" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage unité traitement.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "extension_signe assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|extension_signe:G3 A:archi " "Elaborating entity \"extension_signe\" using architecture \"A:archi\" for hierarchy \"assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|extension_signe:G3\"" {  } { { "Assemblage unité traitement.vhd" "G3" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage unité traitement.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335889928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplexeur_2 assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|multiplexeur_2:G4 A:archi " "Elaborating entity \"multiplexeur_2\" using architecture \"A:archi\" for hierarchy \"assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|multiplexeur_2:G4\"" {  } { { "Assemblage unité traitement.vhd" "G4" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage unité traitement.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335890006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|ALU:G5 A:archi " "Elaborating entity \"ALU\" using architecture \"A:archi\" for hierarchy \"assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|ALU:G5\"" {  } { { "Assemblage unité traitement.vhd" "G5" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage unité traitement.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335890053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "memoire_donnees assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|memoire_donnees:G6 A:archi1 " "Elaborating entity \"memoire_donnees\" using architecture \"A:archi1\" for hierarchy \"assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|memoire_donnees:G6\"" {  } { { "Assemblage unité traitement.vhd" "G6" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Assemblage unité traitement.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335890084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dec_7seg dec_7seg:Dec7Seg A:archi " "Elaborating entity \"dec_7seg\" using architecture \"A:archi\" for hierarchy \"dec_7seg:Dec7Seg\"" {  } { { "assemblage.vhd" "Dec7Seg" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/assemblage.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335890194 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|memoire_donnees:G6\|Banc " "RAM logic \"assemblage_final:AssemblageFinal\|assemblage_unite_traitement:G3\|memoire_donnees:G6\|Banc\" is uninferred due to asynchronous read logic" {  } { { "Mémoire de données.vhd" "Banc" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Mémoire de données.vhd" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1561335893831 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1\|memoire_instructions:G4\|Banc " "RAM logic \"assemblage_final:AssemblageFinal\|UniteGestionInstructions:G1\|memoire_instructions:G4\|Banc\" is uninferred because MIF is not supported for the selected family" {  } { { "Mémoire instructions.vhd" "Banc" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Mémoire instructions.vhd" 37 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1561335893831 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1561335893831 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Banc de registres.vhd" "" { Text "C:/Users/LI Chuan/Desktop/VHDL_EI2I3_II_LI_Chuan/PartieMonocycle/Banc de registres.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1561335897737 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1561335897737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561335900284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561335905522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561335905522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4389 " "Implemented 4389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561335906944 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561335906944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4373 " "Implemented 4373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561335906944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561335906944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561335907038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 02:25:07 2019 " "Processing ended: Mon Jun 24 02:25:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561335907038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561335907038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561335907038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561335907038 ""}
