report_timing -delay_type min -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Wed Mar 11 16:01:25 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: mem_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  mem_resp_i[54] (in)                      0.00      0.00       0.10 f
  mem_resp_i[54] (net)           4                   0.00       0.10 f
  U3127/Q (OA221X1)                        0.09      0.13 *     0.23 f
  mem_resp_yumi_o (net)          1                   0.00       0.23 f
  mem_resp_yumi_o (out)                    0.09      0.00 *     0.23 f
  data arrival time                                             0.23

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  output external delay                             -0.10       0.90
  data required time                                            0.90
  ------------------------------------------------------------------------------------------
  data required time                                            0.90
  data arrival time                                            -0.23
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.67


  Startpoint: io_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  io_resp_i[54] (in)                       0.00      0.00       0.10 f
  io_resp_i[54] (net)            2                   0.00       0.10 f
  U2020/QN (NAND2X0)                       0.06      0.03 *     0.13 r
  n50 (net)                      2                   0.00       0.13 r
  U2021/ZN (INVX0)                         0.05      0.04 *     0.17 f
  n241 (net)                     2                   0.00       0.17 f
  U3128/Q (AO22X1)                         0.08      0.11 *     0.28 f
  io_resp_yumi_o (net)           1                   0.00       0.28 f
  io_resp_yumi_o (out)                     0.08      0.00 *     0.28 f
  data arrival time                                             0.28

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  output external delay                             -0.10       0.90
  data required time                                            0.90
  ------------------------------------------------------------------------------------------
  data required time                                            0.90
  data arrival time                                            -0.28
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.62


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_cmd_ready_i (in)                                     0.00      0.00       0.10 r
  io_cmd_ready_i (net)                          1                   0.00       0.10 r
  U3121/Q (AND3X1)                                        0.06      0.08 *     0.18 r
  arb_ready_li (net)                            2                   0.00       0.18 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)       0.00       0.18 r
  mem_arbiter/ready_i (net)                                         0.00       0.18 r
  mem_arbiter/U2/Q (AND2X1)                               0.04      0.07 *     0.24 r
  mem_arbiter/grants_o[0] (net)                 2                   0.00       0.24 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)     0.00     0.24 r
  fifo_yumi_li[0] (net)                                             0.00       0.24 r
  U1993/QN (NOR2X0)                                       0.09      0.07 *     0.31 f
  n237 (net)                                    2                   0.00       0.31 f
  U3123/QN (NOR2X0)                                       0.13      0.07 *     0.38 r
  mem_cmd_v_o (net)                             1                   0.00       0.38 r
  mem_cmd_v_o (out)                                       0.13      0.00 *     0.38 r
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.52


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_cmd_ready_i (in)                                     0.00      0.00       0.10 r
  io_cmd_ready_i (net)                          1                   0.00       0.10 r
  U3121/Q (AND3X1)                                        0.06      0.08 *     0.18 r
  arb_ready_li (net)                            2                   0.00       0.18 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)       0.00       0.18 r
  mem_arbiter/ready_i (net)                                         0.00       0.18 r
  mem_arbiter/U2/Q (AND2X1)                               0.04      0.07 *     0.24 r
  mem_arbiter/grants_o[0] (net)                 2                   0.00       0.24 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)     0.00     0.24 r
  fifo_yumi_li[0] (net)                                             0.00       0.24 r
  U1993/QN (NOR2X0)                                       0.09      0.07 *     0.31 f
  n237 (net)                                    2                   0.00       0.31 f
  U1994/ZN (INVX0)                                        0.04      0.02 *     0.33 r
  n40 (net)                                     1                   0.00       0.33 r
  U1995/QN (NAND2X0)                                      0.07      0.05 *     0.38 f
  n236 (net)                                    2                   0.00       0.38 f
  U3122/QN (NOR2X0)                                       0.12      0.07 *     0.45 r
  io_cmd_v_o (net)                              1                   0.00       0.45 r
  io_cmd_v_o (out)                                        0.12      0.00 *     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.45


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  fifo_0__mem_fifo/reset_i (bsg_one_fifo_width_p570_2)              0.00       0.10 r
  fifo_0__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_11)     0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                0.03      0.05 *     0.15 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1                   0.00       0.15 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.03      0.00 *     0.15 f
  data arrival time                                                            0.15

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.15
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.85


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U152/QN (NOR2X0)              0.03      0.05 *     0.15 f
  uce_0__uce/n66 (net)           1                   0.00       0.15 f
  uce_0__uce/state_r_reg_2_/D (DFFX1)      0.03      0.00 *     0.15 f
  data arrival time                                             0.15

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.84


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U147/QN (NOR2X0)              0.03      0.05 *     0.15 f
  uce_0__uce/n70 (net)           1                   0.00       0.15 f
  uce_0__uce/state_r_reg_0_/D (DFFX1)      0.03      0.00 *     0.15 f
  data arrival time                                             0.15

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.84


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                0.03      0.05 *     0.15 f
  uce_1__uce/index_counter/n27 (net)            1                   0.00       0.15 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.03      0.00 *     0.15 f
  data arrival time                                                            0.15

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.15
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.84


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)              0.00       0.10 r
  fifo_1__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)     0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.05 *     0.15 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1                   0.00       0.15 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.15 f
  data arrival time                                                            0.15

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.15
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.84


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U12/QN (NOR2X0)                0.03      0.05 *     0.15 f
  uce_1__uce/index_counter/n20 (net)            1                   0.00       0.15 f
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.15 f
  data arrival time                                                            0.15

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.15
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.84


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U25/QN (NOR2X0)                0.04      0.06 *     0.16 f
  uce_0__uce/index_counter/n17 (net)            1                   0.00       0.16 f
  uce_0__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.16 f
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U12/QN (NOR2X0)                0.03      0.07 *     0.17 f
  uce_0__uce/index_counter/n27 (net)            1                   0.00       0.17 f
  uce_0__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U89/QN (NOR3X0)               0.06      0.07 *     0.17 f
  uce_1__uce/n127 (net)          1                   0.00       0.17 f
  uce_1__uce/state_r_reg_0_/D (DFFX1)      0.06      0.00 *     0.17 f
  data arrival time                                             0.17

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.17
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.82


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U13/ZN (INVX0)                0.02      0.04 *     0.14 f
  uce_0__uce/n138 (net)          1                   0.00       0.14 f
  uce_0__uce/U149/Q (OA21X1)               0.03      0.06 *     0.20 f
  uce_0__uce/n68 (net)           1                   0.00       0.20 f
  uce_0__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.20 f
  data arrival time                                             0.20

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.20
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.80


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.03      0.05 *     0.15 f
  uce_1__uce/n130 (net)          2                   0.00       0.15 f
  uce_1__uce/U94/Q (OA21X1)                0.03      0.06 *     0.21 f
  uce_1__uce/n128 (net)          1                   0.00       0.21 f
  uce_1__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.21 f
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.79


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/QN (NOR3X0)     0.04     0.11 *     0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (net)     1        0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_n[0] (net)                     0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (net)            0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/D (DFFX1)     0.04     0.00 *     0.21 f
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[1] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[1] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/QN (NOR3X0)     0.04     0.11 *     0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (net)     1        0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_n[1] (net)                     0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (net)            0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/D (DFFX1)     0.04     0.00 *     0.21 f
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[3] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[3] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/QN (NOR3X0)     0.04     0.11 *     0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (net)     1        0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_n[3] (net)                     0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (net)            0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/D (DFFX1)     0.04     0.00 *     0.21 f
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[2] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[2] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/QN (NOR3X0)     0.05     0.11 *     0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (net)     1        0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_n[2] (net)                     0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (net)            0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/D (DFFX1)     0.05     0.00 *     0.21 f
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.05 *     0.15 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.15 f
  uce_1__uce/index_counter/U17/Q (OA21X1)                 0.03      0.06 *     0.22 f
  uce_1__uce/index_counter/n24 (net)            1                   0.00       0.22 f
  uce_1__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.05 *     0.15 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.15 f
  uce_1__uce/index_counter/U15/Q (OA21X1)                 0.03      0.06 *     0.22 f
  uce_1__uce/index_counter/n22 (net)            1                   0.00       0.22 f
  uce_1__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.05 *     0.15 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.15 f
  uce_1__uce/index_counter/U23/Q (OA21X1)                 0.03      0.06 *     0.22 f
  uce_1__uce/index_counter/n26 (net)            1                   0.00       0.22 f
  uce_1__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.03      0.05 *     0.15 f
  uce_1__uce/n130 (net)          2                   0.00       0.15 f
  uce_1__uce/U100/Q (OA221X1)              0.03      0.07 *     0.22 f
  uce_1__uce/n129 (net)          1                   0.00       0.22 f
  uce_1__uce/state_r_reg_2_/D (DFFX1)      0.03      0.00 *     0.22 f
  data arrival time                                             0.22

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.77


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.06 *     0.16 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.16 f
  uce_0__uce/index_counter/U15/Q (OA21X1)                 0.03      0.06 *     0.23 f
  uce_0__uce/index_counter/n25 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.77


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.06 *     0.16 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.16 f
  uce_0__uce/index_counter/U17/Q (OA21X1)                 0.03      0.06 *     0.23 f
  uce_0__uce/index_counter/n23 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.06 *     0.16 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.16 f
  uce_0__uce/index_counter/U23/Q (OA21X1)                 0.03      0.06 *     0.23 f
  uce_0__uce/index_counter/n19 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.05 *     0.15 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.15 f
  uce_1__uce/index_counter/U20/Q (OA221X1)                0.03      0.08 *     0.23 f
  uce_1__uce/index_counter/n25 (net)            1                   0.00       0.23 f
  uce_1__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.06 *     0.16 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.16 f
  uce_0__uce/index_counter/U20/Q (OA221X1)                0.03      0.08 *     0.24 f
  uce_0__uce/index_counter/n21 (net)            1                   0.00       0.24 f
  uce_0__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.03      0.00 *     0.24 f
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)              0.00       0.10 f
  clint/cmd_buffer/reset_i (net)                                    0.00       0.10 f
  clint/cmd_buffer/U3/ZN (INVX0)                          0.19      0.09 *     0.19 r
  clint/cmd_buffer/n14 (net)                    4                   0.00       0.19 r
  clint/cmd_buffer/U11/QN (NAND2X0)                       0.04      0.05 *     0.25 f
  clint/cmd_buffer/n5 (net)                     1                   0.00       0.25 f
  clint/cmd_buffer/empty_r_reg/D (DFFX1)                  0.04      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/cmd_buffer/empty_r_reg/CLK (DFFX1)                          0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.12 *     0.22 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.22 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.22 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (net)            0.00       0.22 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/QN (NOR2X0)     0.03     0.04 *     0.26 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (net)     1       0.00       0.26 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.26 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[3] (net)                   0.00       0.26 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.26 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (net)            0.00       0.26 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/D (DFFX1)     0.03     0.00 *     0.26 f
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)             0.00       0.10 f
  clint/resp_buffer/reset_i (net)                                   0.00       0.10 f
  clint/resp_buffer/U6/ZN (INVX0)                         0.21      0.10 *     0.20 r
  clint/resp_buffer/n18 (net)                   4                   0.00       0.20 r
  clint/resp_buffer/U9/QN (NAND2X0)                       0.05      0.06 *     0.26 f
  clint/resp_buffer/n16 (net)                   1                   0.00       0.26 f
  clint/resp_buffer/empty_r_reg/D (DFFX1)                 0.05      0.00 *     0.26 f
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/resp_buffer/empty_r_reg/CLK (DFFX1)                         0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.73


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 f
  clint/clint_slice/reset_i (net)                                   0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.12 *     0.22 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (net)            0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/ZN (INVX0)     0.03     0.02 *     0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n2 (net)     1         0.00       0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/QN (NAND2X0)     0.04     0.03 *     0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (net)     1       0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[2] (net)                   0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (net)            0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/D (DFFX1)     0.04     0.00 *     0.27 f
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 f
  clint/clint_slice/reset_i (net)                                   0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.12 *     0.22 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (net)            0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/ZN (INVX0)     0.03     0.02 *     0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n3 (net)     1         0.00       0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/QN (NAND2X0)     0.05     0.03 *     0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (net)     1       0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[4] (net)                   0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (net)            0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/D (DFFX1)     0.05     0.00 *     0.27 f
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 f
  clint/clint_slice/reset_i (net)                                   0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.12 *     0.22 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (net)            0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/ZN (INVX0)     0.03     0.02 *     0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n1 (net)     1         0.00       0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/QN (NAND2X0)     0.05     0.03 *     0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (net)     1       0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[0] (net)                   0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (net)            0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/D (DFFX1)     0.05     0.00 *     0.27 f
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[54] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[97] (net)                                                 0.00       0.16 r
  U1856/Q (AND2X1)                                        0.12      0.10 *     0.27 r
  io_cmd_o[54] (net)                            4                   0.00       0.27 r
  io_cmd_o[54] (out)                                      0.12      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)           0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[59] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[99] (net)                                                 0.00       0.18 r
  U1861/Q (AND2X1)                                        0.08      0.09 *     0.27 r
  io_cmd_o[59] (net)                            4                   0.00       0.27 r
  io_cmd_o[59] (out)                                      0.08      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)           0.08      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[62] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[102] (net)                                                0.00       0.18 r
  U1867/Q (AND2X1)                                        0.07      0.09 *     0.27 r
  io_cmd_o[62] (net)                            4                   0.00       0.27 r
  io_cmd_o[62] (out)                                      0.07      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)           0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[61] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[101] (net)                                                0.00       0.18 r
  U1865/Q (AND2X1)                                        0.08      0.09 *     0.27 r
  io_cmd_o[61] (net)                            4                   0.00       0.27 r
  io_cmd_o[61] (out)                                      0.08      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)           0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[60] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[100] (net)                                                0.00       0.18 r
  U1863/Q (AND2X1)                                        0.08      0.09 *     0.27 r
  io_cmd_o[60] (net)                            4                   0.00       0.27 r
  io_cmd_o[60] (out)                                      0.08      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[0] (net)                                  0.00       0.16 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)            0.00       0.16 r
  fifo_lo[48] (net)                                                 0.00       0.16 r
  U5079/Q (AND2X1)                                        0.12      0.10 *     0.27 r
  io_cmd_o[0] (net)                             4                   0.00       0.27 r
  io_cmd_o[0] (out)                                       0.12      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)           0.08      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[63] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[103] (net)                                                0.00       0.18 r
  U1869/Q (AND2X1)                                        0.08      0.09 *     0.27 r
  io_cmd_o[63] (net)                            4                   0.00       0.27 r
  io_cmd_o[63] (out)                                      0.08      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)           0.08      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[65] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[105] (net)                                                0.00       0.18 r
  U1873/Q (AND2X1)                                        0.08      0.09 *     0.27 r
  io_cmd_o[65] (net)                            4                   0.00       0.27 r
  io_cmd_o[65] (out)                                      0.08      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)           0.08      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[64] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[104] (net)                                                0.00       0.18 r
  U1871/Q (AND2X1)                                        0.08      0.09 *     0.27 r
  io_cmd_o[64] (net)                            4                   0.00       0.27 r
  io_cmd_o[64] (out)                                      0.08      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[58] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[98] (net)                                                 0.00       0.17 r
  U1858/Q (AND2X1)                                        0.11      0.10 *     0.27 r
  io_cmd_o[58] (net)                            4                   0.00       0.27 r
  io_cmd_o[58] (out)                                      0.11      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[32] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[79] (net)                                                 0.00       0.16 r
  U1820/Q (MUX21X1)                                       0.10      0.11 *     0.28 r
  io_cmd_o[32] (net)                            4                   0.00       0.28 r
  io_cmd_o[32] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[33] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[80] (net)                                                 0.00       0.16 r
  U1822/Q (MUX21X1)                                       0.10      0.11 *     0.28 r
  io_cmd_o[33] (net)                            4                   0.00       0.28 r
  io_cmd_o[33] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[15] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[13] (net)                                                 0.00       0.17 r
  U1786/Q (MUX21X1)                                       0.10      0.11 *     0.28 r
  io_cmd_o[15] (net)                            4                   0.00       0.28 r
  io_cmd_o[15] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[16] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[63] (net)                                                 0.00       0.16 r
  U1788/Q (MUX21X1)                                       0.10      0.11 *     0.28 r
  io_cmd_o[16] (net)                            4                   0.00       0.28 r
  io_cmd_o[16] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[34] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[81] (net)                                                 0.00       0.16 r
  U1824/Q (MUX21X1)                                       0.11      0.12 *     0.28 r
  io_cmd_o[34] (net)                            4                   0.00       0.28 r
  io_cmd_o[34] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[17] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[64] (net)                                                 0.00       0.17 r
  U1790/Q (MUX21X1)                                       0.10      0.11 *     0.28 r
  io_cmd_o[17] (net)                            4                   0.00       0.28 r
  io_cmd_o[17] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[14] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[14] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[61] (net)                                                 0.00       0.16 r
  U1784/Q (MUX21X1)                                       0.11      0.12 *     0.28 r
  io_cmd_o[14] (net)                            4                   0.00       0.28 r
  io_cmd_o[14] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[13] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[11] (net)                                                 0.00       0.17 r
  U1782/Q (MUX21X1)                                       0.10      0.11 *     0.28 r
  io_cmd_o[13] (net)                            4                   0.00       0.28 r
  io_cmd_o[13] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[31] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[78] (net)                                                 0.00       0.16 r
  U1818/Q (MUX21X1)                                       0.11      0.12 *     0.28 r
  io_cmd_o[31] (net)                            4                   0.00       0.28 r
  io_cmd_o[31] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)           0.04      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[11] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[9] (net)                                                  0.00       0.17 r
  U1778/Q (MUX21X1)                                       0.12      0.12 *     0.29 r
  io_cmd_o[11] (net)                            4                   0.00       0.29 r
  io_cmd_o[11] (out)                                      0.12      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[1] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[0] (net)                                                  0.00       0.16 r
  U1760/Q (MUX21X1)                                       0.12      0.12 *     0.29 r
  io_cmd_o[1] (net)                             4                   0.00       0.29 r
  io_cmd_o[1] (out)                                       0.12      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[22] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[20] (net)                                                 0.00       0.17 r
  U1800/Q (MUX21X1)                                       0.11      0.12 *     0.29 r
  io_cmd_o[22] (net)                            4                   0.00       0.29 r
  io_cmd_o[22] (out)                                      0.11      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)            0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[9] (net)                                  0.00       0.17 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)            0.00       0.17 r
  fifo_lo[7] (net)                                                  0.00       0.17 r
  U1774/Q (MUX21X1)                                       0.12      0.12 *     0.29 r
  io_cmd_o[9] (net)                             4                   0.00       0.29 r
  io_cmd_o[9] (out)                                       0.12      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[19] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[66] (net)                                                 0.00       0.17 r
  U1794/Q (MUX21X1)                                       0.11      0.12 *     0.29 r
  io_cmd_o[19] (net)                            4                   0.00       0.29 r
  io_cmd_o[19] (out)                                      0.11      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[24] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[22] (net)                                                 0.00       0.17 r
  U1804/Q (MUX21X1)                                       0.11      0.12 *     0.29 r
  io_cmd_o[24] (net)                            5                   0.00       0.29 r
  io_cmd_o[24] (out)                                      0.11      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[2] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[1] (net)                                                  0.00       0.16 r
  U1762/Q (MUX21X1)                                       0.12      0.12 *     0.29 r
  io_cmd_o[2] (net)                             4                   0.00       0.29 r
  io_cmd_o[2] (out)                                       0.12      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[10] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[8] (net)                                                  0.00       0.17 r
  U1776/Q (MUX21X1)                                       0.12      0.12 *     0.29 r
  io_cmd_o[10] (net)                            4                   0.00       0.29 r
  io_cmd_o[10] (out)                                      0.12      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[53] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[53] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[96] (net)                                                 0.00       0.16 r
  U1854/Q (MUX21X1)                                       0.13      0.13 *     0.29 r
  io_cmd_o[53] (net)                            4                   0.00       0.29 r
  io_cmd_o[53] (out)                                      0.13      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[6] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[4] (net)                                                  0.00       0.16 r
  U1768/Q (MUX21X1)                                       0.13      0.13 *     0.29 r
  io_cmd_o[6] (net)                             4                   0.00       0.29 r
  io_cmd_o[6] (out)                                       0.13      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[5] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[3] (net)                                                  0.00       0.16 r
  U1766/Q (MUX21X1)                                       0.13      0.13 *     0.29 r
  io_cmd_o[5] (net)                             4                   0.00       0.29 r
  io_cmd_o[5] (out)                                       0.13      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[42] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[42] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[42] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U176/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n79 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[42] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[42] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[42] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U176/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n79 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[40] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[40] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[40] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U196/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n83 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[40] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[40] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[40] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U196/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n83 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[47] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[47] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[47] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U138/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n74 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[47] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[47] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[47] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U138/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n74 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[39] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[39] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[39] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U172/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n78 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[39] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[39] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[39] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[39] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U172/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n78 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[39] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[46] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[46] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[46] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[46] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[46] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[46] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[41] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[41] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[41] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U194/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n81 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[41] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[41] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[41] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U194/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n81 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[45] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[45] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[45] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U158/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n77 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[45] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[45] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[45] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U158/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n77 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[43] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[43] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[43] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U189/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n80 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[43] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[43] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[43] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U189/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n80 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_325_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_408_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[325] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[325] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__32_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[408] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[408] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_408_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_408_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_304_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_387_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[304] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[304] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__11_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[387] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[387] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_387_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_387_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[44] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[44] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[44] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U198/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n85 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[44] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[44] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[44] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U198/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n85 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_386_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[303] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[303] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__10_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[386] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[386] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_386_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_386_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_380_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[297] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[297] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__4_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[380] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[380] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_380_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_380_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_277_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_360_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[277] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[277] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__9_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[360] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[360] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_360_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_360_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_321_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_404_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[321] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[321] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__28_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[404] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[404] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_404_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_404_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_288_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_371_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[288] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[288] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__20_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[371] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[371] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_371_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_371_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_366_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[283] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[283] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__15_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[366] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[366] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_366_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_366_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82




