Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Fri Nov 24 23:51:11 2023
| Host             : Ganesh running 64-bit major release  (build 9200)
| Command          : report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
| Design           : processor
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.497        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.399        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 79.3         |
| Junction Temperature (C) | 30.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        6 |       --- |             --- |
| Slice Logic              |     0.071 |     8546 |       --- |             --- |
|   LUT as Logic           |     0.047 |     2624 |     17600 |           14.91 |
|   LUT as Distributed RAM |     0.020 |     2410 |      6000 |           40.17 |
|   F7/F8 Muxes            |     0.003 |     1574 |     17600 |            8.94 |
|   Register               |    <0.001 |     1425 |     35200 |            4.05 |
|   CARRY4                 |    <0.001 |       15 |      4400 |            0.34 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |      273 |       --- |             --- |
| Signals                  |     0.096 |     3829 |       --- |             --- |
| Block RAM                |    <0.001 |       16 |        60 |           26.67 |
| MMCM                     |     0.094 |        1 |         2 |           50.00 |
| I/O                      |     0.135 |       16 |       100 |           16.00 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.497 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.175 |       0.171 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.058 |       0.052 |      0.006 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------+---------------------------+-----------------+
| Clock          | Domain                    | Constraint (ns) |
+----------------+---------------------------+-----------------+
| DCM_TMDS_CLKFX | dispDriver/DCM_TMDS_CLKFX |             4.0 |
| MMCM_pix_clock | dispDriver/MMCM_pix_clock |            40.0 |
| clk_pin        | sysclk                    |             8.0 |
| clkfb_in       | dispDriver/clkfb_in       |             8.0 |
+----------------+---------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| processor            |     0.399 |
|   buf_reg_3          |     0.009 |
|     genblk1[10].reg1 |     0.002 |
|       d              |     0.002 |
|     genblk1[11].reg1 |     0.002 |
|       d              |     0.002 |
|   buf_reg_6          |     0.014 |
|     genblk1[0].reg1  |     0.001 |
|       d              |     0.001 |
|     genblk1[3].reg1  |     0.001 |
|       d              |     0.001 |
|     genblk1[5].reg1  |     0.001 |
|       d              |     0.001 |
|   control_unit       |     0.068 |
|     mainDecoder      |     0.068 |
|   dispDriver         |     0.233 |
|   mem                |     0.033 |
|     disMem           |     0.024 |
|     ram              |     0.007 |
|   register_file      |     0.038 |
+----------------------+-----------+


