--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
H:/SAP/dvecisla/iseconfig/filter.filter -intstyle ise -v 3 -s 4 -n 3 -fastpaths
-xml dvecisla.twx dvecisla.ncd -o dvecisla.twr dvecisla.pcf -ucf schema.ucf

Design file:              dvecisla.ncd
Physical constraint file: dvecisla.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A           |   14.907(R)|CLK_BUFGP         |   0.000|
B           |   15.542(R)|CLK_BUFGP         |   0.000|
C           |   14.363(R)|CLK_BUFGP         |   0.000|
D           |   14.858(R)|CLK_BUFGP         |   0.000|
E           |   15.146(R)|CLK_BUFGP         |   0.000|
F           |   14.895(R)|CLK_BUFGP         |   0.000|
G           |   14.249(R)|CLK_BUFGP         |   0.000|
dioda0      |    8.018(R)|CLK_BUFGP         |   0.000|
dioda1      |    8.411(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.818|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
P0             |A              |    9.656|
P0             |B              |   10.291|
P0             |C              |    9.768|
P0             |D              |    9.647|
P0             |E              |   10.004|
P0             |F              |    9.684|
P0             |G              |    9.663|
P1             |A              |    9.443|
P1             |B              |   10.078|
P1             |C              |    9.917|
P1             |D              |    9.369|
P1             |E              |    9.846|
P1             |F              |    9.406|
P1             |G              |    9.747|
P2             |A              |   10.725|
P2             |B              |   11.360|
P2             |C              |   10.177|
P2             |D              |   10.676|
P2             |E              |   10.964|
P2             |F              |   10.713|
P2             |G              |   10.067|
P3             |A              |    9.978|
P3             |B              |   10.613|
P3             |C              |    9.401|
P3             |D              |    9.964|
P3             |E              |   10.174|
P3             |F              |   10.001|
P3             |G              |    9.256|
S0             |A              |    9.780|
S0             |B              |   10.415|
S0             |C              |    9.892|
S0             |D              |    9.771|
S0             |E              |   10.128|
S0             |F              |    9.808|
S0             |G              |    9.787|
S1             |A              |    9.795|
S1             |B              |   10.430|
S1             |C              |   10.269|
S1             |D              |    9.721|
S1             |E              |   10.198|
S1             |F              |    9.758|
S1             |G              |   10.099|
S2             |A              |   10.835|
S2             |B              |   11.470|
S2             |C              |   10.287|
S2             |D              |   10.786|
S2             |E              |   11.074|
S2             |F              |   10.823|
S2             |G              |   10.177|
S3             |A              |   10.443|
S3             |B              |   11.078|
S3             |C              |    9.866|
S3             |D              |   10.429|
S3             |E              |   10.639|
S3             |F              |   10.466|
S3             |G              |    9.721|
---------------+---------------+---------+


Analysis completed Wed Apr 06 12:31:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



