{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 19:48:33 2023 " "Info: Processing started: Fri Feb 17 19:48:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bfp16_mul " "Warning: Ignored assignments for entity \"bfp16_mul\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "D:/SE/RISCV/quartus/clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Info: Found entity 1: register32" {  } { { "register32.bdf" "" { Schematic "D:/SE/RISCV/quartus/register32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock8bit " "Info: Found entity 1: clock8bit" {  } { { "clock8bit.bdf" "" { Schematic "D:/SE/RISCV/quartus/clock8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Info: Found entity 1: adder8" {  } { { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register32_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register32_1 " "Info: Found entity 1: register32_1" {  } { { "register32_1.bdf" "" { Schematic "D:/SE/RISCV/quartus/register32_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder32_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder32_1 " "Info: Found entity 1: adder32_1" {  } { { "adder32_1.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder32_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 combo " "Info: Found entity 1: combo" {  } { { "Verilog1.v" "" { Text "D:/SE/RISCV/quartus/Verilog1.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 all_gates " "Info: Found entity 2: all_gates" {  } { { "Verilog1.v" "" { Text "D:/SE/RISCV/quartus/Verilog1.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Warning: Entity \"dff\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 270 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32_2.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file adder32_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_b " "Info: Found entity 1: adder_b" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 add_submodule_a " "Info: Found entity 2: add_submodule_a" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 ma123 " "Info: Found entity 3: ma123" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 73 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 tutorial_a " "Info: Found entity 4: tutorial_a" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 adder " "Info: Found entity 5: adder" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 119 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "modules.v" "" { Text "D:/SE/RISCV/quartus/modules.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_mul_1.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file float_mul_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bfp16_mul " "Info: Found entity 1: bfp16_mul" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 128 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 full_adder_single " "Info: Found entity 3: full_adder_single" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "bfp16_mul " "Info: Elaborating entity \"bfp16_mul\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h float_mul_1.v(9) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(9): object \"h\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h3 float_mul_1.v(11) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(11): object \"h3\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus2 float_mul_1.v(22) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(22): object \"bus2\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus3 float_mul_1.v(23) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(23): object \"bus3\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus4 float_mul_1.v(24) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(24): object \"bus4\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus5 float_mul_1.v(25) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(25): object \"bus5\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus6 float_mul_1.v(26) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(26): object \"bus6\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus7 float_mul_1.v(27) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(27): object \"bus7\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus8 float_mul_1.v(28) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(28): object \"bus8\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "h3 float_mul_1.v(34) " "Warning (10855): Verilog HDL warning at float_mul_1.v(34): initial value for variable h3 should be constant" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 34 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[15\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[15\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:full_adder_e " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder:full_adder_e\"" {  } { { "float_mul_1.v" "full_adder_e" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_single full_adder:full_adder_e\|full_adder_single:ASSIGN_GEN\[0\].fa_single " "Info: Elaborating entity \"full_adder_single\" for hierarchy \"full_adder:full_adder_e\|full_adder_single:ASSIGN_GEN\[0\].fa_single\"" {  } { { "float_mul_1.v" "ASSIGN_GEN\[0\].fa_single" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_b adder_b:fast_adder_final " "Info: Elaborating entity \"adder_b\" for hierarchy \"adder_b:fast_adder_final\"" {  } { { "float_mul_1.v" "fast_adder_final" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[3\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[3\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[3\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[4\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[4\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[4\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[5\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[5\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[5\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[6\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[6\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[6\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[7\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[7\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[7\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[8\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[8\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[8\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[9\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[9\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[9\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[10\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[10\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[10\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[11\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[11\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[11\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[12\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[12\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[12\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[13\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[13\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[13\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[14\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[14\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[14\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out\[14\] VCC " "Warning (13410): Pin \"out\[14\]\" is stuck at VCC" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[15\] GND " "Warning (13410): Pin \"out\[15\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[0\] GND " "Warning (13410): Pin \"outb\[0\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[1\] GND " "Warning (13410): Pin \"outb\[1\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[2\] GND " "Warning (13410): Pin \"outb\[2\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[3\] GND " "Warning (13410): Pin \"outb\[3\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[4\] GND " "Warning (13410): Pin \"outb\[4\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[5\] GND " "Warning (13410): Pin \"outb\[5\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[6\] GND " "Warning (13410): Pin \"outb\[6\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[7\] GND " "Warning (13410): Pin \"outb\[7\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[8\] GND " "Warning (13410): Pin \"outb\[8\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[9\] GND " "Warning (13410): Pin \"outb\[9\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[10\] GND " "Warning (13410): Pin \"outb\[10\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[11\] GND " "Warning (13410): Pin \"outb\[11\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[12\] GND " "Warning (13410): Pin \"outb\[12\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[13\] GND " "Warning (13410): Pin \"outb\[13\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[14\] GND " "Warning (13410): Pin \"outb\[14\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[15\] GND " "Warning (13410): Pin \"outb\[15\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Warning: Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "Warning (15610): No output dependent on input pin \"a\[7\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "Warning (15610): No output dependent on input pin \"a\[8\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "Warning (15610): No output dependent on input pin \"a\[9\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "Warning (15610): No output dependent on input pin \"a\[10\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "Warning (15610): No output dependent on input pin \"a\[11\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "Warning (15610): No output dependent on input pin \"a\[12\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "Warning (15610): No output dependent on input pin \"a\[13\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "Warning (15610): No output dependent on input pin \"a\[14\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "Warning (15610): No output dependent on input pin \"a\[15\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "Warning (15610): No output dependent on input pin \"b\[7\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[8\] " "Warning (15610): No output dependent on input pin \"b\[8\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[9\] " "Warning (15610): No output dependent on input pin \"b\[9\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[10\] " "Warning (15610): No output dependent on input pin \"b\[10\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[11\] " "Warning (15610): No output dependent on input pin \"b\[11\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[12\] " "Warning (15610): No output dependent on input pin \"b\[12\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[13\] " "Warning (15610): No output dependent on input pin \"b\[13\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[14\] " "Warning (15610): No output dependent on input pin \"b\[14\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[15\] " "Warning (15610): No output dependent on input pin \"b\[15\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Info: Implemented 32 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Info: Implemented 7 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 19:48:33 2023 " "Info: Processing ended: Fri Feb 17 19:48:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
