[
 {
  "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr_pll/ddr_pll.v",
  "InstLine" : 9,
  "InstName" : "ddr_pll",
  "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr_pll/ddr_pll.v",
  "ModuleLine" : 9,
  "ModuleName" : "ddr_pll"
 },
 {
  "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/top.v",
  "InstLine" : 1,
  "InstName" : "gao_ov5640_ddr_hdmi",
  "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "gao_ov5640_ddr_hdmi",
  "SubInsts" : [
   {
    "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/top.v",
    "InstLine" : 84,
    "InstName" : "camera_pll",
    "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_pll/camera_pll.v",
    "ModuleLine" : 10,
    "ModuleName" : "camera_pll"
   },
   {
    "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/top.v",
    "InstLine" : 90,
    "InstName" : "Gowin_PLL",
    "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/gowin_pll/gowin_pll.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_PLL"
   },
   {
    "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/top.v",
    "InstLine" : 120,
    "InstName" : "camera_init",
    "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/camera_init.v",
    "ModuleLine" : 18,
    "ModuleName" : "camera_init",
    "SubInsts" : [
     {
      "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/camera_init.v",
      "InstLine" : 81,
      "InstName" : "ov5640_init_table_rgb_inst",
      "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/ov5640_init_table_rgb.v",
      "ModuleLine" : 18,
      "ModuleName" : "ov5640_init_table_rgb"
     },
     {
      "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/camera_init.v",
      "InstLine" : 134,
      "InstName" : "i2c_control",
      "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/i2c_control/i2c_control.v",
      "ModuleLine" : 18,
      "ModuleName" : "i2c_control",
      "SubInsts" : [
       {
        "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/i2c_control/i2c_control.v",
        "InstLine" : 65,
        "InstName" : "i2c_bit_shift",
        "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/i2c_control/i2c_bit_shift.v",
        "ModuleLine" : 18,
        "ModuleName" : "i2c_bit_shift"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/top.v",
    "InstLine" : 133,
    "InstName" : "DVP_Capture",
    "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/DVP_Capture/DVP_Capture.v",
    "ModuleLine" : 18,
    "ModuleName" : "DVP_Capture"
   },
   {
    "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/top.v",
    "InstLine" : 170,
    "InstName" : "ddr3_ctrl_2port",
    "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_ctrl_2port/ddr3_ctrl_2port.v",
    "ModuleLine" : 1,
    "ModuleName" : "ddr3_ctrl_2port",
    "SubInsts" : [
     {
      "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_ctrl_2port/ddr3_ctrl_2port.v",
      "InstLine" : 54,
      "InstName" : "fifo_ddr3_adapter",
      "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_ctrl_2port/fifo_ddr3_adapter.v",
      "ModuleLine" : 2,
      "ModuleName" : "fifo_ddr3_adapter",
      "SubInsts" : [
       {
        "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_ctrl_2port/fifo_ddr3_adapter.v",
        "InstLine" : 333,
        "InstName" : "rd_data_fifo",
        "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/rd_data_fifo/rd_data_fifo.v",
        "ModuleLine" : 1555,
        "ModuleName" : "rd_data_fifo",
        "SubInsts" : [
         {
          "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/rd_data_fifo/rd_data_fifo.v",
          "InstLine" : 1586,
          "InstName" : "fifo_inst",
          "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/rd_data_fifo/rd_data_fifo.v",
          "ModuleLine" : 1,
          "ModuleName" : "~fifo.rd_data_fifo"
         }
        ]
       },
       {
        "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_ctrl_2port/fifo_ddr3_adapter.v",
        "InstLine" : 349,
        "InstName" : "wr_data_fifo",
        "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/wr_data_fifo/wr_data_fifo.v",
        "ModuleLine" : 830,
        "ModuleName" : "wr_data_fifo",
        "SubInsts" : [
         {
          "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/wr_data_fifo/wr_data_fifo.v",
          "InstLine" : 861,
          "InstName" : "fifo_inst",
          "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/wr_data_fifo/wr_data_fifo.v",
          "ModuleLine" : 1,
          "ModuleName" : "~fifo.wr_data_fifo"
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_ctrl_2port/ddr3_ctrl_2port.v",
      "InstLine" : 128,
      "InstName" : "your_instance_name",
      "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_memory_interface/ddr3_memory_interface.v",
      "ModuleLine" : 13673,
      "ModuleName" : "DDR3_Memory_Interface_Top",
      "SubInsts" : [
       {
        "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_memory_interface/ddr3_memory_interface.v",
        "InstLine" : 13758,
        "InstName" : "gw3_top",
        "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_memory_interface/ddr3_memory_interface.v",
        "ModuleLine" : 1,
        "ModuleName" : "~GW_DDR3_PHY_MC.DDR3_Memory_Interface_Top"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/top.v",
    "InstLine" : 214,
    "InstName" : "disp_driver",
    "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/disp_driver.v",
    "ModuleLine" : 18,
    "ModuleName" : "disp_driver"
   },
   {
    "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/top.v",
    "InstLine" : 231,
    "InstName" : "u_dvi_encoder",
    "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
    "ModuleLine" : 38,
    "ModuleName" : "dvi_encoder",
    "SubInsts" : [
     {
      "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
      "InstLine" : 58,
      "InstName" : "encb",
      "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
      "ModuleLine" : 106,
      "ModuleName" : "encode"
     },
     {
      "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
      "InstLine" : 68,
      "InstName" : "encg",
      "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
      "ModuleLine" : 106,
      "ModuleName" : "encode"
     },
     {
      "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
      "InstLine" : 78,
      "InstName" : "encr",
      "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
      "ModuleLine" : 106,
      "ModuleName" : "encode"
     },
     {
      "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
      "InstLine" : 88,
      "InstName" : "serdes_4b_10to1_inst",
      "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
      "ModuleLine" : 222,
      "ModuleName" : "serdes_4b_10to1",
      "SubInsts" : [
       {
        "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
        "InstLine" : 323,
        "InstName" : "Gowin_DDR_1",
        "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/gowin_ddr/gowin_ddr.v",
        "ModuleLine" : 9,
        "ModuleName" : "Gowin_DDR_1"
       },
       {
        "InstFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
        "InstLine" : 361,
        "InstName" : "Gowin_DDR_2",
        "ModuleFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/gowin_ddr/gowin_ddr.v",
        "ModuleLine" : 9,
        "ModuleName" : "Gowin_DDR_1"
       }
      ]
     }
    ]
   }
  ]
 }
]