#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\va_math.vpi";
S_000002b979fbe760 .scope module, "DMEM_tb" "DMEM_tb" 2 4;
 .timescale -12 -12;
P_000002b979fb7190 .param/l "a_width" 0 2 7, +C4<00000000000000000000000000001000>;
P_000002b979fb71c8 .param/l "d_width" 0 2 6, +C4<00000000000000000000000000001000>;
v000002b97a0c7570_0 .var "addr", 7 0;
v000002b97a0c7610_0 .var "clk", 0 0;
v000002b97a0c76b0_0 .var "cs", 0 0;
v000002b97a0c7750_0 .net "rdata", 7 0, v000002b97a0740a0_0;  1 drivers
v000002b97a0c77f0_0 .var "rst_n", 0 0;
v000002b97a0c7890_0 .var "wdata", 7 0;
v000002b97a0c8380_0 .var "wen_ren", 0 0;
S_000002b979fbe8f0 .scope module, "uut" "DMEM" 2 20, 3 1 0, S_000002b979fbe760;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "wen_ren";
    .port_info 4 /INPUT 8 "addr";
    .port_info 5 /INPUT 8 "wdata";
    .port_info 6 /OUTPUT 8 "rdata";
P_000002b979fb7030 .param/l "a_width" 0 3 3, +C4<00000000000000000000000000001000>;
P_000002b979fb7068 .param/l "d_width" 0 3 2, +C4<00000000000000000000000000001000>;
v000002b979fbeb00_0 .net "addr", 7 0, v000002b97a0c7570_0;  1 drivers
v000002b979fb6e20_0 .net "clk", 0 0, v000002b97a0c7610_0;  1 drivers
v000002b97a073ec0_0 .net "cs", 0 0, v000002b97a0c76b0_0;  1 drivers
v000002b97a073f60_0 .var/i "i", 31 0;
v000002b97a074000 .array "mem", 255 0, 7 0;
v000002b97a0740a0_0 .var "rdata", 7 0;
v000002b97a074140_0 .net "rst_n", 0 0, v000002b97a0c77f0_0;  1 drivers
v000002b97a0c7430_0 .net "wdata", 7 0, v000002b97a0c7890_0;  1 drivers
v000002b97a0c74d0_0 .net "wen_ren", 0 0, v000002b97a0c8380_0;  1 drivers
E_000002b97a07e1e0/0 .event negedge, v000002b97a074140_0;
E_000002b97a07e1e0/1 .event posedge, v000002b979fb6e20_0;
E_000002b97a07e1e0 .event/or E_000002b97a07e1e0/0, E_000002b97a07e1e0/1;
    .scope S_000002b979fbe8f0;
T_0 ;
    %wait E_000002b97a07e1e0;
    %load/vec4 v000002b97a074140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b97a073f60_0, 0, 32;
T_0.2 ;
    %load/vec4 v000002b97a073f60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000002b97a073f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b97a074000, 0, 4;
    %load/vec4 v000002b97a073f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b97a073f60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002b97a073ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002b97a0c74d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v000002b97a0c7430_0;
    %load/vec4 v000002b979fbeb00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b97a074000, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000002b979fbeb00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002b97a074000, 4;
    %assign/vec4 v000002b97a0740a0_0, 0;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002b979fbe760;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000002b97a0c7610_0;
    %inv;
    %store/vec4 v000002b97a0c7610_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b979fbe760;
T_2 ;
    %vpi_call 2 33 "$dumpfile", "DMEM_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b979fbe760 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b97a0c7610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b97a0c77f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b97a0c76b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b97a0c8380_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b97a0c7570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b97a0c7890_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b97a0c77f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b97a0c77f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b97a0c76b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b97a0c8380_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002b97a0c7570_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v000002b97a0c7890_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002b97a0c7570_0, 0, 8;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v000002b97a0c7890_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002b97a0c7570_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000002b97a0c7890_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b97a0c76b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b97a0c8380_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b97a0c76b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b97a0c8380_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002b97a0c7570_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002b97a0c7570_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002b97a0c7570_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "DMEM_tb.v";
    "./DMEM.v";
