{"vcs1":{"timestamp_begin":1678049123.035800305, "rt":0.35, "ut":0.15, "st":0.10}}
{"vcselab":{"timestamp_begin":1678049123.442394335, "rt":0.39, "ut":0.23, "st":0.08}}
{"link":{"timestamp_begin":1678049123.883786244, "rt":0.17, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678049122.803510802}
{"VCS_COMP_START_TIME": 1678049122.803510802}
{"VCS_COMP_END_TIME": 1678049124.109644866}
{"VCS_USER_OPTIONS": "-sverilog FSM.sv library.sv"}
{"vcs1": {"peak_mem": 337756}}
{"stitch_vcselab": {"peak_mem": 222580}}
