# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_9.srcs/sources_1/new/block_carry_lookahead_unit.v" \
"../../../../Lab_9.srcs/sources_1/new/carry_lookahead_16bit.v" \
"../../../../Lab_9.srcs/sources_1/new/carry_lookahead_unit.v" \
"../../../../Lab_9.srcs/sources_1/new/generate_propagate_unit.v" \
"../../../../Lab_9.srcs/sources_1/new/summation_unit.v" \
"../../../../Lab_9.srcs/sources_1/new/cla_16bit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
