;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, 3
	ADD -816, <0
	MOV 270, 67
	MOV -7, <-20
	SUB <0, -0
	SUB <0, -0
	SUB <-310, 9
	JMZ <130, 9
	SLT 300, 93
	SUB -0, 200
	MOV -1, <-20
	MOV -1, <-20
	ADD 56, @300
	ADD 56, @300
	ADD 56, @300
	CMP -816, <0
	DAT #0, <6
	JMN 270, 67
	CMP @-127, 100
	SUB @121, 103
	ADD 56, @300
	ADD 210, 30
	SUB @127, 106
	DJN <130, 9
	SUB -207, <-120
	SUB <0, @2
	JMP @200, @-730
	DAT #0, <6
	DAT #0, <6
	CMP -816, <0
	SUB -816, <0
	SUB -816, <0
	ADD 210, 30
	SUB <0, @2
	DJN @600, @461
	CMP -207, <-120
	CMP -207, <-120
	SUB 12, @10
	CMP -207, <-120
	ADD -1, 4
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-54
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, 3
