// Seed: 1438138502
module module_0;
  wire id_2;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    input wor id_7
);
  wire id_9;
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    input wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input uwire id_6,
    output wand id_7,
    output uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output tri0 id_11,
    output uwire id_12,
    output tri0 id_13
);
  assign id_12 = 1;
  module_0();
  wire id_15, id_16;
endmodule
