<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="v2lvs::write_output" />
<meta name="abstract" content="Specifies to output a translated SPICE netlist of the input Verilog design. Optionally specifies the name of a consolidated SPICE library file." />
<meta name="description" content="Specifies to output a translated SPICE netlist of the input Verilog design. Optionally specifies the name of a consolidated SPICE library file." />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id9fb31825-aa26-4092-9575-68231a218d93" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>v2lvs::write_output</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="v2lvs::write_output" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="usa-arg" id="id9fb31825-aa26-4092-9575-68231a218d93">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">v2lvs::write_output</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><p class="p ContextMGC">Output command.</p>
<p class="shortdesc">Specifies to output a translated
SPICE netlist of the input Verilog design. Optionally specifies the
name of a consolidated SPICE library file.</p>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Usage</h2><div class="section UsageSet"><p class="lines UsageLine"><span class="keyword ParameterName Required">v2lvs::write_output</span> [‑filename <span class="keyword ParameterName OptionalReplaceable">output_netlist</span>] [-outslib <span class="keyword ParameterName OptionalReplaceable">library_netlist</span>] [‑renametext <span class="keyword ParameterName OptionalReplaceable">rename_text_file</span>] [‑h]</p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id9fb31825-aa26-4092-9575-68231a218d93__id3eefbc70-284b-4580-a9a7-42d9a848cb17">-filename <span class="keyword ParameterName OptionalReplaceable">output_netlist</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument set that specifies
the path to an output SPICE file containing the translated Verilog.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id9fb31825-aa26-4092-9575-68231a218d93__id9e9515d5-3181-4a07-ba8f-1db473367d87">-outslib <span class="keyword ParameterName OptionalReplaceable">library_netlist</span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional argument set that specifies
the path to an output SPICE library file. This option consolidates
the contents of all of the required SPICE library files and necessary
.SUBCKT structures into a single file. Unneeded library files or
subcircuits are not included in the output.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id9fb31825-aa26-4092-9575-68231a218d93__idc454b1a2-7a7b-408a-9d68-f9fc3e7473e7">‑renametext <span class="keyword ParameterName OptionalReplaceable">renamed_text_file</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies
to output a renamed text file that is included with the Calibre
rule set. The rules in the renamed text file avoid text shorts in
layout feedthrough cells.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id9fb31825-aa26-4092-9575-68231a218d93__idd25cbd98-0e89-41fa-b87a-7134fd7e52ee">-h</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument that shows
the command usage message.</p>
</dd>
</dl>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">The output netlist from the -filename
option uses the Calibre SPICE dialect. When -filename is not specified,
the output is written to STDOUT. When -filename is specified, the
netlist is written to the specified <span class="keyword ParameterName OptionalReplaceable">output_netlist</span>.
If this command is not used in the V2LVS session, and the -o option
also is not used, then the output is written to STDOUT upon exiting
the Tcl shell.</p>
<p class="p">The -outslib option is useful if you want to generate a single
file that contains only the SPICE library structures needed by the
input Verilog design. Any files referenced by .INCLUDE statements
in the global scope of SPICE library files are scanned to produce
the consolidated output. .INCLUDE statements inside of .SUBCKT blocks
are only transcribed in the output; the contents of files referenced
by such .INCLUDE statements are not included in the output. .LIB statements
are handled in a similar way to the latter .INCLUDE statements.</p>
<p class="p">This command may be specified
any number of times in a script. This command triggers a parsing
of the Verilog netlists. This is indicated by the “Info: Creating
Design Database …” message.</p>
<div class="section Subsection" id="id9fb31825-aa26-4092-9575-68231a218d93__idb74544f6-e122-4d92-87ce-ef05afc12e8d"><h2 class="title Subheading sectiontitle">-renametext Details</h2><p class="p">Place and route systems can use text markers
to specify feedthrough locations in layout cells. The feedthrough
markers typically come in pairs, with different text marking each
side of the feedthrough. For example:</p>
<br /><div class="imagecenter"><img class="image imagecenter fmdpi:108" src="../graphics/v2lvs_renametext.png" /></div><br /><p class="p">cellA contains a feedthrough that goes from label
A1 to A2, and in cellB from label B1 to B2. Verilog uses the “assign”
command and an instance call to make these connections. The Verilog for
this situation is as follows:</p>
<pre class="pre codeblock"><code> module cellA( A1, A2 );
 input A1;
 output A2;
 <span class="ph CodeHighlight Bold">assign A1 = A2;</span>
 endmodule

 module cellB();
 wire B1, B2;
 <span class="ph CodeHighlight Bold">cellA cellA_inst( B1, B2 );</span>
 endmodule</code></pre><p class="p">which would be translated by V2LVS to SPICE:</p>
<pre class="pre codeblock"><code>.SUBCKT cellA A1 A2
<span class="ph CodeHighlight Bold">*.CONNECT A1 A2</span>
.ENDS

.SUBCKT cellB
XcellA_inst cellA <span class="ph CodeHighlight Bold">$PINS A1=B1 A2=B2</span>
.ENDS</code></pre><p class="p">Nets A1 and A2 in cellA are shorted by virtue
of the *.CONNECT directive. One level up in the hierarchy, nets
B1 and B2 are shorted together through nets A1 and A2 by virtue
of the $PINS comment.</p>
<p class="p">However, in the layout, text labels as shown previously
cause a short during circuit extraction. To avoid this, the -renametext
option is used to output rules that can be included in the Calibre rule
set to rename the shorted text objects. So assuming the previous
Verilog netlist is loaded and this command is used in V2LVS:</p>
<pre class="pre codeblock"><code>v2lvs::write_output -filename out.sp -renametext renamed_text_file</code></pre><p class="p">then <span class="keyword ParameterName OptionalReplaceable">renamed_text_file</span> would
contain these rules:</p>
<pre class="pre codeblock"><code><a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Layout Cell List', 'svrf_ur'); return false;">LAYOUT CELL LIST</a> RenameText_List_cellB cellB
<a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Layout Rename Text', 'svrf_ur'); return false;">LAYOUT RENAME TEXT</a>
"=^B1$=B2="
CELL LIST RenameText_List_cellB

LAYOUT CELL LIST RenameText_List_cellA cellA
LAYOUT RENAME TEXT
"=^A1$=A2="
CELL LIST RenameText_List_cellA</code></pre><p class="p">This shows the text label mapping of B1 to B2
and A1 to A2 in cellB and cellA, respectively. Including these rules
in the Calibre rule set avoids layout text shorts involving the
feedthrough labels.</p>
</div>
<div class="section Subsection" id="id9fb31825-aa26-4092-9575-68231a218d93__id8dd201cf-3585-484d-9820-b01808059dfd"><h2 class="title Subheading sectiontitle">Command Line Equivalence</h2><p class="p">-filename:
-o <span class="keyword ParameterName OptionalReplaceable">output_spice_file</span></p>
<p class="p">-renametext: -rnt <span class="keyword ParameterName OptionalReplaceable">renamed_text_file</span></p>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><div class="section Subsection" id="id9fb31825-aa26-4092-9575-68231a218d93__id66b512aa-97f4-49bb-85e2-f03e723e9350"><h2 class="title Subheading sectiontitle">Example
1</h2><p class="p">Here is a Verilog netlist <span class="ph filepath">top.v</span>:</p>
<pre class="pre codeblock"><code>module top();
wire DATA1;
wire OUT1;
Cell1 U1 ( .OUT1(OUT1), .IN1(DATA1) );
Cell2 U2 ( .OUT1(OUT1), .IN1(DATA1) );
endmodule</code></pre><p class="p">Here are the SPICE library files:</p>
<pre class="pre codeblock"><code>$$ Cell1.cdl
*.BUSDELIMITER [
.SUBCKT Cell1 OUT1 IN1
R0 OUT1 IN1 50
.ENDS

.SUBCKT Cell3
R0 OUT1 IN1 50
.ENDS

$$ Cell2.cdl
*.BUSDELIMITER [
.SUBCKT Cell2 OUT1 IN1
R0 OUT1 IN1 50
.ENDS</code></pre><p class="p">Here is the V2LVS script:</p>
<pre class="pre codeblock"><code>v2lvs::load_verilog -filename top.v
v2lvs::load_spice -filename Cell1.cdl -pin_mode
v2lvs::load_spice -filename Cell2.cdl -pin_mode
v2lvs::set_includes -filename v2lvs_lib.cdl
v2lvs::write_output -filename v2lvs_top.cdl -outslib v2lvs_lib.cdl
exit</code></pre><p class="p">This is the -outslib file <cite class="cite">v2lvs_lib.cdl</cite>:</p>
<pre class="pre codeblock"><code>*.BUSDELIMITER [
.SUBCKT Cell1 OUT1 IN1
R0 OUT1 IN1 50
.ENDS
.SUBCKT Cell2 OUT1 IN1
R0 OUT1 IN1 50
.ENDS</code></pre><p class="p">Notice that .SUBCKT Cell3 is omitted because it is not needed
by the top-level circuit.</p>
</div>
<div class="section Subsection" id="id9fb31825-aa26-4092-9575-68231a218d93__id00b07963-b0d0-49c2-a821-4ffefc43e6b8"><h2 class="title Subheading sectiontitle">Example
2</h2><p class="p">See “<a class="xref fm:HeadingAndPage" href="TaskTop_CollectingIncludeNetlistsIntoASingleNetlist_idda2cea6f.html#idda2cea6f-f8c7-4094-9025-19eaa5742b73__TaskTop_CollectingIncludeNetlistsIntoASingleNetlist_idda2cea6f.xml#idda2cea6f-f8c7-4094-9025-19eaa5742b73" title="In certain cases, a SPICE library may have numerous .INCLUDE statements that encompass all the netlists of the design. It may be desirable to collect all of these netlists into a single library netlist. The following script performs this function. V2LVS does not need to be part of the tool flow for this script to be useful.">Collecting SPICE .INCLUDE Netlists into a Single Netlist</a>”.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_TclInterfaceCommandEncyclopedia_id2cd4726d.html" title="Throughout the command encyclopedia, the brace characters “{ }” indicate choices between required options. The bracket characters “[ ]” indicate non-required options. Both of these characters have special meaning in Tcl so it is important not to include these markup characters as part of the literal command syntax in a script.">Tcl Interface Command Encyclopedia</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "v2lvs::write_output"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_V2lvswriteOutput_id9fb31825.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>