INFO: [VRFC 10-163] Analyzing VHDL file "D:/Skola/3/DVA494/Lab1/Step4/Step4.srcs/sources_1/new/Step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Gate_And'
INFO: [VRFC 10-3107] analyzing entity 'Gate_Or'
INFO: [VRFC 10-3107] analyzing entity 'Gate_Not'
INFO: [VRFC 10-3107] analyzing entity 'Mux2To1'
INFO: [VRFC 10-3107] analyzing entity 'Mux4To1Inst'
INFO: [VRFC 10-3107] analyzing entity 'tb'
