#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '+warn=noSV-LCM-PPWI' '+warn=noSV-LCM-RIPI' '+v2k' '-sverilog' '+cli' '-q' '-P' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/tests/alu_ref_design_ttb.tab' '-CC' '-Wno-write-strings -I/mada/software/synopsys/vcs//include -I/mada/users/xyuanlu/projs/mascrtl/scripts/ttb_templates/ -I/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl -I/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl -I/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl -I/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl -I/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/rtl ' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/tests/alu_ref_design_tb.cpp' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/tests/alu_ref_design_ttb.cpp' '+incdir+/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl' '+incdir+/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl' '+incdir+/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl' '+incdir+/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl' '+incdir+/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/rtl' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/murnio_common.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/retry_common.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/rnet_common.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/rtl/alu_types.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/tests/alu_ref_design_tb.v' '/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl/tribuf_a_en.v' '/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl/eq_a_b.v' '/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl/tribuf_weak0.v' '/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl/nao_a_b_c_fast.v' '/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl/latch_d_g.v' '/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl/nand_a_b.v' '/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl/latch_d_g_slow.v' '/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl/or_a_b.v' '/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl/not_a.v' '/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl/latch_rn_g.v' '/mada/users/xyuanlu/projs/mascrtl/code/cells/rtl/or_a_b_c_d.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/RAM_4OUT_3IN.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/RAM_4OUT_1IN.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/RAM_4OUT_2IN.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/RAM_1OUT_1IN.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/flops.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/generic_dpram_ss.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/RAM_1OUT_1IN_no_flop.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/generic_syncram.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/RAM_6OUT_1IN.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/RAM_3OUT_1IN.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/RAM_1PORT.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/RAM_5OUT_1IN.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/generic_dpram_as.v' '/mada/users/xyuanlu/projs/mascrtl/code/storage/rtl/RAM_2OUT_1IN.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/reclock_failq_latch.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/reclock_rco.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/async_ram_1r1w.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/RAM_1RD_1WR.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/stage_latch_retry.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/RAM_4RD_3WR.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/async_ram_1port.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/reclock_failure.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/stage.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/reclock_failq_or_diff.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/register.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/stage_latch_reclock.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/reclock_failq.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/reclock_fake_inputs.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/bstage.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/stage_latch_shadowq.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/async_ram_2port.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/stage_flop_retry.v' '/mada/users/xyuanlu/projs/mascrtl/code/retry/rtl/stage_flop_reclock.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/adder_rnode.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/murnio_assembler_in.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/mbt_fifo.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/murnio_assembler_pack_p2.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/send_fifo.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/recv_fifo.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/murnio_channel.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/murnio_assembler_out.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/murnio_assembler_pack_p1.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/UCSD_DW01_prienc.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/murnio_assembler.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/dcsync_4b_counter.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/reclock_manamgement_unit.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/rnswitch.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/rnpipe.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/rnet/rtl/murnio_assembler_cbc.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/rtl/alu.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/rtl/alu_ref_design.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/rtl/rnode_alu.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/rtl/alu_top.v' '/mada/users/xyuanlu/projs/mascrtl/code/tapeout/alu_rnode/rtl/alu_dmux.v'  -static_dbgen_only -daidir=$1 2>&1
