INFO: [VRFC 10-163] Analyzing VHDL file "/home/muheet/stableEnv/nova_project/nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_bram_ctrl_0_0/sim/xlx_design_subsystem_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xlx_design_subsystem_axi_bram_ctrl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/muheet/stableEnv/nova_project/nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_uartlite_0_0/sim/xlx_design_subsystem_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xlx_design_subsystem_axi_uartlite_0_0'
