
---------- Begin Simulation Statistics ----------
final_tick                                14129750000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 237713                       # Simulator instruction rate (inst/s)
host_mem_usage                                4482000                       # Number of bytes of host memory used
host_op_rate                                   417969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    60.25                       # Real time elapsed on the host
host_tick_rate                              234535711                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14321119                       # Number of instructions simulated
sim_ops                                      25180824                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014130                       # Number of seconds simulated
sim_ticks                                 14129750000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               83                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              278                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             49                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              49                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    278                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4321119                       # Number of instructions committed
system.cpu0.committedOps                      8252893                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.539855                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2129589                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1066320                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        14279                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     597648                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          494                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       13009073                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.152909                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2015839                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          603                       # TLB misses on write requests
system.cpu0.numCycles                        28259490                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             164744      2.00%      2.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                6465753     78.35%     80.34% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   214      0.00%     80.34% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                  57504      0.70%     81.04% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 8452      0.10%     81.14% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.14% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.03%     81.17% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.17% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.17% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.17% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.17% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.17% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  8524      0.10%     81.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     81.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 27929      0.34%     81.61% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                   432      0.01%     81.62% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 22982      0.28%     81.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                20949      0.25%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     82.15% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                2386      0.03%     82.18% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     82.18% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     82.18% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     82.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd              138      0.00%     82.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     82.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     82.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             2234      0.03%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::MemRead                850714     10.31%     92.51% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               539123      6.53%     99.05% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            47444      0.57%     99.62% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31193      0.38%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8252893                       # Class of committed instruction
system.cpu0.tickCycles                       15250417                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   83                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.825950                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872095                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157439                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2426                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003167                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1719                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5331139                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.353863                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443167                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          213                       # TLB misses on write requests
system.cpu1.numCycles                        28259500                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22928361                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        62768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        126561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       819365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1638795                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            224                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              40372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25567                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37201                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23420                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40373                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       190353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       190353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 190353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5718976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5718976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5718976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             63793                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   63793    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               63793                       # Request fanout histogram
system.membus.reqLayer4.occupancy           244906000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          341720250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1646650                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1646650                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1646650                       # number of overall hits
system.cpu0.icache.overall_hits::total        1646650                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       369031                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        369031                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       369031                       # number of overall misses
system.cpu0.icache.overall_misses::total       369031                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5583317500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5583317500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5583317500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5583317500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2015681                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2015681                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2015681                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2015681                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.183080                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.183080                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.183080                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.183080                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15129.670678                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15129.670678                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15129.670678                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15129.670678                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       369014                       # number of writebacks
system.cpu0.icache.writebacks::total           369014                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       369031                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       369031                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       369031                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       369031                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5214287500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5214287500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5214287500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5214287500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.183080                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.183080                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.183080                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.183080                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14129.673388                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14129.673388                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14129.673388                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14129.673388                       # average overall mshr miss latency
system.cpu0.icache.replacements                369014                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1646650                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1646650                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       369031                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       369031                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5583317500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5583317500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2015681                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2015681                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.183080                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.183080                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15129.670678                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15129.670678                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       369031                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       369031                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5214287500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5214287500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.183080                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.183080                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14129.673388                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14129.673388                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999031                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2015680                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           369030                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.462103                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999031                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16494478                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16494478                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1336727                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1336727                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1337679                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1337679                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       262485                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        262485                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       263583                       # number of overall misses
system.cpu0.dcache.overall_misses::total       263583                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   6803017000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6803017000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   6803017000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6803017000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1599212                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1599212                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1601262                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1601262                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.164134                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.164134                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.164610                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.164610                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25917.736252                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25917.736252                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25809.771495                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25809.771495                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       101568                       # number of writebacks
system.cpu0.dcache.writebacks::total           101568                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        48303                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        48303                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        48303                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        48303                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       214182                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       214182                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       215218                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       215218                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   5031055000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5031055000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   5075747500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5075747500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133930                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133930                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.134405                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.134405                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23489.625645                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23489.625645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23584.214610                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23584.214610                       # average overall mshr miss latency
system.cpu0.dcache.replacements                215202                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       867958                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         867958                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       161003                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       161003                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3518916500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3518916500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1028961                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1028961                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.156471                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156471                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21856.216965                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21856.216965                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         5209                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5209                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       155794                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       155794                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3257221000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3257221000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.151409                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.151409                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20907.230060                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20907.230060                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       468769                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        468769                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       101482                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       101482                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3284100500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3284100500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       570251                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       570251                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.177960                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.177960                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32361.408920                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32361.408920                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        43094                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        43094                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        58388                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        58388                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1773834000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1773834000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.102390                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.102390                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30380.112352                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30380.112352                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          952                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          952                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1098                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1098                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.535610                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.535610                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     44692500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     44692500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 43139.478764                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 43139.478764                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999089                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1552897                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           215218                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.215461                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999089                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13025314                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13025314                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429314                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429314                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429314                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429314                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13806                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13806                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13806                       # number of overall misses
system.cpu1.icache.overall_misses::total        13806                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    391680000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    391680000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    391680000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    391680000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443120                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443120                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443120                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443120                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005651                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005651                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005651                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005651                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28370.273794                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28370.273794                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28370.273794                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28370.273794                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13790                       # number of writebacks
system.cpu1.icache.writebacks::total            13790                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13806                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13806                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13806                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13806                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    377874000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    377874000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    377874000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    377874000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005651                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005651                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005651                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005651                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27370.273794                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27370.273794                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27370.273794                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27370.273794                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13790                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429314                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429314                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13806                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13806                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    391680000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    391680000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443120                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443120                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005651                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005651                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28370.273794                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28370.273794                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13806                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13806                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    377874000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    377874000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27370.273794                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27370.273794                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998987                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443120                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13806                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.960742                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998987                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19558766                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19558766                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861420                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861420                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5862232                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5862232                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226512                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226512                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233091                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233091                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4192133988                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4192133988                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4192133988                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4192133988                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095323                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095323                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037207                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037207                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038241                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038241                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18507.337307                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18507.337307                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17984.967193                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17984.967193                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1422                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.437500                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60433                       # number of writebacks
system.cpu1.dcache.writebacks::total            60433                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8880                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8880                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8880                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8880                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217632                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217632                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221375                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221375                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3702813000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3702813000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3998193500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3998193500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17014.101787                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17014.101787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18060.727273                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18060.727273                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221359                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983175                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983175                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2471617500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2471617500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039329                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039329                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15156.974391                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15156.974391                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          440                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          440                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162628                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162628                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2288747000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2288747000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14073.511326                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14073.511326                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878245                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878245                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1720516488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1720516488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032675                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032675                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27118.663514                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27118.663514                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8440                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8440                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55004                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55004                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1414066000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1414066000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25708.421206                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25708.421206                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          812                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          812                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         6579                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6579                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.890137                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.890137                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    295380500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    295380500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 78915.442159                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 78915.442159                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998902                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083607                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221375                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.481003                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998902                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48983959                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48983959                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              358580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              181330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              204884                       # number of demand (read+write) hits
system.l2.demand_hits::total                   755637                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             358580                       # number of overall hits
system.l2.overall_hits::.cpu0.data             181330                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10843                       # number of overall hits
system.l2.overall_hits::.cpu1.data             204884                       # number of overall hits
system.l2.overall_hits::total                  755637                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10451                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             33888                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             16491                       # number of demand (read+write) misses
system.l2.demand_misses::total                  63793                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10451                       # number of overall misses
system.l2.overall_misses::.cpu0.data            33888                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2963                       # number of overall misses
system.l2.overall_misses::.cpu1.data            16491                       # number of overall misses
system.l2.overall_misses::total                 63793                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    841813000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2810598000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    238362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1360190000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5250963000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    841813000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2810598000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    238362000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1360190000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5250963000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          369031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          215218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               819430                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         369031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         215218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              819430                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.028320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.157459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.214617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.074494                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077850                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.028320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.157459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.214617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.074494                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077850                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80548.559946                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82937.854108                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80446.169423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82480.747074                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82312.526453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80548.559946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82937.854108                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80446.169423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82480.747074                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82312.526453                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25567                       # number of writebacks
system.l2.writebacks::total                     25567                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        10451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        33888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        16491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             63793                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        33888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        16491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            63793                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    737313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2471718000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    208732000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1195280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4613043000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    737313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2471718000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    208732000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1195280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4613043000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.028320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.157459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.214617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.074494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.028320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.157459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.214617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.074494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077850                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70549.516793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72937.854108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70446.169423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72480.747074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72312.683210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70549.516793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72937.854108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70446.169423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72480.747074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72312.683210                       # average overall mshr miss latency
system.l2.replacements                          62979                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       162001                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           162001                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       162001                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       162001                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       382804                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           382804                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       382804                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       382804                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            43150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            46853                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90003                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          15269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           8151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23420                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1215827000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    691494000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1907321000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        58419                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            113423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.261370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.148189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.206484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79627.153055                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84835.480309                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81439.837746                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        15269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1063137000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    609984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1673121000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.261370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.148189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.206484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69627.153055                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74835.480309                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71439.837746                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        358580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             369423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10451                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    841813000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    238362000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1080175000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       369031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         382837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.028320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.214617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.035038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80548.559946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80446.169423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80525.943045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10451                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2963                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    737313000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    208732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    946045000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.028320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.214617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.035038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70549.516793                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70446.169423                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70526.688534                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       138180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158031                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            296211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        18619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         8340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           26959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1594771000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    668696000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2263467000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       156799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.118744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.050129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85652.881465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80179.376499                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83959.605327                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        18619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         8340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        26959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1408581000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    585296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1993877000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.118744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.050129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75652.881465                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70179.376499                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73959.605327                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.186449                       # Cycle average of tags in use
system.l2.tags.total_refs                     1638780                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     64003                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.604737                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.377870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      186.998915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      429.656454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       66.001770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      328.151441                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.182616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.419586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.064455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.320460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998229                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13174355                       # Number of tag accesses
system.l2.tags.data_accesses                 13174355                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        668864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2168832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        189632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1055424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4082752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       668864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       189632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        858496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1636288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1636288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          33888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          16491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               63793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25567                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25567                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         47337285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        153494011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13420761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74695164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             288947221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     47337285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13420761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60758046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115804455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115804455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115804455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        47337285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       153494011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13420761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74695164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            404751676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     25362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     33357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     16151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000624632750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1544                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1544                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152374                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              23831                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       63793                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25567                       # Number of write requests accepted
system.mem_ctrls.readBursts                     63793                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25567                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    871                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   205                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2103                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    817273750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  314610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1997061250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12988.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31738.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40823                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21621                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 63793                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25567                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   54788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.770983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.178377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.049374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13126     50.84%     50.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6613     25.61%     76.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1710      6.62%     83.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          811      3.14%     86.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          838      3.25%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          371      1.44%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          273      1.06%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          219      0.85%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1858      7.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25819                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.740933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.050963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.137238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1075     69.62%     69.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           210     13.60%     83.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            98      6.35%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           75      4.86%     94.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           30      1.94%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           24      1.55%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           11      0.71%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            8      0.52%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            7      0.45%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.06%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1544                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.415803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.395277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.843969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1228     79.53%     79.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      1.49%     81.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              263     17.03%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      1.75%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1544                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4027008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   55744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1622144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4082752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1636288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       285.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    288.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14129718000                       # Total gap between requests
system.mem_ctrls.avgGap                     158121.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       668864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2134848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       189632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1033664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1622144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 47337284.806879103184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 151088872.768449544907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13420761.159963905811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73155151.365027695894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114803446.628567382693                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        33888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        16491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25567                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    308686250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1080702750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     87277500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    520394750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 337809046000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29536.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31890.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29455.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31556.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13212697.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             84673260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             44997315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           215028240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           63480420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1114956960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5402239980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        876569280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7801945455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.164437                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2228766000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    471640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11429344000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             99710100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             52985790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           234234840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           68825700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1114956960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5424805140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        857567040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7853085570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.783759                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2179130250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    471640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11478979750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            706006                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       187568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       382804                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          311972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           113423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          113423                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        382837                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323170                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1107075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       645638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2458224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     47234816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     20274304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1766144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18035712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               87310976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           62979                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1636288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           882409                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015966                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 882184     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    225      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             882409                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1364202500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332298028                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20740437                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         322995162                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         553651786                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14129750000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
