INFO: [VRFC 10-2263] Analyzing Verilog file "D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.sim/sim_1/impl/timing/xsim/drv_mcp3202_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module clock_div__parameterized0
INFO: [VRFC 10-311] analyzing module clock_div__parameterized1
INFO: [VRFC 10-311] analyzing module drv_mcp3202
INFO: [VRFC 10-311] analyzing module drv_segment
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drv_mcp3202
WARNING: [VRFC 10-3609] overwriting previous definition of module 'drv_mcp3202' [D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sim_1/new/drv_mcp3202_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drv_mcp3202_tb
