\hypertarget{group___a_d_c__flags__definition}{}\doxysection{ADC\+\_\+flags\+\_\+definition}
\label{group___a_d_c__flags__definition}\index{ADC\_flags\_definition@{ADC\_flags\_definition}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}\label{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}} 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+AWD}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{ADC\+\_\+\+SR\+\_\+\+AWD}})
\item 
\mbox{\Hypertarget{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}\label{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}} 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+EOC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{ADC\+\_\+\+SR\+\_\+\+EOC}})
\item 
\mbox{\Hypertarget{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}\label{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}} 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+JEOC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{ADC\+\_\+\+SR\+\_\+\+JEOC}})
\item 
\mbox{\Hypertarget{group___a_d_c__flags__definition_ga278f4e866f4322c1120bf0db5301c432}\label{group___a_d_c__flags__definition_ga278f4e866f4322c1120bf0db5301c432}} 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+JSTRT}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{ADC\+\_\+\+SR\+\_\+\+JSTRT}})
\item 
\mbox{\Hypertarget{group___a_d_c__flags__definition_gad0c59ae7749c69b5b91f2c533db1b619}\label{group___a_d_c__flags__definition_gad0c59ae7749c69b5b91f2c533db1b619}} 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+STRT}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{ADC\+\_\+\+SR\+\_\+\+STRT}})
\item 
\mbox{\Hypertarget{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}\label{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}} 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+OVR}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{ADC\+\_\+\+SR\+\_\+\+OVR}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
