Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Tue Sep 13 17:57:46 2016
| Host             : x230 running 64-bit Gentoo Base System release 2.2
| Command          : report_power -file top_red_pseudogen_dds_power_routed.rpt -pb top_red_pseudogen_dds_power_summary_routed.pb -rpx top_red_pseudogen_dds_power_routed.rpx
| Design           : top_red_pseudogen_dds
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.032  |
| Dynamic (W)              | 1.890  |
| Device Static (W)        | 0.143  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 61.6   |
| Junction Temperature (C) | 48.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        9 |       --- |             --- |
| Slice Logic             |     0.002 |     2085 |       --- |             --- |
|   LUT as Logic          |     0.001 |      644 |     17600 |            3.66 |
|   CARRY4                |    <0.001 |       53 |      4400 |            1.20 |
|   Register              |    <0.001 |      942 |     35200 |            2.68 |
|   LUT as Shift Register |    <0.001 |       68 |      6000 |            1.13 |
|   Others                |     0.000 |      199 |       --- |             --- |
| Signals                 |     0.004 |     1595 |       --- |             --- |
| Block RAM               |     0.011 |        2 |        60 |            3.33 |
| PLL                     |     0.102 |        1 |         2 |           50.00 |
| I/O                     |     0.484 |       23 |       100 |           23.00 |
| PS7                     |     1.277 |        1 |       --- |             --- |
| Static Power            |     0.143 |          |           |                 |
| Total                   |     2.032 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.042 |       0.034 |      0.008 |
| Vccaux    |       1.800 |     0.083 |       0.071 |      0.012 |
| Vcco33    |       3.300 |     0.137 |       0.136 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.698 |       0.663 |      0.034 |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                      | Constraint (ns) |
+--------------------+-----------------------------------------------------------------------------+-----------------+
| analog_adc_clk_p_i | analog_adc_clk_p_i                                                          |             8.0 |
| clk_fpga_0         | redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             8.0 |
| dac_2clk_out       | analog/adc_dac_clk/dac_2clk_out                                             |             4.0 |
| dac_2ph_out        | analog/adc_dac_clk/dac_2ph_out                                              |             4.0 |
| dac_clk_fb         | analog/adc_dac_clk/dac_clk_fb                                               |             8.0 |
| dac_clk_out        | analog/adc_dac_clk/dac_clk_out                                              |             8.0 |
+--------------------+-----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| top_red_pseudogen_dds                              |     1.890 |
|   analog                                           |     0.110 |
|     adc_dac_clk                                    |     0.104 |
|     dac                                            |     0.006 |
|   gene                                             |     0.001 |
|     pseudoGenRealHandComm                          |    <0.001 |
|     pseudoGenRealLogic                             |    <0.001 |
|     wb_pseudoGenReal_inst                          |    <0.001 |
|   nco                                              |     0.014 |
|     handle_comm                                    |    <0.001 |
|     nco_inst1                                      |     0.013 |
|       rom_12.rom_inst                              |     0.011 |
|     wb_nco_inst                                    |    <0.001 |
|   redpitaya_axi_wrapper00                          |     1.283 |
|     u0                                             |     1.283 |
|       proc_sys_reset_0                             |    <0.001 |
|         U0                                         |    <0.001 |
|           EXT_LPF                                  |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|           SEQ                                      |    <0.001 |
|             SEQ_COUNTER                            |    <0.001 |
|       processing_system7_0                         |     1.278 |
|         inst                                       |     1.278 |
|       processing_system7_0_axi_periph              |     0.005 |
|         s00_couplers                               |     0.005 |
|           auto_pc                                  |     0.005 |
|             inst                                   |     0.005 |
|               gen_axilite.gen_b2s_conv.axilite_b2s |     0.005 |
|                 RD.ar_channel_0                    |    <0.001 |
|                   ar_cmd_fsm_0                     |    <0.001 |
|                   cmd_translator_0                 |    <0.001 |
|                     incr_cmd_0                     |    <0.001 |
|                     wrap_cmd_0                     |    <0.001 |
|                 RD.r_channel_0                     |     0.001 |
|                   rd_data_fifo_0                   |    <0.001 |
|                   transaction_fifo_0               |    <0.001 |
|                 SI_REG                             |     0.002 |
|                   ar_pipe                          |    <0.001 |
|                   aw_pipe                          |    <0.001 |
|                   b_pipe                           |    <0.001 |
|                   r_pipe                           |    <0.001 |
|                 WR.aw_channel_0                    |    <0.001 |
|                   aw_cmd_fsm_0                     |    <0.001 |
|                   cmd_translator_0                 |    <0.001 |
|                     incr_cmd_0                     |    <0.001 |
|                     wrap_cmd_0                     |    <0.001 |
|                 WR.b_channel_0                     |    <0.001 |
|                   bid_fifo_0                       |    <0.001 |
|                   bresp_fifo_0                     |    <0.001 |
|   redpitaya_axi_wrapper00_axim_intercon            |    <0.001 |
+----------------------------------------------------+-----------+


