Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Inferring 13 clock-gating checks. (PTE-017)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Wed May 29 17:32:36 2019
****************************************

Warning: There are 1906 invalid end points for constrained paths. (UITE-416)

  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_ctl/i_a4stg_of_mask/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U25/Y (NBUFFX2_RVT)                     0.11       0.70 r
  U3/Y (DELLN1X2_RVT)                                     0.70       1.41 r
  fpu_add/fpu_add_ctl/U493/Y (INVX0_RVT)                  0.57       1.98 f
  fpu_add/fpu_add_ctl/U492/Y (NBUFFX2_RVT)                0.09       2.07 f
  fpu_add/fpu_add_ctl/U27/Y (INVX1_RVT)                   0.15       2.22 r
  fpu_add/fpu_add_ctl/i_a4stg_of_mask/U3/Y (INVX1_RVT)
                                                         12.28      14.50 f
  fpu_add/fpu_add_ctl/i_a4stg_of_mask/U2/Y (INVX1_RVT)
                                                          0.11      14.62 r
  fpu_add/fpu_add_ctl/i_a4stg_of_mask/U6/Y (NOR2X0_RVT)
                                                          0.15      14.77 f
  fpu_add/fpu_add_ctl/i_a4stg_of_mask/U7/Y (INVX1_RVT)
                                                          0.10      14.86 r
  fpu_add/fpu_add_ctl/i_a4stg_of_mask/U4/Y (OAI22X1_RVT)
                                                          0.10      14.96 f
  fpu_add/fpu_add_ctl/i_a4stg_of_mask/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      14.98 f
  data arrival time                                                 14.98

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_ctl/i_a4stg_of_mask/q_reg[0]/CLK (DFFX1_RVT)      14.90 r
  library setup time                                     -0.02      14.88
  data required time                                                14.88
  ------------------------------------------------------------------------------
  data required time                                                14.88
  data arrival time                                                -14.98
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_ctl/i_a2stg_sign2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U25/Y (NBUFFX2_RVT)                     0.11       0.70 r
  U3/Y (DELLN1X2_RVT)                                     0.70       1.41 r
  fpu_add/fpu_add_ctl/U493/Y (INVX0_RVT)                  0.57       1.98 f
  fpu_add/fpu_add_ctl/U492/Y (NBUFFX2_RVT)                0.09       2.07 f
  fpu_add/fpu_add_ctl/U27/Y (INVX1_RVT)                   0.15       2.22 r
  fpu_add/fpu_add_ctl/i_a2stg_sign2/U2/Y (IBUFFX2_RVT)
                                                         12.32      14.55 f
  fpu_add/fpu_add_ctl/i_a2stg_sign2/U3/Y (INVX0_RVT)      0.10      14.64 r
  fpu_add/fpu_add_ctl/i_a2stg_sign2/U5/Y (OR2X2_RVT)      0.13      14.77 r
  fpu_add/fpu_add_ctl/i_a2stg_sign2/U4/Y (INVX0_RVT)      0.09      14.86 f
  fpu_add/fpu_add_ctl/i_a2stg_sign2/U6/Y (AO22X1_RVT)     0.09      14.95 f
  fpu_add/fpu_add_ctl/i_a2stg_sign2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      14.96 f
  data arrival time                                                 14.96

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_ctl/i_a2stg_sign2/q_reg[0]/CLK (DFFX1_RVT)        14.90 r
  library setup time                                     -0.02      14.88
  data required time                                                14.88
  ------------------------------------------------------------------------------
  data required time                                                14.88
  data arrival time                                                -14.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[47]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U35/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U8/Y (IBUFFX2_RVT)       4.27      13.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[47]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.91 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[47]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[47]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U35/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U8/Y (IBUFFX2_RVT)       4.27      13.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.91 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[38]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U35/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U8/Y (IBUFFX2_RVT)       4.27      13.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[38]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.91 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[38]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[38]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[45]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U35/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U8/Y (IBUFFX2_RVT)       4.27      13.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[45]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.91 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[45]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[45]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[46]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U35/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U8/Y (IBUFFX2_RVT)       4.27      13.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[46]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.91 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[46]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[46]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[41]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U35/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U8/Y (IBUFFX2_RVT)       4.27      13.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[41]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.91 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[41]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[41]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[36]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U35/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U8/Y (IBUFFX2_RVT)       4.27      13.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[36]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.91 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[36]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[36]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U25/Y (NBUFFX2_RVT)                     0.11       0.70 r
  U3/Y (DELLN1X2_RVT)                                     0.70       1.41 r
  fpu_add/fpu_add_ctl/U493/Y (INVX0_RVT)                  0.57       1.98 f
  fpu_add/fpu_add_ctl/U492/Y (NBUFFX2_RVT)                0.09       2.07 f
  fpu_add/fpu_add_ctl/U27/Y (INVX1_RVT)                   0.15       2.22 r
  fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/U3/Y (INVX1_RVT)
                                                         12.28      14.50 f
  fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/U2/Y (INVX1_RVT)
                                                          0.11      14.62 r
  fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/U6/Y (OR2X1_RVT)
                                                          0.13      14.75 r
  fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/U5/Y (INVX1_RVT)
                                                          0.10      14.84 f
  fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/U4/Y (AO22X1_RVT)
                                                          0.09      14.93 f
  fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      14.94 f
  data arrival time                                                 14.94

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/q_reg[0]/CLK (DFFX1_RVT)      14.90 r
  library setup time                                     -0.02      14.88
  data required time                                                14.88
  ------------------------------------------------------------------------------
  data required time                                                14.88
  data arrival time                                                -14.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U25/Y (NBUFFX2_RVT)                     0.11       0.70 r
  U3/Y (DELLN1X2_RVT)                                     0.70       1.41 r
  fpu_add/fpu_add_ctl/U493/Y (INVX0_RVT)                  0.57       1.98 f
  fpu_add/fpu_add_ctl/U492/Y (NBUFFX2_RVT)                0.09       2.07 f
  fpu_add/fpu_add_ctl/U27/Y (INVX1_RVT)                   0.15       2.22 r
  fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/U3/Y (INVX1_RVT)
                                                         12.28      14.50 f
  fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/U2/Y (INVX1_RVT)
                                                          0.11      14.62 r
  fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/U7/Y (OR2X1_RVT)
                                                          0.13      14.75 r
  fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/U6/Y (INVX1_RVT)
                                                          0.10      14.84 f
  fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/U4/Y (AO22X1_RVT)
                                                          0.09      14.93 f
  fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      14.94 f
  data arrival time                                                 14.94

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/q_reg[0]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.02      14.88
  data required time                                                14.88
  ------------------------------------------------------------------------------
  data required time                                                14.88
  data arrival time                                                -14.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_ctl/i_add_of_out_tmp2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U25/Y (NBUFFX2_RVT)                     0.11       0.70 r
  U3/Y (DELLN1X2_RVT)                                     0.70       1.41 r
  fpu_add/fpu_add_ctl/U493/Y (INVX0_RVT)                  0.57       1.98 f
  fpu_add/fpu_add_ctl/U492/Y (NBUFFX2_RVT)                0.09       2.07 f
  fpu_add/fpu_add_ctl/U27/Y (INVX1_RVT)                   0.15       2.22 r
  fpu_add/fpu_add_ctl/i_add_of_out_tmp2/U4/Y (INVX1_RVT)
                                                         12.28      14.50 f
  fpu_add/fpu_add_ctl/i_add_of_out_tmp2/U3/Y (INVX1_RVT)
                                                          0.11      14.62 r
  fpu_add/fpu_add_ctl/i_add_of_out_tmp2/U7/Y (OR2X1_RVT)
                                                          0.13      14.75 r
  fpu_add/fpu_add_ctl/i_add_of_out_tmp2/U6/Y (INVX1_RVT)
                                                          0.10      14.84 f
  fpu_add/fpu_add_ctl/i_add_of_out_tmp2/U5/Y (AO22X1_RVT)
                                                          0.09      14.93 f
  fpu_add/fpu_add_ctl/i_add_of_out_tmp2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      14.94 f
  data arrival time                                                 14.94

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_ctl/i_add_of_out_tmp2/q_reg[0]/CLK (DFFX1_RVT)    14.90 r
  library setup time                                     -0.02      14.88
  data required time                                                14.88
  ------------------------------------------------------------------------------
  data required time                                                14.88
  data arrival time                                                -14.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U33/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U32/Y (IBUFFX2_RVT)      4.26      12.99 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.90 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]/D (DFFX1_RVT)
                                                          0.01      14.91 r
  data arrival time                                                 14.91

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.91
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U33/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U32/Y (IBUFFX2_RVT)      4.26      12.99 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.90 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]/D (DFFX1_RVT)
                                                          0.01      14.91 r
  data arrival time                                                 14.91

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.91
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U33/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U32/Y (IBUFFX2_RVT)      4.26      12.99 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.90 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]/D (DFFX1_RVT)
                                                          0.01      14.91 r
  data arrival time                                                 14.91

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.91
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[76]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U33/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U32/Y (IBUFFX2_RVT)      4.26      12.99 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[76]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.90 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[76]/D (DFFX1_RVT)
                                                          0.01      14.91 r
  data arrival time                                                 14.91

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[76]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.91
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[19]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U33/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U32/Y (IBUFFX2_RVT)      4.26      12.99 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[19]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.90 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[19]/D (DFFX1_RVT)
                                                          0.01      14.91 r
  data arrival time                                                 14.91

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[19]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.91
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U33/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U32/Y (IBUFFX2_RVT)      4.26      12.99 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.90 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]/D (DFFX1_RVT)
                                                          0.01      14.91 r
  data arrival time                                                 14.91

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.91
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.31 f
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.47 f
  fpu_rptr_groups/i_se_buf1/U1/Y (NBUFFX2_RVT)            0.11       0.58 f
  fpu_mul/i_m4stg_frac/U64/Y (NBUFFX2_RVT)                0.49       1.07 f
  fpu_mul/i_m4stg_frac/U177/Y (IBUFFX2_RVT)               0.53       1.60 r
  fpu_mul/i_m4stg_frac/U174/Y (IBUFFX2_RVT)               2.20       3.79 f
  fpu_mul/i_m4stg_frac/U172/Y (NBUFFX2_RVT)               2.90       6.69 f
  fpu_mul/i_m4stg_frac/U73/Y (INVX0_RVT)                  0.13       6.82 r
  fpu_mul/i_m4stg_frac/U74/Y (IBUFFX2_RVT)                1.18       8.00 f
  fpu_mul/i_m4stg_frac/a1sum_dff/U36/Y (IBUFFX2_RVT)      0.51       8.51 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U33/Y (NBUFFX2_RVT)      0.21       8.72 r
  fpu_mul/i_m4stg_frac/a1sum_dff/U32/Y (IBUFFX2_RVT)      4.26      12.99 f
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]/U3/Y (MUX21X1_RVT)
                                                          1.91      14.90 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]/D (DFFX1_RVT)
                                                          0.01      14.91 r
  data arrival time                                                 14.91

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.91
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[36]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U61/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[36]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[36]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[29]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U54/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[29]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[29]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[31]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U56/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[31]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[31]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[9]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U73/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[9]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[9]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[24]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U49/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[24]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[24]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U42/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[17]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[17]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[4]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U34/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[4]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[4]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[12]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U37/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[12]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[12]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[46]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U71/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[46]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[46]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[39]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U64/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[39]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[39]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U66/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[34]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U59/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[34]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[34]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[27]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U52/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[27]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[27]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[7]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U24/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[7]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[7]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[22]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U47/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[22]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[22]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[15]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U40/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[15]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[15]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U32/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[2]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[2]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[10]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U35/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[10]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[10]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[44]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U69/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[44]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[44]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[37]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U62/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[37]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[37]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[32]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U57/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[32]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[32]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[25]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U50/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[25]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[25]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[18]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U43/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[18]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[18]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[5]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U22/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[5]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[5]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[20]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U45/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[20]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[20]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[13]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U38/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[13]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[13]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U26/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[47]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U72/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[47]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[47]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[42]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U67/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[42]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[42]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[35]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U60/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[35]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[35]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[28]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U53/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[28]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[28]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[30]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U55/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[30]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[30]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[8]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U25/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[8]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[8]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[23]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U48/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[23]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[23]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[16]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U41/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[16]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[16]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U33/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[3]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[11]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U36/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[11]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[11]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[45]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U70/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[45]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[45]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[38]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U63/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[38]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[38]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[40]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U65/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[40]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[40]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[33]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U58/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[33]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[33]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[26]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U15/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U51/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[26]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[26]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[19]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U44/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[19]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[19]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U23/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[6]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[6]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[21]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U46/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[21]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[21]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[14]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U14/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U39/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[14]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[14]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[1]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U13/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U31/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[1]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[1]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[43]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U41/Y (INVX0_RVT)               0.16       3.10 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U2/Y (INVX0_RVT)
                                                          0.29       3.39 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.64 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U18/Y (OR2X4_RVT)
                                                          4.66       8.30 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U8/Y (INVX0_RVT)
                                                          0.48       8.78 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U7/Y (OR2X4_RVT)
                                                          1.52      10.30 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U16/Y (INVX1_RVT)
                                                          0.64      10.94 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/U68/Y (AO222X1_RVT)
                                                          3.88      14.82 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[43]/D (DFFX1_RVT)
                                                          0.01      14.84 r
  data arrival time                                                 14.84

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[43]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_ctl/i_add_nv_out/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U25/Y (NBUFFX2_RVT)                     0.11       0.70 r
  U3/Y (DELLN1X2_RVT)                                     0.70       1.41 r
  fpu_add/fpu_add_ctl/U493/Y (INVX0_RVT)                  0.57       1.98 f
  fpu_add/fpu_add_ctl/U492/Y (NBUFFX2_RVT)                0.09       2.07 f
  fpu_add/fpu_add_ctl/U27/Y (INVX1_RVT)                   0.15       2.22 r
  fpu_add/fpu_add_ctl/i_add_nv_out/U5/Y (NOR2X4_RVT)     12.36      14.59 f
  fpu_add/fpu_add_ctl/i_add_nv_out/U6/Y (INVX1_RVT)       0.10      14.68 r
  fpu_add/fpu_add_ctl/i_add_nv_out/U2/Y (AO22X1_RVT)      0.08      14.76 r
  fpu_add/fpu_add_ctl/i_add_nv_out/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      14.78 r
  data arrival time                                                 14.78

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_ctl/i_add_nv_out/q_reg[0]/CLK (DFFX1_RVT)         14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.78
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_ctl/i_a4stg_nv/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U25/Y (NBUFFX2_RVT)                     0.11       0.70 r
  U3/Y (DELLN1X2_RVT)                                     0.70       1.41 r
  fpu_add/fpu_add_ctl/U493/Y (INVX0_RVT)                  0.57       1.98 f
  fpu_add/fpu_add_ctl/U492/Y (NBUFFX2_RVT)                0.09       2.07 f
  fpu_add/fpu_add_ctl/U27/Y (INVX1_RVT)                   0.15       2.22 r
  fpu_add/fpu_add_ctl/i_a4stg_nv/U5/Y (NOR2X4_RVT)       12.36      14.59 f
  fpu_add/fpu_add_ctl/i_a4stg_nv/U6/Y (INVX1_RVT)         0.10      14.68 r
  fpu_add/fpu_add_ctl/i_a4stg_nv/U2/Y (AO22X1_RVT)        0.08      14.76 r
  fpu_add/fpu_add_ctl/i_a4stg_nv/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      14.78 r
  data arrival time                                                 14.78

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_ctl/i_a4stg_nv/q_reg[0]/CLK (DFFX1_RVT)           14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.78
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_ctl/i_a3stg_nv/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U25/Y (NBUFFX2_RVT)                     0.11       0.70 r
  U3/Y (DELLN1X2_RVT)                                     0.70       1.41 r
  fpu_add/fpu_add_ctl/U493/Y (INVX0_RVT)                  0.57       1.98 f
  fpu_add/fpu_add_ctl/U492/Y (NBUFFX2_RVT)                0.09       2.07 f
  fpu_add/fpu_add_ctl/U27/Y (INVX1_RVT)                   0.15       2.22 r
  fpu_add/fpu_add_ctl/i_a3stg_nv/U5/Y (NOR2X4_RVT)       12.36      14.59 f
  fpu_add/fpu_add_ctl/i_a3stg_nv/U6/Y (INVX1_RVT)         0.10      14.68 r
  fpu_add/fpu_add_ctl/i_a3stg_nv/U2/Y (AO22X1_RVT)        0.08      14.76 r
  fpu_add/fpu_add_ctl/i_a3stg_nv/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      14.78 r
  data arrival time                                                 14.78

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_ctl/i_a3stg_nv/q_reg[0]/CLK (DFFX1_RVT)           14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.78
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[9]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U28/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[9]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[9]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[10]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U29/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[10]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[10]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U22/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[3]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[3]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[14]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U14/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U33/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[14]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[14]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[18]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U14/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U37/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[18]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[18]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[23]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U14/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U42/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[23]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[23]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[27]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U15/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U46/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[27]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[27]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[30]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U15/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U49/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[30]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[30]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[31]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U15/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U50/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[31]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[31]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[34]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U15/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U53/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[34]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[34]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[35]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U15/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U54/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[35]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[35]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[36]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U16/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U55/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[36]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[36]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[39]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U16/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U58/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[39]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[39]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[40]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U16/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U59/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[40]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[40]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[41]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U16/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U60/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[41]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[41]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[46]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U16/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U65/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[46]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[46]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[47]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U16/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U66/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[47]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[47]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U19/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[0]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[4]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U23/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[4]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[4]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[12]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U14/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U31/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[12]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[12]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[7]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U26/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[7]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[7]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U21/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[2]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[2]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[5]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U24/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[5]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[5]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[13]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U14/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U32/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[13]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[13]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[8]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U27/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[8]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[8]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[11]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U30/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[11]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[11]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U25/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[6]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[6]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[1]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U13/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U20/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[1]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[1]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[15]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U14/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U34/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[15]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[15]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[16]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U3/Y (INVX0_RVT)                              0.08       0.32 r
  fpu_rptr_groups/U16/Y (NBUFFX2_RVT)                     0.16       0.48 r
  fpu_rptr_groups/U15/Y (NBUFFX2_RVT)                     0.11       0.59 r
  fpu_rptr_groups/U19/Y (NBUFFX2_RVT)                     0.11       0.71 r
  fpu_rptr_groups/i_inq_id_add_buf1/U3/Y (NBUFFX2_RVT)
                                                          0.11       0.82 r
  U4/Y (DELLN1X2_RVT)                                     1.42       2.24 r
  fpu_div/U4/Y (NBUFFX2_RVT)                              0.52       2.76 r
  fpu_div/fpu_div_frac_dp/U51/Y (INVX1_RVT)               0.17       2.93 f
  fpu_div/fpu_div_frac_dp/U42/Y (INVX0_RVT)               0.16       3.09 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U2/Y (INVX0_RVT)
                                                          0.18       3.27 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U5/Y (IBUFFX4_RVT)
                                                          0.25       3.52 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U18/Y (OR2X4_RVT)
                                                          4.66       8.18 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U8/Y (INVX0_RVT)
                                                          0.48       8.66 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U7/Y (OR2X4_RVT)
                                                          1.52      10.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U14/Y (INVX1_RVT)
                                                          0.64      10.83 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/U35/Y (AO222X1_RVT)
                                                          3.88      14.71 r
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[16]/D (DFFX1_RVT)
                                                          0.01      14.72 r
  data arrival time                                                 14.72

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[16]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Wed May 29 17:32:37 2019
****************************************

Warning: There are 1906 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/Q (SDFFX1_RVT)
                                                          0.19       0.29 f
  fpu_mul/fpu_mul_frac_dp/U626/Y (NAND4X0_RVT)            0.09       0.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U60/Y (AND2X1_RVT)      7.15       7.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U59/Y (AND2X1_RVT)      0.11       7.63 r
  fpu_mul/fpu_mul_frac_dp/add_476/U58/Y (AND2X1_RVT)      0.11       7.74 r
  fpu_mul/fpu_mul_frac_dp/add_476/U57/Y (AND2X1_RVT)      0.11       7.85 r
  fpu_mul/fpu_mul_frac_dp/add_476/U56/Y (AND2X1_RVT)      0.12       7.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U55/Y (AND2X1_RVT)      0.11       8.07 r
  fpu_mul/fpu_mul_frac_dp/add_476/U54/Y (AND2X1_RVT)      0.11       8.18 r
  fpu_mul/fpu_mul_frac_dp/add_476/U53/Y (AND2X1_RVT)      0.11       8.28 r
  fpu_mul/fpu_mul_frac_dp/add_476/U52/Y (AND2X1_RVT)      0.11       8.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U51/Y (AND2X1_RVT)      0.11       8.50 r
  fpu_mul/fpu_mul_frac_dp/add_476/U50/Y (AND2X1_RVT)      0.11       8.61 r
  fpu_mul/fpu_mul_frac_dp/add_476/U49/Y (AND2X1_RVT)      0.11       8.71 r
  fpu_mul/fpu_mul_frac_dp/add_476/U48/Y (AND2X1_RVT)      0.11       8.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U19/Y (AND2X1_RVT)      0.10       8.92 r
  fpu_mul/fpu_mul_frac_dp/add_476/U9/Y (AND2X1_RVT)       0.07       9.00 r
  fpu_mul/fpu_mul_frac_dp/add_476/U1_29/CO (FADDX1_RVT)
                                                          0.12       9.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U26/Y (AND2X1_RVT)      0.11       9.23 r
  fpu_mul/fpu_mul_frac_dp/add_476/U27/Y (AND2X1_RVT)      0.14       9.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U28/Y (AND2X1_RVT)      0.15       9.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U29/Y (AND2X1_RVT)      0.15       9.67 r
  fpu_mul/fpu_mul_frac_dp/add_476/U30/Y (AND2X1_RVT)      0.14       9.81 r
  fpu_mul/fpu_mul_frac_dp/add_476/U31/Y (AND2X1_RVT)      0.14       9.95 r
  fpu_mul/fpu_mul_frac_dp/add_476/U32/Y (AND2X1_RVT)      0.15      10.10 r
  fpu_mul/fpu_mul_frac_dp/add_476/U33/Y (AND2X1_RVT)      0.15      10.24 r
  fpu_mul/fpu_mul_frac_dp/add_476/U34/Y (AND2X1_RVT)      0.15      10.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U35/Y (AND2X1_RVT)      0.15      10.53 r
  fpu_mul/fpu_mul_frac_dp/add_476/U36/Y (AND2X1_RVT)      0.15      10.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U37/Y (AND2X1_RVT)      0.14      10.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U38/Y (AND2X1_RVT)      0.14      10.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U39/Y (AND2X1_RVT)      0.15      11.11 r
  fpu_mul/fpu_mul_frac_dp/add_476/U40/Y (AND2X1_RVT)      0.15      11.25 r
  fpu_mul/fpu_mul_frac_dp/add_476/U41/Y (AND2X1_RVT)      0.15      11.40 r
  fpu_mul/fpu_mul_frac_dp/add_476/U42/Y (AND2X1_RVT)      0.14      11.54 r
  fpu_mul/fpu_mul_frac_dp/add_476/U43/Y (AND2X1_RVT)      0.14      11.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U44/Y (AND2X1_RVT)      0.15      11.83 r
  fpu_mul/fpu_mul_frac_dp/add_476/U45/Y (AND2X1_RVT)      0.15      11.97 r
  fpu_mul/fpu_mul_frac_dp/add_476/U46/Y (AND2X1_RVT)      0.15      12.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U25/Y (AND2X1_RVT)      0.15      12.26 r
  fpu_mul/fpu_mul_exp_dp/U88/Y (NAND2X0_RVT)              2.03      14.30 f
  fpu_mul/fpu_mul_exp_dp/U75/Y (INVX0_RVT)                0.18      14.48 r
  fpu_mul/fpu_mul_exp_dp/U6/Y (NBUFFX2_RVT)               0.11      14.58 r
  fpu_mul/fpu_mul_exp_dp/U123/Y (AO221X1_RVT)             0.23      14.81 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/U15/Y (AO222X1_RVT)
                                                          0.12      14.93 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[3]/D (DFFX1_RVT)
                                                          0.01      14.94 r
  data arrival time                                                 14.94

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[3]/CLK (DFFX1_RVT)     14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[7]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/Q (SDFFX1_RVT)
                                                          0.19       0.29 f
  fpu_mul/fpu_mul_frac_dp/U626/Y (NAND4X0_RVT)            0.09       0.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U60/Y (AND2X1_RVT)      7.15       7.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U59/Y (AND2X1_RVT)      0.11       7.63 r
  fpu_mul/fpu_mul_frac_dp/add_476/U58/Y (AND2X1_RVT)      0.11       7.74 r
  fpu_mul/fpu_mul_frac_dp/add_476/U57/Y (AND2X1_RVT)      0.11       7.85 r
  fpu_mul/fpu_mul_frac_dp/add_476/U56/Y (AND2X1_RVT)      0.12       7.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U55/Y (AND2X1_RVT)      0.11       8.07 r
  fpu_mul/fpu_mul_frac_dp/add_476/U54/Y (AND2X1_RVT)      0.11       8.18 r
  fpu_mul/fpu_mul_frac_dp/add_476/U53/Y (AND2X1_RVT)      0.11       8.28 r
  fpu_mul/fpu_mul_frac_dp/add_476/U52/Y (AND2X1_RVT)      0.11       8.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U51/Y (AND2X1_RVT)      0.11       8.50 r
  fpu_mul/fpu_mul_frac_dp/add_476/U50/Y (AND2X1_RVT)      0.11       8.61 r
  fpu_mul/fpu_mul_frac_dp/add_476/U49/Y (AND2X1_RVT)      0.11       8.71 r
  fpu_mul/fpu_mul_frac_dp/add_476/U48/Y (AND2X1_RVT)      0.11       8.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U19/Y (AND2X1_RVT)      0.10       8.92 r
  fpu_mul/fpu_mul_frac_dp/add_476/U9/Y (AND2X1_RVT)       0.07       9.00 r
  fpu_mul/fpu_mul_frac_dp/add_476/U1_29/CO (FADDX1_RVT)
                                                          0.12       9.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U26/Y (AND2X1_RVT)      0.11       9.23 r
  fpu_mul/fpu_mul_frac_dp/add_476/U27/Y (AND2X1_RVT)      0.14       9.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U28/Y (AND2X1_RVT)      0.15       9.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U29/Y (AND2X1_RVT)      0.15       9.67 r
  fpu_mul/fpu_mul_frac_dp/add_476/U30/Y (AND2X1_RVT)      0.14       9.81 r
  fpu_mul/fpu_mul_frac_dp/add_476/U31/Y (AND2X1_RVT)      0.14       9.95 r
  fpu_mul/fpu_mul_frac_dp/add_476/U32/Y (AND2X1_RVT)      0.15      10.10 r
  fpu_mul/fpu_mul_frac_dp/add_476/U33/Y (AND2X1_RVT)      0.15      10.24 r
  fpu_mul/fpu_mul_frac_dp/add_476/U34/Y (AND2X1_RVT)      0.15      10.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U35/Y (AND2X1_RVT)      0.15      10.53 r
  fpu_mul/fpu_mul_frac_dp/add_476/U36/Y (AND2X1_RVT)      0.15      10.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U37/Y (AND2X1_RVT)      0.14      10.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U38/Y (AND2X1_RVT)      0.14      10.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U39/Y (AND2X1_RVT)      0.15      11.11 r
  fpu_mul/fpu_mul_frac_dp/add_476/U40/Y (AND2X1_RVT)      0.15      11.25 r
  fpu_mul/fpu_mul_frac_dp/add_476/U41/Y (AND2X1_RVT)      0.15      11.40 r
  fpu_mul/fpu_mul_frac_dp/add_476/U42/Y (AND2X1_RVT)      0.14      11.54 r
  fpu_mul/fpu_mul_frac_dp/add_476/U43/Y (AND2X1_RVT)      0.14      11.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U44/Y (AND2X1_RVT)      0.15      11.83 r
  fpu_mul/fpu_mul_frac_dp/add_476/U45/Y (AND2X1_RVT)      0.15      11.97 r
  fpu_mul/fpu_mul_frac_dp/add_476/U46/Y (AND2X1_RVT)      0.15      12.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U25/Y (AND2X1_RVT)      0.15      12.26 r
  fpu_mul/fpu_mul_exp_dp/U88/Y (NAND2X0_RVT)              2.03      14.30 f
  fpu_mul/fpu_mul_exp_dp/U75/Y (INVX0_RVT)                0.18      14.48 r
  fpu_mul/fpu_mul_exp_dp/U6/Y (NBUFFX2_RVT)               0.11      14.58 r
  fpu_mul/fpu_mul_exp_dp/U127/Y (AO221X1_RVT)             0.23      14.81 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/U19/Y (AO222X1_RVT)
                                                          0.12      14.93 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[7]/D (DFFX1_RVT)
                                                          0.01      14.94 r
  data arrival time                                                 14.94

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[7]/CLK (DFFX1_RVT)     14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[9]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/Q (SDFFX1_RVT)
                                                          0.19       0.29 f
  fpu_mul/fpu_mul_frac_dp/U626/Y (NAND4X0_RVT)            0.09       0.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U60/Y (AND2X1_RVT)      7.15       7.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U59/Y (AND2X1_RVT)      0.11       7.63 r
  fpu_mul/fpu_mul_frac_dp/add_476/U58/Y (AND2X1_RVT)      0.11       7.74 r
  fpu_mul/fpu_mul_frac_dp/add_476/U57/Y (AND2X1_RVT)      0.11       7.85 r
  fpu_mul/fpu_mul_frac_dp/add_476/U56/Y (AND2X1_RVT)      0.12       7.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U55/Y (AND2X1_RVT)      0.11       8.07 r
  fpu_mul/fpu_mul_frac_dp/add_476/U54/Y (AND2X1_RVT)      0.11       8.18 r
  fpu_mul/fpu_mul_frac_dp/add_476/U53/Y (AND2X1_RVT)      0.11       8.28 r
  fpu_mul/fpu_mul_frac_dp/add_476/U52/Y (AND2X1_RVT)      0.11       8.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U51/Y (AND2X1_RVT)      0.11       8.50 r
  fpu_mul/fpu_mul_frac_dp/add_476/U50/Y (AND2X1_RVT)      0.11       8.61 r
  fpu_mul/fpu_mul_frac_dp/add_476/U49/Y (AND2X1_RVT)      0.11       8.71 r
  fpu_mul/fpu_mul_frac_dp/add_476/U48/Y (AND2X1_RVT)      0.11       8.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U19/Y (AND2X1_RVT)      0.10       8.92 r
  fpu_mul/fpu_mul_frac_dp/add_476/U9/Y (AND2X1_RVT)       0.07       9.00 r
  fpu_mul/fpu_mul_frac_dp/add_476/U1_29/CO (FADDX1_RVT)
                                                          0.12       9.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U26/Y (AND2X1_RVT)      0.11       9.23 r
  fpu_mul/fpu_mul_frac_dp/add_476/U27/Y (AND2X1_RVT)      0.14       9.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U28/Y (AND2X1_RVT)      0.15       9.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U29/Y (AND2X1_RVT)      0.15       9.67 r
  fpu_mul/fpu_mul_frac_dp/add_476/U30/Y (AND2X1_RVT)      0.14       9.81 r
  fpu_mul/fpu_mul_frac_dp/add_476/U31/Y (AND2X1_RVT)      0.14       9.95 r
  fpu_mul/fpu_mul_frac_dp/add_476/U32/Y (AND2X1_RVT)      0.15      10.10 r
  fpu_mul/fpu_mul_frac_dp/add_476/U33/Y (AND2X1_RVT)      0.15      10.24 r
  fpu_mul/fpu_mul_frac_dp/add_476/U34/Y (AND2X1_RVT)      0.15      10.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U35/Y (AND2X1_RVT)      0.15      10.53 r
  fpu_mul/fpu_mul_frac_dp/add_476/U36/Y (AND2X1_RVT)      0.15      10.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U37/Y (AND2X1_RVT)      0.14      10.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U38/Y (AND2X1_RVT)      0.14      10.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U39/Y (AND2X1_RVT)      0.15      11.11 r
  fpu_mul/fpu_mul_frac_dp/add_476/U40/Y (AND2X1_RVT)      0.15      11.25 r
  fpu_mul/fpu_mul_frac_dp/add_476/U41/Y (AND2X1_RVT)      0.15      11.40 r
  fpu_mul/fpu_mul_frac_dp/add_476/U42/Y (AND2X1_RVT)      0.14      11.54 r
  fpu_mul/fpu_mul_frac_dp/add_476/U43/Y (AND2X1_RVT)      0.14      11.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U44/Y (AND2X1_RVT)      0.15      11.83 r
  fpu_mul/fpu_mul_frac_dp/add_476/U45/Y (AND2X1_RVT)      0.15      11.97 r
  fpu_mul/fpu_mul_frac_dp/add_476/U46/Y (AND2X1_RVT)      0.15      12.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U25/Y (AND2X1_RVT)      0.15      12.26 r
  fpu_mul/fpu_mul_exp_dp/U88/Y (NAND2X0_RVT)              2.03      14.30 f
  fpu_mul/fpu_mul_exp_dp/U75/Y (INVX0_RVT)                0.18      14.48 r
  fpu_mul/fpu_mul_exp_dp/U6/Y (NBUFFX2_RVT)               0.11      14.58 r
  fpu_mul/fpu_mul_exp_dp/U135/Y (AO221X1_RVT)             0.23      14.81 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/U22/Y (AO222X1_RVT)
                                                          0.12      14.93 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[9]/D (DFFX1_RVT)
                                                          0.01      14.94 r
  data arrival time                                                 14.94

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[9]/CLK (DFFX1_RVT)     14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/out_dff/q_reg[97]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/add_289/U4/Y (AND2X1_RVT)          0.49       0.78 r
  fpu_mul/i_m4stg_frac/add_289/U1_1/CO (FADDX1_RVT)       0.13       0.90 r
  fpu_mul/i_m4stg_frac/add_289/U1_2/CO (FADDX1_RVT)       0.13       1.04 r
  fpu_mul/i_m4stg_frac/add_289/U1_3/CO (FADDX1_RVT)       0.13       1.17 r
  fpu_mul/i_m4stg_frac/add_289/U1_4/CO (FADDX1_RVT)       0.13       1.30 r
  fpu_mul/i_m4stg_frac/add_289/U1_5/CO (FADDX1_RVT)       0.13       1.44 r
  fpu_mul/i_m4stg_frac/add_289/U1_6/CO (FADDX1_RVT)       0.13       1.57 r
  fpu_mul/i_m4stg_frac/add_289/U1_7/CO (FADDX1_RVT)       0.13       1.71 r
  fpu_mul/i_m4stg_frac/add_289/U1_8/CO (FADDX1_RVT)       0.13       1.84 r
  fpu_mul/i_m4stg_frac/add_289/U1_9/CO (FADDX1_RVT)       0.13       1.97 r
  fpu_mul/i_m4stg_frac/add_289/U1_10/CO (FADDX1_RVT)      0.13       2.11 r
  fpu_mul/i_m4stg_frac/add_289/U1_11/CO (FADDX1_RVT)      0.13       2.24 r
  fpu_mul/i_m4stg_frac/add_289/U1_12/CO (FADDX1_RVT)      0.13       2.37 r
  fpu_mul/i_m4stg_frac/add_289/U1_13/CO (FADDX1_RVT)      0.13       2.51 r
  fpu_mul/i_m4stg_frac/add_289/U1_14/CO (FADDX1_RVT)      0.13       2.64 r
  fpu_mul/i_m4stg_frac/add_289/U1_15/CO (FADDX1_RVT)      0.13       2.78 r
  fpu_mul/i_m4stg_frac/add_289/U1_16/CO (FADDX1_RVT)      0.13       2.91 r
  fpu_mul/i_m4stg_frac/add_289/U1_17/CO (FADDX1_RVT)      0.13       3.04 r
  fpu_mul/i_m4stg_frac/add_289/U1_18/CO (FADDX1_RVT)      0.13       3.18 r
  fpu_mul/i_m4stg_frac/add_289/U1_19/CO (FADDX1_RVT)      0.13       3.31 r
  fpu_mul/i_m4stg_frac/add_289/U1_20/CO (FADDX1_RVT)      0.13       3.44 r
  fpu_mul/i_m4stg_frac/add_289/U1_21/CO (FADDX1_RVT)      0.13       3.58 r
  fpu_mul/i_m4stg_frac/add_289/U1_22/CO (FADDX1_RVT)      0.13       3.71 r
  fpu_mul/i_m4stg_frac/add_289/U1_23/CO (FADDX1_RVT)      0.13       3.85 r
  fpu_mul/i_m4stg_frac/add_289/U1_24/CO (FADDX1_RVT)      0.13       3.98 r
  fpu_mul/i_m4stg_frac/add_289/U1_25/CO (FADDX1_RVT)      0.13       4.11 r
  fpu_mul/i_m4stg_frac/add_289/U1_26/CO (FADDX1_RVT)      0.13       4.25 r
  fpu_mul/i_m4stg_frac/add_289/U1_27/CO (FADDX1_RVT)      0.13       4.38 r
  fpu_mul/i_m4stg_frac/add_289/U1_28/CO (FADDX1_RVT)      0.13       4.51 r
  fpu_mul/i_m4stg_frac/add_289/U1_29/CO (FADDX1_RVT)      0.13       4.65 r
  fpu_mul/i_m4stg_frac/add_289/U1_30/CO (FADDX1_RVT)      0.13       4.78 r
  fpu_mul/i_m4stg_frac/add_289/U1_31/CO (FADDX1_RVT)      0.13       4.91 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1/Y (NBUFFX2_RVT)
                                                          0.48       5.39 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_0/CO (FADDX1_RVT)
                                                          0.13       5.51 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       5.65 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       5.78 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       5.91 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       6.04 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       6.18 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       6.31 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       6.44 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       6.58 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       6.71 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       6.84 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       6.98 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       7.11 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       7.24 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       7.37 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       7.51 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       7.64 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       7.77 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       7.91 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       8.04 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       8.17 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       8.31 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       8.44 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       8.57 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       8.71 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       8.84 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       8.97 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       9.10 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       9.24 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       9.37 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       9.50 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       9.64 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       9.77 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       9.90 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_34/CO (FADDX1_RVT)
                                                          0.13      10.04 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_35/CO (FADDX1_RVT)
                                                          0.13      10.17 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_36/CO (FADDX1_RVT)
                                                          0.13      10.30 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_37/CO (FADDX1_RVT)
                                                          0.13      10.43 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_38/CO (FADDX1_RVT)
                                                          0.13      10.57 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_39/CO (FADDX1_RVT)
                                                          0.13      10.70 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_40/CO (FADDX1_RVT)
                                                          0.13      10.83 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_41/CO (FADDX1_RVT)
                                                          0.13      10.97 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_42/CO (FADDX1_RVT)
                                                          0.13      11.10 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_43/CO (FADDX1_RVT)
                                                          0.13      11.23 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_44/CO (FADDX1_RVT)
                                                          0.13      11.37 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_45/CO (FADDX1_RVT)
                                                          0.13      11.50 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_46/CO (FADDX1_RVT)
                                                          0.13      11.63 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_47/CO (FADDX1_RVT)
                                                          0.13      11.76 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_48/CO (FADDX1_RVT)
                                                          0.13      11.90 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_49/CO (FADDX1_RVT)
                                                          0.13      12.03 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_50/CO (FADDX1_RVT)
                                                          0.13      12.16 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_51/CO (FADDX1_RVT)
                                                          0.13      12.30 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_52/CO (FADDX1_RVT)
                                                          0.13      12.43 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_53/CO (FADDX1_RVT)
                                                          0.13      12.56 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_54/CO (FADDX1_RVT)
                                                          0.13      12.70 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_55/CO (FADDX1_RVT)
                                                          0.13      12.83 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_56/CO (FADDX1_RVT)
                                                          0.13      12.96 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_57/CO (FADDX1_RVT)
                                                          0.13      13.09 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_58/CO (FADDX1_RVT)
                                                          0.13      13.23 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_59/CO (FADDX1_RVT)
                                                          0.13      13.36 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_60/CO (FADDX1_RVT)
                                                          0.13      13.49 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_61/CO (FADDX1_RVT)
                                                          0.13      13.63 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_62/CO (FADDX1_RVT)
                                                          0.13      13.76 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_63/CO (FADDX1_RVT)
                                                          0.13      13.89 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_64/CO (FADDX1_RVT)
                                                          0.13      14.02 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_65/Y (XOR3X2_RVT)
                                                          0.11      14.13 f
  fpu_mul/i_m4stg_frac/U333/Y (XOR2X1_RVT)                0.66      14.78 f
  fpu_mul/i_m4stg_frac/out_dff/q_reg[97]/D (SDFFX1_RVT)
                                                          0.09      14.87 f
  data arrival time                                                 14.87

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/out_dff/q_reg[97]/CLK (SDFFX1_RVT)           14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[5]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/Q (SDFFX1_RVT)     0.19       0.29 f
  fpu_in/U3/Y (INVX0_RVT)                                 0.16       0.45 r
  fpu_in/U4/Y (INVX1_RVT)                                 0.04       0.49 f
  fpu_in/fpu_in_ctl/U13/Y (AND3X1_RVT)                    2.26       2.75 f
  fpu_in/fpu_in_ctl/U35/Y (AND3X1_RVT)                    0.11       2.87 f
  fpu_in/fpu_in_ctl/U129/Y (AO21X1_RVT)                   0.10       2.97 f
  fpu_in/fpu_in_ctl/U33/Y (AND3X1_RVT)                    0.08       3.05 f
  fpu_in/fpu_in_dp/U41/Y (INVX0_RVT)                      0.30       3.36 r
  fpu_in/fpu_in_dp/U58/Y (IBUFFX2_RVT)                    0.33       3.69 f
  fpu_in/fpu_in_dp/U233/Y (AO222X1_RVT)                   4.78       8.47 f
  fpu_add/fpu_add_exp_dp/U71/Y (IBUFFX2_RVT)              6.32      14.79 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/U20/Y (AO222X1_RVT)
                                                          0.11      14.90 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[5]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[5]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/Q (SDFFX1_RVT)     0.19       0.29 f
  fpu_in/U3/Y (INVX0_RVT)                                 0.16       0.45 r
  fpu_in/U4/Y (INVX1_RVT)                                 0.04       0.49 f
  fpu_in/fpu_in_ctl/U13/Y (AND3X1_RVT)                    2.26       2.75 f
  fpu_in/fpu_in_ctl/U35/Y (AND3X1_RVT)                    0.11       2.87 f
  fpu_in/fpu_in_ctl/U129/Y (AO21X1_RVT)                   0.10       2.97 f
  fpu_in/fpu_in_ctl/U33/Y (AND3X1_RVT)                    0.08       3.05 f
  fpu_in/fpu_in_dp/U41/Y (INVX0_RVT)                      0.30       3.36 r
  fpu_in/fpu_in_dp/U58/Y (IBUFFX2_RVT)                    0.33       3.69 f
  fpu_in/fpu_in_dp/U230/Y (AO222X1_RVT)                   4.78       8.47 f
  fpu_add/fpu_add_exp_dp/U69/Y (IBUFFX2_RVT)              6.32      14.79 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/U19/Y (AO222X1_RVT)
                                                          0.11      14.90 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/Q (SDFFX1_RVT)     0.19       0.29 f
  fpu_in/U3/Y (INVX0_RVT)                                 0.16       0.45 r
  fpu_in/U4/Y (INVX1_RVT)                                 0.04       0.49 f
  fpu_in/fpu_in_ctl/U13/Y (AND3X1_RVT)                    2.26       2.75 f
  fpu_in/fpu_in_ctl/U35/Y (AND3X1_RVT)                    0.11       2.87 f
  fpu_in/fpu_in_ctl/U129/Y (AO21X1_RVT)                   0.10       2.97 f
  fpu_in/fpu_in_ctl/U33/Y (AND3X1_RVT)                    0.08       3.05 f
  fpu_in/fpu_in_dp/U41/Y (INVX0_RVT)                      0.30       3.36 r
  fpu_in/fpu_in_dp/U58/Y (IBUFFX2_RVT)                    0.33       3.69 f
  fpu_in/fpu_in_dp/U234/Y (AO222X1_RVT)                   4.78       8.47 f
  fpu_add/fpu_add_exp_dp/U72/Y (IBUFFX2_RVT)              6.32      14.79 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/U13/Y (AO222X1_RVT)
                                                          0.11      14.90 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[6]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[6]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[4]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/Q (SDFFX1_RVT)     0.19       0.29 f
  fpu_in/U3/Y (INVX0_RVT)                                 0.16       0.45 r
  fpu_in/U4/Y (INVX1_RVT)                                 0.04       0.49 f
  fpu_in/fpu_in_ctl/U13/Y (AND3X1_RVT)                    2.26       2.75 f
  fpu_in/fpu_in_ctl/U35/Y (AND3X1_RVT)                    0.11       2.87 f
  fpu_in/fpu_in_ctl/U129/Y (AO21X1_RVT)                   0.10       2.97 f
  fpu_in/fpu_in_ctl/U33/Y (AND3X1_RVT)                    0.08       3.05 f
  fpu_in/fpu_in_dp/U41/Y (INVX0_RVT)                      0.30       3.36 r
  fpu_in/fpu_in_dp/U58/Y (IBUFFX2_RVT)                    0.33       3.69 f
  fpu_in/fpu_in_dp/U231/Y (AO222X1_RVT)                   4.78       8.47 f
  fpu_add/fpu_add_exp_dp/U70/Y (IBUFFX2_RVT)              6.32      14.79 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/U12/Y (AO222X1_RVT)
                                                          0.11      14.90 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[4]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[4]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[7]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/Q (SDFFX1_RVT)     0.19       0.29 f
  fpu_in/U3/Y (INVX0_RVT)                                 0.16       0.45 r
  fpu_in/U4/Y (INVX1_RVT)                                 0.04       0.49 f
  fpu_in/fpu_in_ctl/U13/Y (AND3X1_RVT)                    2.26       2.75 f
  fpu_in/fpu_in_ctl/U35/Y (AND3X1_RVT)                    0.11       2.87 f
  fpu_in/fpu_in_ctl/U129/Y (AO21X1_RVT)                   0.10       2.97 f
  fpu_in/fpu_in_ctl/U33/Y (AND3X1_RVT)                    0.08       3.05 f
  fpu_in/fpu_in_dp/U41/Y (INVX0_RVT)                      0.30       3.36 r
  fpu_in/fpu_in_dp/U58/Y (IBUFFX2_RVT)                    0.33       3.69 f
  fpu_in/fpu_in_dp/U111/Y (AO222X1_RVT)                   4.78       8.47 f
  fpu_add/fpu_add_exp_dp/U65/Y (IBUFFX2_RVT)              6.32      14.79 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/U15/Y (AO222X1_RVT)
                                                          0.11      14.90 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[7]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[7]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[10]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/Q (SDFFX1_RVT)     0.19       0.29 f
  fpu_in/U3/Y (INVX0_RVT)                                 0.16       0.45 r
  fpu_in/U4/Y (INVX1_RVT)                                 0.04       0.49 f
  fpu_in/fpu_in_ctl/U13/Y (AND3X1_RVT)                    2.26       2.75 f
  fpu_in/fpu_in_ctl/U35/Y (AND3X1_RVT)                    0.11       2.87 f
  fpu_in/fpu_in_ctl/U129/Y (AO21X1_RVT)                   0.10       2.97 f
  fpu_in/fpu_in_ctl/U33/Y (AND3X1_RVT)                    0.08       3.05 f
  fpu_in/fpu_in_dp/U41/Y (INVX0_RVT)                      0.30       3.36 r
  fpu_in/fpu_in_dp/U58/Y (IBUFFX2_RVT)                    0.33       3.69 f
  fpu_in/fpu_in_dp/U114/Y (AO222X1_RVT)                   4.78       8.47 f
  fpu_add/fpu_add_exp_dp/U68/Y (IBUFFX2_RVT)              6.32      14.79 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/U18/Y (AO222X1_RVT)
                                                          0.11      14.90 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[10]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[10]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[8]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/Q (SDFFX1_RVT)     0.19       0.29 f
  fpu_in/U3/Y (INVX0_RVT)                                 0.16       0.45 r
  fpu_in/U4/Y (INVX1_RVT)                                 0.04       0.49 f
  fpu_in/fpu_in_ctl/U13/Y (AND3X1_RVT)                    2.26       2.75 f
  fpu_in/fpu_in_ctl/U35/Y (AND3X1_RVT)                    0.11       2.87 f
  fpu_in/fpu_in_ctl/U129/Y (AO21X1_RVT)                   0.10       2.97 f
  fpu_in/fpu_in_ctl/U33/Y (AND3X1_RVT)                    0.08       3.05 f
  fpu_in/fpu_in_dp/U41/Y (INVX0_RVT)                      0.30       3.36 r
  fpu_in/fpu_in_dp/U58/Y (IBUFFX2_RVT)                    0.33       3.69 f
  fpu_in/fpu_in_dp/U112/Y (AO222X1_RVT)                   4.78       8.47 f
  fpu_add/fpu_add_exp_dp/U66/Y (IBUFFX2_RVT)              6.32      14.79 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/U16/Y (AO222X1_RVT)
                                                          0.11      14.90 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[8]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[8]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[9]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/Q (SDFFX1_RVT)     0.19       0.29 f
  fpu_in/U3/Y (INVX0_RVT)                                 0.16       0.45 r
  fpu_in/U4/Y (INVX1_RVT)                                 0.04       0.49 f
  fpu_in/fpu_in_ctl/U13/Y (AND3X1_RVT)                    2.26       2.75 f
  fpu_in/fpu_in_ctl/U35/Y (AND3X1_RVT)                    0.11       2.87 f
  fpu_in/fpu_in_ctl/U129/Y (AO21X1_RVT)                   0.10       2.97 f
  fpu_in/fpu_in_ctl/U33/Y (AND3X1_RVT)                    0.08       3.05 f
  fpu_in/fpu_in_dp/U41/Y (INVX0_RVT)                      0.30       3.36 r
  fpu_in/fpu_in_dp/U58/Y (IBUFFX2_RVT)                    0.33       3.69 f
  fpu_in/fpu_in_dp/U113/Y (AO222X1_RVT)                   4.78       8.47 f
  fpu_add/fpu_add_exp_dp/U67/Y (IBUFFX2_RVT)              6.32      14.79 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/U17/Y (AO222X1_RVT)
                                                          0.11      14.90 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[9]/D (DFFX1_RVT)
                                                          0.01      14.92 r
  data arrival time                                                 14.92

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[9]/CLK (DFFX1_RVT)
                                                                    14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/Q (SDFFX1_RVT)
                                                          0.19       0.29 f
  fpu_mul/fpu_mul_frac_dp/U626/Y (NAND4X0_RVT)            0.09       0.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U60/Y (AND2X1_RVT)      7.15       7.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U59/Y (AND2X1_RVT)      0.11       7.63 r
  fpu_mul/fpu_mul_frac_dp/add_476/U58/Y (AND2X1_RVT)      0.11       7.74 r
  fpu_mul/fpu_mul_frac_dp/add_476/U57/Y (AND2X1_RVT)      0.11       7.85 r
  fpu_mul/fpu_mul_frac_dp/add_476/U56/Y (AND2X1_RVT)      0.12       7.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U55/Y (AND2X1_RVT)      0.11       8.07 r
  fpu_mul/fpu_mul_frac_dp/add_476/U54/Y (AND2X1_RVT)      0.11       8.18 r
  fpu_mul/fpu_mul_frac_dp/add_476/U53/Y (AND2X1_RVT)      0.11       8.28 r
  fpu_mul/fpu_mul_frac_dp/add_476/U52/Y (AND2X1_RVT)      0.11       8.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U51/Y (AND2X1_RVT)      0.11       8.50 r
  fpu_mul/fpu_mul_frac_dp/add_476/U50/Y (AND2X1_RVT)      0.11       8.61 r
  fpu_mul/fpu_mul_frac_dp/add_476/U49/Y (AND2X1_RVT)      0.11       8.71 r
  fpu_mul/fpu_mul_frac_dp/add_476/U48/Y (AND2X1_RVT)      0.11       8.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U19/Y (AND2X1_RVT)      0.10       8.92 r
  fpu_mul/fpu_mul_frac_dp/add_476/U9/Y (AND2X1_RVT)       0.07       9.00 r
  fpu_mul/fpu_mul_frac_dp/add_476/U1_29/CO (FADDX1_RVT)
                                                          0.12       9.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U26/Y (AND2X1_RVT)      0.11       9.23 r
  fpu_mul/fpu_mul_frac_dp/add_476/U27/Y (AND2X1_RVT)      0.14       9.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U28/Y (AND2X1_RVT)      0.15       9.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U29/Y (AND2X1_RVT)      0.15       9.67 r
  fpu_mul/fpu_mul_frac_dp/add_476/U30/Y (AND2X1_RVT)      0.14       9.81 r
  fpu_mul/fpu_mul_frac_dp/add_476/U31/Y (AND2X1_RVT)      0.14       9.95 r
  fpu_mul/fpu_mul_frac_dp/add_476/U32/Y (AND2X1_RVT)      0.15      10.10 r
  fpu_mul/fpu_mul_frac_dp/add_476/U33/Y (AND2X1_RVT)      0.15      10.24 r
  fpu_mul/fpu_mul_frac_dp/add_476/U34/Y (AND2X1_RVT)      0.15      10.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U35/Y (AND2X1_RVT)      0.15      10.53 r
  fpu_mul/fpu_mul_frac_dp/add_476/U36/Y (AND2X1_RVT)      0.15      10.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U37/Y (AND2X1_RVT)      0.14      10.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U38/Y (AND2X1_RVT)      0.14      10.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U39/Y (AND2X1_RVT)      0.15      11.11 r
  fpu_mul/fpu_mul_frac_dp/add_476/U40/Y (AND2X1_RVT)      0.15      11.25 r
  fpu_mul/fpu_mul_frac_dp/add_476/U41/Y (AND2X1_RVT)      0.15      11.40 r
  fpu_mul/fpu_mul_frac_dp/add_476/U42/Y (AND2X1_RVT)      0.14      11.54 r
  fpu_mul/fpu_mul_frac_dp/add_476/U43/Y (AND2X1_RVT)      0.14      11.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U44/Y (AND2X1_RVT)      0.15      11.83 r
  fpu_mul/fpu_mul_frac_dp/add_476/U45/Y (AND2X1_RVT)      0.15      11.97 r
  fpu_mul/fpu_mul_frac_dp/add_476/U46/Y (AND2X1_RVT)      0.15      12.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U25/Y (AND2X1_RVT)      0.15      12.26 r
  fpu_mul/fpu_mul_exp_dp/U88/Y (NAND2X0_RVT)              2.03      14.30 f
  fpu_mul/fpu_mul_exp_dp/U76/Y (INVX0_RVT)                0.19      14.48 r
  fpu_mul/fpu_mul_exp_dp/U41/Y (AOI222X1_RVT)             0.26      14.75 f
  fpu_mul/fpu_mul_exp_dp/U40/Y (INVX0_RVT)                0.04      14.78 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/U20/Y (AO222X1_RVT)
                                                          0.11      14.90 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      14.91 r
  data arrival time                                                 14.91

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[0]/CLK (DFFX1_RVT)     14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.91
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[24]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_17_/p1/U5/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_17_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_18_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_18_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_18_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_24_/U2/Y (XOR2X2_RVT)
                                                          0.19      13.88 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_24_/U3/Y (XOR2X2_RVT)
                                                          0.20      14.08 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_24_/U1/Y (INVX0_RVT)
                                                          0.11      14.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_24_/U4/Y (XNOR3X2_RVT)
                                                          0.18      14.37 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_24_/U2/Y (INVX0_RVT)
                                                          0.13      14.50 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_24_/U6/Y (XNOR2X1_RVT)
                                                          0.21      14.71 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[24]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.89 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[24]/D (DFFX1_RVT)
                                                          0.01      14.90 r
  data arrival time                                                 14.90

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[24]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.90
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[87]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U1/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U91/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[87]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[87]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[7]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U9/Y (AO22X1_RVT)        3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[7]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[7]/CLK (SDFFX1_RVT)          14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U102/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U11/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[2]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[2]/CLK (SDFFX1_RVT)          14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[78]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U102/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U82/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[78]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[78]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[79]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U83/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[79]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[79]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[81]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U85/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[81]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[81]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[36]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U40/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[36]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[36]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[29]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U33/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[29]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[29]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[31]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U35/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[31]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[31]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U102/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U21/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[17]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[17]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[60]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U102/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U64/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[60]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[60]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[53]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U102/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U57/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[53]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[53]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[46]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U1/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U50/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[46]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[46]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[27]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U31/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[27]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[27]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[63]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U67/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[63]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[63]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[56]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U60/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[56]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[56]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[51]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U102/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U55/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[51]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[51]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[44]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U102/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U48/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[44]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[44]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[37]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U1/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U41/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[37]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[37]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[85]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U102/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U89/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[85]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[85]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[18]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U22/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[18]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[18]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[80]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U1/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U84/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[80]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[80]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[61]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U65/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[61]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[61]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[54]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U58/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[54]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[54]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[47]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U51/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[47]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[47]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[88]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U92/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[88]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[88]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[35]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U102/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U39/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[35]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[35]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[28]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U1/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U32/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[28]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[28]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U1/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U13/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[3]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[3]/CLK (SDFFX1_RVT)          14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[52]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U56/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[52]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[52]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[45]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U49/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[45]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[45]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[38]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U42/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[38]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[38]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[86]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U90/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[86]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[86]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[26]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U102/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U30/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[26]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[26]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[19]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U1/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U23/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[19]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[19]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[62]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U1/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U66/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[62]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[62]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[55]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U1/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U59/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[55]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[55]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[22]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U26/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[22]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[22]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[20]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U24/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[20]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[20]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[21]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U1/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U25/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[21]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[21]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[93]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U97/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[93]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[93]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[94]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U1/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U98/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[94]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[94]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[92]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U102/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U96/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[92]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[92]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[95]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U99/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[95]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[95]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[10]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U2/Y (INVX0_RVT)         3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U103/Y (AO22X1_RVT)      3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[10]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[10]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[16]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U101/Y (INVX0_RVT)       3.28      10.78 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U20/Y (AO22X1_RVT)       3.96      14.75 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[16]/D (SDFFX1_RVT)
                                                          0.09      14.83 r
  data arrival time                                                 14.83

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[16]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[15]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_/p1/U5/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_9_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_9_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_9_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_15_/U2/Y (XOR2X2_RVT)
                                                          0.19      13.88 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_15_/U4/Y (XOR2X2_RVT)
                                                          0.21      14.09 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_15_/U1/Y (INVX1_RVT)
                                                          0.11      14.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_15_/U3/Y (XNOR3X2_RVT)
                                                          0.18      14.37 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_15_/U2/Y (INVX1_RVT)
                                                          0.12      14.50 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_15_/U6/Y (XNOR2X1_RVT)
                                                          0.21      14.70 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[15]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.88 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[15]/D (DFFX1_RVT)
                                                          0.01      14.89 r
  data arrival time                                                 14.89

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[15]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.89
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[20]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_13_/p1/U4/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_13_/p1/U3/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_14_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_14_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_14_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_20_/U1/Y (XOR2X2_RVT)
                                                          0.19      13.88 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U4/Y (XOR2X2_RVT)
                                                          0.21      14.09 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U2/Y (INVX1_RVT)
                                                          0.11      14.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U3/Y (XNOR3X2_RVT)
                                                          0.18      14.37 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U1/Y (INVX1_RVT)
                                                          0.12      14.50 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U6/Y (XNOR2X1_RVT)
                                                          0.21      14.70 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[20]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.88 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[20]/D (DFFX1_RVT)
                                                          0.01      14.89 r
  data arrival time                                                 14.89

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[20]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.89
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[21]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_14_/p1/U5/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_14_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_15_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_15_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_15_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_21_/U2/Y (XOR2X2_RVT)
                                                          0.19      13.88 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U3/Y (XOR2X2_RVT)
                                                          0.21      14.09 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U2/Y (INVX1_RVT)
                                                          0.11      14.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U4/Y (XNOR3X2_RVT)
                                                          0.18      14.37 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U1/Y (INVX1_RVT)
                                                          0.12      14.50 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U6/Y (XNOR2X1_RVT)
                                                          0.21      14.70 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[21]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.88 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[21]/D (DFFX1_RVT)
                                                          0.01      14.89 r
  data arrival time                                                 14.89

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[21]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.89
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[18]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_11_/p1/U5/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_11_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_12_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_12_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_12_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_18_/U2/Y (XOR2X2_RVT)
                                                          0.20      13.89 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_18_/U4/Y (XOR2X2_RVT)
                                                          0.19      14.08 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_18_/U3/Y (INVX0_RVT)
                                                          0.11      14.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_18_/U1/Y (XNOR3X2_RVT)
                                                          0.18      14.37 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_18_/U2/Y (INVX1_RVT)
                                                          0.12      14.49 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_18_/U6/Y (XNOR2X1_RVT)
                                                          0.21      14.70 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[18]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.88 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[18]/D (DFFX1_RVT)
                                                          0.01      14.89 r
  data arrival time                                                 14.89

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[18]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.89
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[22]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_15_/p1/U5/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_15_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_16_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_16_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_16_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_22_/U1/Y (XOR2X2_RVT)
                                                          0.20      13.89 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_22_/U4/Y (XOR2X2_RVT)
                                                          0.19      14.08 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_22_/U1/Y (INVX0_RVT)
                                                          0.11      14.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_22_/U2/Y (XNOR3X2_RVT)
                                                          0.18      14.37 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_22_/U3/Y (INVX1_RVT)
                                                          0.12      14.49 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_22_/U6/Y (XNOR2X1_RVT)
                                                          0.21      14.70 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[22]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.88 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[22]/D (DFFX1_RVT)
                                                          0.01      14.89 r
  data arrival time                                                 14.89

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[22]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.89
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[26]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_19_/p1/U5/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_19_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_20_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_20_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_20_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_26_/U2/Y (XOR2X2_RVT)
                                                          0.19      13.88 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_26_/U3/Y (XOR2X2_RVT)
                                                          0.19      14.07 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_26_/U1/Y (INVX1_RVT)
                                                          0.11      14.18 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_26_/U4/Y (XNOR3X2_RVT)
                                                          0.18      14.36 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_26_/U2/Y (INVX0_RVT)
                                                          0.13      14.48 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_26_/U6/Y (XNOR2X1_RVT)
                                                          0.21      14.69 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[26]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.87 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[26]/D (DFFX1_RVT)
                                                          0.01      14.88 r
  data arrival time                                                 14.88

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[26]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.88
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[23]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_16_/p1/U5/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_16_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_17_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_17_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_17_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_23_/U2/Y (XOR2X2_RVT)
                                                          0.19      13.88 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_23_/U4/Y (XOR2X2_RVT)
                                                          0.19      14.07 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_23_/U1/Y (INVX1_RVT)
                                                          0.11      14.18 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_23_/U2/Y (XNOR3X2_RVT)
                                                          0.18      14.36 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_23_/U3/Y (INVX0_RVT)
                                                          0.13      14.48 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_23_/U6/Y (XNOR2X1_RVT)
                                                          0.21      14.69 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[23]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.87 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[23]/D (DFFX1_RVT)
                                                          0.01      14.88 r
  data arrival time                                                 14.88

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[23]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.88
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[19]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_12_/p1/U4/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_12_/p1/U3/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_13_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_13_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_13_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_19_/U2/Y (XOR2X2_RVT)
                                                          0.19      13.88 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U4/Y (XOR2X2_RVT)
                                                          0.19      14.07 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U1/Y (INVX1_RVT)
                                                          0.11      14.18 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U2/Y (XNOR3X2_RVT)
                                                          0.18      14.36 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U3/Y (INVX1_RVT)
                                                          0.12      14.48 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U6/Y (XNOR2X1_RVT)
                                                          0.21      14.69 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[19]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.87 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[19]/D (DFFX1_RVT)
                                                          0.01      14.88 r
  data arrival time                                                 14.88

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[19]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.88
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[16]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_9_/p1/U4/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_9_/p1/U3/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_10_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_10_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_10_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_16_/U1/Y (XOR2X2_RVT)
                                                          0.19      13.88 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_16_/U4/Y (XOR2X2_RVT)
                                                          0.19      14.07 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_16_/U1/Y (INVX1_RVT)
                                                          0.11      14.18 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_16_/U2/Y (XNOR3X2_RVT)
                                                          0.18      14.36 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_16_/U3/Y (INVX1_RVT)
                                                          0.12      14.48 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_16_/U6/Y (XNOR2X1_RVT)
                                                          0.21      14.69 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[16]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.87 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[16]/D (DFFX1_RVT)
                                                          0.01      14.88 r
  data arrival time                                                 14.88

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[16]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.88
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[32]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_25_/p1/U4/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_25_/p1/U3/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_26_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_26_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_26_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_32_/U2/Y (XOR2X2_RVT)
                                                          0.19      13.88 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_32_/U2/Y (XOR2X2_RVT)
                                                          0.19      14.07 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_32_/U1/Y (INVX1_RVT)
                                                          0.11      14.18 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_32_/U3/Y (XNOR3X2_RVT)
                                                          0.18      14.36 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_32_/U7/Y (INVX1_RVT)
                                                          0.12      14.48 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_32_/U5/Y (XNOR2X1_RVT)
                                                          0.21      14.69 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[32]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.87 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[32]/D (DFFX1_RVT)
                                                          0.01      14.88 r
  data arrival time                                                 14.88

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[32]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.88
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[31]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_/p1/U5/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_25_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_25_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_25_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_31_/U1/Y (XOR2X2_RVT)
                                                          0.19      13.88 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_31_/U2/Y (XOR2X2_RVT)
                                                          0.19      14.07 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_31_/U1/Y (INVX1_RVT)
                                                          0.11      14.18 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_31_/U3/Y (XNOR3X2_RVT)
                                                          0.18      14.36 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_31_/U7/Y (INVX1_RVT)
                                                          0.12      14.48 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_31_/U5/Y (XNOR2X1_RVT)
                                                          0.21      14.69 r
  fpu_mul/i_m4stg_frac/a0sum_dff/U5/Y (MUX21X1_RVT)       0.17      14.86 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[31]/D (DFFX1_RVT)
                                                          0.01      14.88 r
  data arrival time                                                 14.88

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[31]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.88
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[25]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_18_/p1/U5/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_18_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_19_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      13.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_19_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_19_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.69 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_25_/U2/Y (XOR2X2_RVT)
                                                          0.19      13.88 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_25_/U2/Y (XOR2X2_RVT)
                                                          0.19      14.07 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_25_/U1/Y (INVX1_RVT)
                                                          0.11      14.18 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_25_/U3/Y (XNOR3X2_RVT)
                                                          0.18      14.36 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_25_/U7/Y (INVX1_RVT)
                                                          0.12      14.48 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_25_/U5/Y (XNOR2X1_RVT)
                                                          0.21      14.69 r
  fpu_mul/i_m4stg_frac/a0sum_dff/U10/Y (MUX21X1_RVT)      0.17      14.86 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[25]/D (DFFX1_RVT)
                                                          0.01      14.88 r
  data arrival time                                                 14.88

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[25]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.88
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[30]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_/p1/U5/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_/p1/U1/Y (OAI22X1_RVT)
                                                          0.15      13.24 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      13.44 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      13.67 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_30_/U2/Y (XOR2X2_RVT)
                                                          0.20      13.87 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_30_/U2/Y (XOR2X2_RVT)
                                                          0.19      14.06 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_30_/U1/Y (INVX1_RVT)
                                                          0.11      14.17 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_30_/U3/Y (XNOR3X2_RVT)
                                                          0.18      14.35 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_30_/U7/Y (INVX1_RVT)
                                                          0.12      14.47 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_30_/U5/Y (XNOR2X1_RVT)
                                                          0.21      14.68 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[30]/U3/Y (MUX21X1_RVT)
                                                          0.18      14.86 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[30]/D (DFFX1_RVT)
                                                          0.01      14.87 r
  data arrival time                                                 14.87

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[30]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/Q (SDFFX1_RVT)
                                                          0.19       0.29 f
  fpu_mul/fpu_mul_frac_dp/U626/Y (NAND4X0_RVT)            0.09       0.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U60/Y (AND2X1_RVT)      7.15       7.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U59/Y (AND2X1_RVT)      0.11       7.63 r
  fpu_mul/fpu_mul_frac_dp/add_476/U58/Y (AND2X1_RVT)      0.11       7.74 r
  fpu_mul/fpu_mul_frac_dp/add_476/U57/Y (AND2X1_RVT)      0.11       7.85 r
  fpu_mul/fpu_mul_frac_dp/add_476/U56/Y (AND2X1_RVT)      0.12       7.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U55/Y (AND2X1_RVT)      0.11       8.07 r
  fpu_mul/fpu_mul_frac_dp/add_476/U54/Y (AND2X1_RVT)      0.11       8.18 r
  fpu_mul/fpu_mul_frac_dp/add_476/U53/Y (AND2X1_RVT)      0.11       8.28 r
  fpu_mul/fpu_mul_frac_dp/add_476/U52/Y (AND2X1_RVT)      0.11       8.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U51/Y (AND2X1_RVT)      0.11       8.50 r
  fpu_mul/fpu_mul_frac_dp/add_476/U50/Y (AND2X1_RVT)      0.11       8.61 r
  fpu_mul/fpu_mul_frac_dp/add_476/U49/Y (AND2X1_RVT)      0.11       8.71 r
  fpu_mul/fpu_mul_frac_dp/add_476/U48/Y (AND2X1_RVT)      0.11       8.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U19/Y (AND2X1_RVT)      0.10       8.92 r
  fpu_mul/fpu_mul_frac_dp/add_476/U9/Y (AND2X1_RVT)       0.07       9.00 r
  fpu_mul/fpu_mul_frac_dp/add_476/U1_29/CO (FADDX1_RVT)
                                                          0.12       9.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U26/Y (AND2X1_RVT)      0.11       9.23 r
  fpu_mul/fpu_mul_frac_dp/add_476/U27/Y (AND2X1_RVT)      0.14       9.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U28/Y (AND2X1_RVT)      0.15       9.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U29/Y (AND2X1_RVT)      0.15       9.67 r
  fpu_mul/fpu_mul_frac_dp/add_476/U30/Y (AND2X1_RVT)      0.14       9.81 r
  fpu_mul/fpu_mul_frac_dp/add_476/U31/Y (AND2X1_RVT)      0.14       9.95 r
  fpu_mul/fpu_mul_frac_dp/add_476/U32/Y (AND2X1_RVT)      0.15      10.10 r
  fpu_mul/fpu_mul_frac_dp/add_476/U33/Y (AND2X1_RVT)      0.15      10.24 r
  fpu_mul/fpu_mul_frac_dp/add_476/U34/Y (AND2X1_RVT)      0.15      10.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U35/Y (AND2X1_RVT)      0.15      10.53 r
  fpu_mul/fpu_mul_frac_dp/add_476/U36/Y (AND2X1_RVT)      0.15      10.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U37/Y (AND2X1_RVT)      0.14      10.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U38/Y (AND2X1_RVT)      0.14      10.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U39/Y (AND2X1_RVT)      0.15      11.11 r
  fpu_mul/fpu_mul_frac_dp/add_476/U40/Y (AND2X1_RVT)      0.15      11.25 r
  fpu_mul/fpu_mul_frac_dp/add_476/U41/Y (AND2X1_RVT)      0.15      11.40 r
  fpu_mul/fpu_mul_frac_dp/add_476/U42/Y (AND2X1_RVT)      0.14      11.54 r
  fpu_mul/fpu_mul_frac_dp/add_476/U43/Y (AND2X1_RVT)      0.14      11.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U44/Y (AND2X1_RVT)      0.15      11.83 r
  fpu_mul/fpu_mul_frac_dp/add_476/U45/Y (AND2X1_RVT)      0.15      11.97 r
  fpu_mul/fpu_mul_frac_dp/add_476/U46/Y (AND2X1_RVT)      0.15      12.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U25/Y (AND2X1_RVT)      0.15      12.26 r
  fpu_mul/fpu_mul_exp_dp/U88/Y (NAND2X0_RVT)              2.03      14.30 f
  fpu_mul/fpu_mul_exp_dp/U74/Y (INVX0_RVT)                0.18      14.48 r
  fpu_mul/fpu_mul_exp_dp/U3/Y (NBUFFX2_RVT)               0.11      14.59 r
  fpu_mul/fpu_mul_exp_dp/U126/Y (AO221X1_RVT)             0.15      14.73 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/U18/Y (AO222X1_RVT)
                                                          0.12      14.85 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[6]/D (DFFX1_RVT)
                                                          0.01      14.87 r
  data arrival time                                                 14.87

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[6]/CLK (DFFX1_RVT)     14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[4]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/Q (SDFFX1_RVT)
                                                          0.19       0.29 f
  fpu_mul/fpu_mul_frac_dp/U626/Y (NAND4X0_RVT)            0.09       0.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U60/Y (AND2X1_RVT)      7.15       7.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U59/Y (AND2X1_RVT)      0.11       7.63 r
  fpu_mul/fpu_mul_frac_dp/add_476/U58/Y (AND2X1_RVT)      0.11       7.74 r
  fpu_mul/fpu_mul_frac_dp/add_476/U57/Y (AND2X1_RVT)      0.11       7.85 r
  fpu_mul/fpu_mul_frac_dp/add_476/U56/Y (AND2X1_RVT)      0.12       7.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U55/Y (AND2X1_RVT)      0.11       8.07 r
  fpu_mul/fpu_mul_frac_dp/add_476/U54/Y (AND2X1_RVT)      0.11       8.18 r
  fpu_mul/fpu_mul_frac_dp/add_476/U53/Y (AND2X1_RVT)      0.11       8.28 r
  fpu_mul/fpu_mul_frac_dp/add_476/U52/Y (AND2X1_RVT)      0.11       8.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U51/Y (AND2X1_RVT)      0.11       8.50 r
  fpu_mul/fpu_mul_frac_dp/add_476/U50/Y (AND2X1_RVT)      0.11       8.61 r
  fpu_mul/fpu_mul_frac_dp/add_476/U49/Y (AND2X1_RVT)      0.11       8.71 r
  fpu_mul/fpu_mul_frac_dp/add_476/U48/Y (AND2X1_RVT)      0.11       8.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U19/Y (AND2X1_RVT)      0.10       8.92 r
  fpu_mul/fpu_mul_frac_dp/add_476/U9/Y (AND2X1_RVT)       0.07       9.00 r
  fpu_mul/fpu_mul_frac_dp/add_476/U1_29/CO (FADDX1_RVT)
                                                          0.12       9.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U26/Y (AND2X1_RVT)      0.11       9.23 r
  fpu_mul/fpu_mul_frac_dp/add_476/U27/Y (AND2X1_RVT)      0.14       9.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U28/Y (AND2X1_RVT)      0.15       9.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U29/Y (AND2X1_RVT)      0.15       9.67 r
  fpu_mul/fpu_mul_frac_dp/add_476/U30/Y (AND2X1_RVT)      0.14       9.81 r
  fpu_mul/fpu_mul_frac_dp/add_476/U31/Y (AND2X1_RVT)      0.14       9.95 r
  fpu_mul/fpu_mul_frac_dp/add_476/U32/Y (AND2X1_RVT)      0.15      10.10 r
  fpu_mul/fpu_mul_frac_dp/add_476/U33/Y (AND2X1_RVT)      0.15      10.24 r
  fpu_mul/fpu_mul_frac_dp/add_476/U34/Y (AND2X1_RVT)      0.15      10.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U35/Y (AND2X1_RVT)      0.15      10.53 r
  fpu_mul/fpu_mul_frac_dp/add_476/U36/Y (AND2X1_RVT)      0.15      10.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U37/Y (AND2X1_RVT)      0.14      10.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U38/Y (AND2X1_RVT)      0.14      10.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U39/Y (AND2X1_RVT)      0.15      11.11 r
  fpu_mul/fpu_mul_frac_dp/add_476/U40/Y (AND2X1_RVT)      0.15      11.25 r
  fpu_mul/fpu_mul_frac_dp/add_476/U41/Y (AND2X1_RVT)      0.15      11.40 r
  fpu_mul/fpu_mul_frac_dp/add_476/U42/Y (AND2X1_RVT)      0.14      11.54 r
  fpu_mul/fpu_mul_frac_dp/add_476/U43/Y (AND2X1_RVT)      0.14      11.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U44/Y (AND2X1_RVT)      0.15      11.83 r
  fpu_mul/fpu_mul_frac_dp/add_476/U45/Y (AND2X1_RVT)      0.15      11.97 r
  fpu_mul/fpu_mul_frac_dp/add_476/U46/Y (AND2X1_RVT)      0.15      12.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U25/Y (AND2X1_RVT)      0.15      12.26 r
  fpu_mul/fpu_mul_exp_dp/U88/Y (NAND2X0_RVT)              2.03      14.30 f
  fpu_mul/fpu_mul_exp_dp/U74/Y (INVX0_RVT)                0.18      14.48 r
  fpu_mul/fpu_mul_exp_dp/U7/Y (NBUFFX2_RVT)               0.11      14.59 r
  fpu_mul/fpu_mul_exp_dp/U124/Y (AO221X1_RVT)             0.15      14.73 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/U16/Y (AO222X1_RVT)
                                                          0.12      14.85 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[4]/D (DFFX1_RVT)
                                                          0.01      14.87 r
  data arrival time                                                 14.87

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[4]/CLK (DFFX1_RVT)     14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[8]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/Q (SDFFX1_RVT)
                                                          0.19       0.29 f
  fpu_mul/fpu_mul_frac_dp/U626/Y (NAND4X0_RVT)            0.09       0.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U60/Y (AND2X1_RVT)      7.15       7.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U59/Y (AND2X1_RVT)      0.11       7.63 r
  fpu_mul/fpu_mul_frac_dp/add_476/U58/Y (AND2X1_RVT)      0.11       7.74 r
  fpu_mul/fpu_mul_frac_dp/add_476/U57/Y (AND2X1_RVT)      0.11       7.85 r
  fpu_mul/fpu_mul_frac_dp/add_476/U56/Y (AND2X1_RVT)      0.12       7.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U55/Y (AND2X1_RVT)      0.11       8.07 r
  fpu_mul/fpu_mul_frac_dp/add_476/U54/Y (AND2X1_RVT)      0.11       8.18 r
  fpu_mul/fpu_mul_frac_dp/add_476/U53/Y (AND2X1_RVT)      0.11       8.28 r
  fpu_mul/fpu_mul_frac_dp/add_476/U52/Y (AND2X1_RVT)      0.11       8.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U51/Y (AND2X1_RVT)      0.11       8.50 r
  fpu_mul/fpu_mul_frac_dp/add_476/U50/Y (AND2X1_RVT)      0.11       8.61 r
  fpu_mul/fpu_mul_frac_dp/add_476/U49/Y (AND2X1_RVT)      0.11       8.71 r
  fpu_mul/fpu_mul_frac_dp/add_476/U48/Y (AND2X1_RVT)      0.11       8.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U19/Y (AND2X1_RVT)      0.10       8.92 r
  fpu_mul/fpu_mul_frac_dp/add_476/U9/Y (AND2X1_RVT)       0.07       9.00 r
  fpu_mul/fpu_mul_frac_dp/add_476/U1_29/CO (FADDX1_RVT)
                                                          0.12       9.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U26/Y (AND2X1_RVT)      0.11       9.23 r
  fpu_mul/fpu_mul_frac_dp/add_476/U27/Y (AND2X1_RVT)      0.14       9.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U28/Y (AND2X1_RVT)      0.15       9.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U29/Y (AND2X1_RVT)      0.15       9.67 r
  fpu_mul/fpu_mul_frac_dp/add_476/U30/Y (AND2X1_RVT)      0.14       9.81 r
  fpu_mul/fpu_mul_frac_dp/add_476/U31/Y (AND2X1_RVT)      0.14       9.95 r
  fpu_mul/fpu_mul_frac_dp/add_476/U32/Y (AND2X1_RVT)      0.15      10.10 r
  fpu_mul/fpu_mul_frac_dp/add_476/U33/Y (AND2X1_RVT)      0.15      10.24 r
  fpu_mul/fpu_mul_frac_dp/add_476/U34/Y (AND2X1_RVT)      0.15      10.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U35/Y (AND2X1_RVT)      0.15      10.53 r
  fpu_mul/fpu_mul_frac_dp/add_476/U36/Y (AND2X1_RVT)      0.15      10.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U37/Y (AND2X1_RVT)      0.14      10.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U38/Y (AND2X1_RVT)      0.14      10.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U39/Y (AND2X1_RVT)      0.15      11.11 r
  fpu_mul/fpu_mul_frac_dp/add_476/U40/Y (AND2X1_RVT)      0.15      11.25 r
  fpu_mul/fpu_mul_frac_dp/add_476/U41/Y (AND2X1_RVT)      0.15      11.40 r
  fpu_mul/fpu_mul_frac_dp/add_476/U42/Y (AND2X1_RVT)      0.14      11.54 r
  fpu_mul/fpu_mul_frac_dp/add_476/U43/Y (AND2X1_RVT)      0.14      11.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U44/Y (AND2X1_RVT)      0.15      11.83 r
  fpu_mul/fpu_mul_frac_dp/add_476/U45/Y (AND2X1_RVT)      0.15      11.97 r
  fpu_mul/fpu_mul_frac_dp/add_476/U46/Y (AND2X1_RVT)      0.15      12.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U25/Y (AND2X1_RVT)      0.15      12.26 r
  fpu_mul/fpu_mul_exp_dp/U88/Y (NAND2X0_RVT)              2.03      14.30 f
  fpu_mul/fpu_mul_exp_dp/U74/Y (INVX0_RVT)                0.18      14.48 r
  fpu_mul/fpu_mul_exp_dp/U3/Y (NBUFFX2_RVT)               0.11      14.59 r
  fpu_mul/fpu_mul_exp_dp/U134/Y (AO221X1_RVT)             0.15      14.73 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/U21/Y (AO222X1_RVT)
                                                          0.12      14.85 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[8]/D (DFFX1_RVT)
                                                          0.01      14.87 r
  data arrival time                                                 14.87

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[8]/CLK (DFFX1_RVT)     14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[7]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/Q (SDFFX1_RVT)     0.19       0.29 r
  fpu_in/U3/Y (INVX0_RVT)                                 0.16       0.45 f
  fpu_in/U4/Y (INVX1_RVT)                                 0.05       0.49 r
  fpu_in/fpu_in_ctl/U13/Y (AND3X1_RVT)                    2.41       2.91 r
  fpu_in/fpu_in_ctl/U35/Y (AND3X1_RVT)                    0.12       3.02 r
  fpu_in/fpu_in_ctl/U129/Y (AO21X1_RVT)                   0.11       3.13 r
  fpu_in/fpu_in_ctl/U33/Y (AND3X1_RVT)                    0.09       3.21 r
  fpu_in/fpu_in_dp/U41/Y (INVX0_RVT)                      0.30       3.52 f
  fpu_in/fpu_in_dp/U16/Y (IBUFFX2_RVT)                    0.33       3.85 r
  fpu_in/fpu_in_dp/U123/Y (AO222X1_RVT)                   4.12       7.97 r
  fpu_rptr_groups/U11/Y (NBUFFX2_RVT)                     0.53       8.50 r
  fpu_add/fpu_add_ctl/U8/Y (AND2X4_RVT)                   6.21      14.71 r
  fpu_add/fpu_add_ctl/i_a1stg_op/U14/Y (AO222X1_RVT)      0.14      14.85 r
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[7]/D (DFFX1_RVT)
                                                          0.01      14.87 r
  data arrival time                                                 14.87

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[7]/CLK (DFFX1_RVT)           14.90 r
  library setup time                                     -0.06      14.84
  data required time                                                14.84
  ------------------------------------------------------------------------------
  data required time                                                14.84
  data arrival time                                                -14.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[14]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U59/Y (INVX0_RVT)       0.14       0.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U7/Y (INVX1_RVT)        0.17       0.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_/p1/U5/Y (XOR2X1_RVT)
                                                         12.43      13.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      13.10 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_/p1/U1/Y (OAI22X1_RVT)
                                                          0.15      13.24 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      13.44 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.23      13.67 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_14_/U2/Y (XOR2X2_RVT)
                                                          0.20      13.87 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U4/Y (XOR2X2_RVT)
                                                          0.19      14.06 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U1/Y (INVX1_RVT)
                                                          0.11      14.17 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U3/Y (XNOR3X2_RVT)
                                                          0.18      14.35 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U2/Y (INVX0_RVT)
                                                          0.13      14.48 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U6/Y (XNOR2X1_RVT)
                                                          0.21      14.69 r
  fpu_mul/i_m4stg_frac/a0sum_dff/U26/Y (MUX21X1_RVT)      0.17      14.86 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[14]/D (DFFX1_RVT)
                                                          0.01      14.87 r
  data arrival time                                                 14.87

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[14]/CLK (DFFX1_RVT)          14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[89]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U6/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U93/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[89]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[89]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[77]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U8/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U81/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[77]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[77]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[4]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U6/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U12/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[4]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[4]/CLK (SDFFX1_RVT)          14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[13]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U7/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U17/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[13]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[13]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[83]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U7/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U87/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[83]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[83]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[14]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U8/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U18/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[14]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[14]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[84]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U8/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U88/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[84]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[84]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[24]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U7/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U28/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[24]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[24]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[58]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U7/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U62/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[58]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[58]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[39]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U6/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U43/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[39]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[39]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[41]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U8/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U45/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[41]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[41]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[34]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U8/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U38/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[34]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[34]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[82]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U6/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U86/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[82]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[82]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[75]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U6/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U79/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[75]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[75]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[49]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U7/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U53/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[49]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[49]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[32]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U6/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U36/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[32]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[32]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[25]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U8/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U29/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[25]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[25]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[5]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U8/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U14/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[5]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[5]/CLK (SDFFX1_RVT)          14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[59]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U8/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U63/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[59]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[59]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[42]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U7/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U46/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[42]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[42]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[30]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U6/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U34/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[30]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[30]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[76]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.21       0.31 f
  fpu_mul/i_m4stg_frac/U91/Y (OR2X1_RVT)                  2.68       2.99 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U4/Y (IBUFFX2_RVT)       1.51       4.51 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U5/Y (IBUFFX2_RVT)       3.00       7.50 f
  fpu_mul/i_m4stg_frac/ary2_cmux/U7/Y (INVX1_RVT)         3.26      10.77 r
  fpu_mul/i_m4stg_frac/ary2_cmux/U80/Y (AO22X1_RVT)       3.95      14.72 r
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[76]/D (SDFFX1_RVT)
                                                          0.09      14.81 r
  data arrival time                                                 14.81

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[76]/CLK (SDFFX1_RVT)         14.90 r
  library setup time                                     -0.11      14.79
  data required time                                                14.79
  ------------------------------------------------------------------------------
  data required time                                                14.79
  data arrival time                                                -14.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Wed May 29 17:32:37 2019
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Wed May 29 17:32:37 2019
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Wed May 29 17:32:37 2019
****************************************

Warning: There are 1906 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/Q (SDFFX1_RVT)
                                                          0.19       0.29 f
  fpu_mul/fpu_mul_frac_dp/U626/Y (NAND4X0_RVT)            0.09       0.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U60/Y (AND2X1_RVT)      7.15       7.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U59/Y (AND2X1_RVT)      0.11       7.63 r
  fpu_mul/fpu_mul_frac_dp/add_476/U58/Y (AND2X1_RVT)      0.11       7.74 r
  fpu_mul/fpu_mul_frac_dp/add_476/U57/Y (AND2X1_RVT)      0.11       7.85 r
  fpu_mul/fpu_mul_frac_dp/add_476/U56/Y (AND2X1_RVT)      0.12       7.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U55/Y (AND2X1_RVT)      0.11       8.07 r
  fpu_mul/fpu_mul_frac_dp/add_476/U54/Y (AND2X1_RVT)      0.11       8.18 r
  fpu_mul/fpu_mul_frac_dp/add_476/U53/Y (AND2X1_RVT)      0.11       8.28 r
  fpu_mul/fpu_mul_frac_dp/add_476/U52/Y (AND2X1_RVT)      0.11       8.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U51/Y (AND2X1_RVT)      0.11       8.50 r
  fpu_mul/fpu_mul_frac_dp/add_476/U50/Y (AND2X1_RVT)      0.11       8.61 r
  fpu_mul/fpu_mul_frac_dp/add_476/U49/Y (AND2X1_RVT)      0.11       8.71 r
  fpu_mul/fpu_mul_frac_dp/add_476/U48/Y (AND2X1_RVT)      0.11       8.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U19/Y (AND2X1_RVT)      0.10       8.92 r
  fpu_mul/fpu_mul_frac_dp/add_476/U9/Y (AND2X1_RVT)       0.07       9.00 r
  fpu_mul/fpu_mul_frac_dp/add_476/U1_29/CO (FADDX1_RVT)
                                                          0.12       9.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U26/Y (AND2X1_RVT)      0.11       9.23 r
  fpu_mul/fpu_mul_frac_dp/add_476/U27/Y (AND2X1_RVT)      0.14       9.38 r
  fpu_mul/fpu_mul_frac_dp/add_476/U28/Y (AND2X1_RVT)      0.15       9.52 r
  fpu_mul/fpu_mul_frac_dp/add_476/U29/Y (AND2X1_RVT)      0.15       9.67 r
  fpu_mul/fpu_mul_frac_dp/add_476/U30/Y (AND2X1_RVT)      0.14       9.81 r
  fpu_mul/fpu_mul_frac_dp/add_476/U31/Y (AND2X1_RVT)      0.14       9.95 r
  fpu_mul/fpu_mul_frac_dp/add_476/U32/Y (AND2X1_RVT)      0.15      10.10 r
  fpu_mul/fpu_mul_frac_dp/add_476/U33/Y (AND2X1_RVT)      0.15      10.24 r
  fpu_mul/fpu_mul_frac_dp/add_476/U34/Y (AND2X1_RVT)      0.15      10.39 r
  fpu_mul/fpu_mul_frac_dp/add_476/U35/Y (AND2X1_RVT)      0.15      10.53 r
  fpu_mul/fpu_mul_frac_dp/add_476/U36/Y (AND2X1_RVT)      0.15      10.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U37/Y (AND2X1_RVT)      0.14      10.82 r
  fpu_mul/fpu_mul_frac_dp/add_476/U38/Y (AND2X1_RVT)      0.14      10.96 r
  fpu_mul/fpu_mul_frac_dp/add_476/U39/Y (AND2X1_RVT)      0.15      11.11 r
  fpu_mul/fpu_mul_frac_dp/add_476/U40/Y (AND2X1_RVT)      0.15      11.25 r
  fpu_mul/fpu_mul_frac_dp/add_476/U41/Y (AND2X1_RVT)      0.15      11.40 r
  fpu_mul/fpu_mul_frac_dp/add_476/U42/Y (AND2X1_RVT)      0.14      11.54 r
  fpu_mul/fpu_mul_frac_dp/add_476/U43/Y (AND2X1_RVT)      0.14      11.68 r
  fpu_mul/fpu_mul_frac_dp/add_476/U44/Y (AND2X1_RVT)      0.15      11.83 r
  fpu_mul/fpu_mul_frac_dp/add_476/U45/Y (AND2X1_RVT)      0.15      11.97 r
  fpu_mul/fpu_mul_frac_dp/add_476/U46/Y (AND2X1_RVT)      0.15      12.12 r
  fpu_mul/fpu_mul_frac_dp/add_476/U25/Y (AND2X1_RVT)      0.15      12.26 r
  fpu_mul/fpu_mul_exp_dp/U88/Y (NAND2X0_RVT)              2.03      14.30 f
  fpu_mul/fpu_mul_exp_dp/U75/Y (INVX0_RVT)                0.18      14.48 r
  fpu_mul/fpu_mul_exp_dp/U6/Y (NBUFFX2_RVT)               0.11      14.58 r
  fpu_mul/fpu_mul_exp_dp/U123/Y (AO221X1_RVT)             0.23      14.81 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/U15/Y (AO222X1_RVT)
                                                          0.12      14.93 r
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[3]/D (DFFX1_RVT)
                                                          0.01      14.94 r
  data arrival time                                                 14.94

  clock gclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock reconvergence pessimism                           0.00      15.00
  clock uncertainty                                      -0.10      14.90
  fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[3]/CLK (DFFX1_RVT)     14.90 r
  library setup time                                     -0.05      14.85
  data required time                                                14.85
  ------------------------------------------------------------------------------
  data required time                                                14.85
  data arrival time                                                -14.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Wed May 29 17:32:37 2019
****************************************

Warning: There are 1906 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[26]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[26]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[26]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[26]/Q (DFFX1_RVT)
                                                          0.19       0.19 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/U48/Y (AO222X1_RVT)
                                                          0.07       0.25 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[26]/D (DFFX1_RVT)
                                                          0.01       0.26 f
  data arrival time                                                  0.26

  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  clock reconvergence pessimism                           0.00       0.10
  clock uncertainty                                       0.10       0.20
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[26]/CLK (DFFX1_RVT)
                                                                     0.20 r
  library hold time                                       0.01       0.21
  data required time                                                 0.21
  ------------------------------------------------------------------------------
  data required time                                                 0.21
  data arrival time                                                 -0.26
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.06


1
