

================================================================
== Vitis HLS Report for 'sortList_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Thu Jul  6 01:41:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.942 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |     4096|     4096|         5|          2|          1|  2047|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%num_1 = alloca i32 1"   --->   Operation 8 'alloca' 'num_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%num_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %num"   --->   Operation 10 'read' 'num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 1, i12 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %num_read, i64 %num_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i12 %i" [../include/madCpt.hpp:23]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.99ns)   --->   "%icmp_ln23 = icmp_eq  i12 %i_2, i12 2048" [../include/madCpt.hpp:23]   --->   Operation 16 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2047, i64 2047, i64 2047"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split18, void %_Z3MINPdi.exit.exitStub" [../include/madCpt.hpp:23]   --->   Operation 18 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i12 %i_2" [../include/madCpt.hpp:23]   --->   Operation 19 'zext' 'i_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i64 %data, i64 0, i64 %i_cast" [../include/madCpt.hpp:24]   --->   Operation 20 'getelementptr' 'data_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%num_2 = load i11 %data_addr" [../include/madCpt.hpp:24]   --->   Operation 21 'load' 'num_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%add_ln23 = add i12 %i_2, i12 1" [../include/madCpt.hpp:23]   --->   Operation 22 'add' 'add_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln23 = store i12 %add_ln23, i12 %i" [../include/madCpt.hpp:23]   --->   Operation 23 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 24 [1/2] (3.25ns)   --->   "%num_2 = load i11 %data_addr" [../include/madCpt.hpp:24]   --->   Operation 24 'load' 'num_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%num_1_load_1 = load i64 %num_1" [../include/madCpt.hpp:24]   --->   Operation 25 'load' 'num_1_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp_olt  i64 %num_2, i64 %num_1_load_1" [../include/madCpt.hpp:24]   --->   Operation 26 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%num_1_load = load i64 %num_1"   --->   Operation 46 'load' 'num_1_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %num_1_out, i64 %num_1_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.46>
ST_4 : Operation 27 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp_olt  i64 %num_2, i64 %num_1_load_1" [../include/madCpt.hpp:24]   --->   Operation 27 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.94>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../include/madCpt.hpp:22]   --->   Operation 28 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %num_2" [../include/madCpt.hpp:24]   --->   Operation 29 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln24, i32 52, i32 62" [../include/madCpt.hpp:24]   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i64 %bitcast_ln24" [../include/madCpt.hpp:24]   --->   Operation 31 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %num_1_load_1" [../include/madCpt.hpp:24]   --->   Operation 32 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln24_1, i32 52, i32 62" [../include/madCpt.hpp:24]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i64 %bitcast_ln24_1" [../include/madCpt.hpp:24]   --->   Operation 34 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.88ns)   --->   "%icmp_ln24 = icmp_ne  i11 %tmp, i11 2047" [../include/madCpt.hpp:24]   --->   Operation 35 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (2.89ns)   --->   "%icmp_ln24_1 = icmp_eq  i52 %trunc_ln24, i52 0" [../include/madCpt.hpp:24]   --->   Operation 36 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%or_ln24 = or i1 %icmp_ln24_1, i1 %icmp_ln24" [../include/madCpt.hpp:24]   --->   Operation 37 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln24_2 = icmp_ne  i11 %tmp_1, i11 2047" [../include/madCpt.hpp:24]   --->   Operation 38 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (2.89ns)   --->   "%icmp_ln24_3 = icmp_eq  i52 %trunc_ln24_1, i52 0" [../include/madCpt.hpp:24]   --->   Operation 39 'icmp' 'icmp_ln24_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%or_ln24_1 = or i1 %icmp_ln24_3, i1 %icmp_ln24_2" [../include/madCpt.hpp:24]   --->   Operation 40 'or' 'or_ln24_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%and_ln24 = and i1 %tmp_4, i1 %or_ln24" [../include/madCpt.hpp:24]   --->   Operation 41 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln24_1 = and i1 %and_ln24, i1 %or_ln24_1" [../include/madCpt.hpp:24]   --->   Operation 42 'and' 'and_ln24_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.48ns) (out node of the LUT)   --->   "%num_3 = select i1 %and_ln24_1, i64 %num_2, i64 %num_1_load_1" [../include/madCpt.hpp:24]   --->   Operation 43 'select' 'num_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln24 = store i64 %num_3, i64 %num_1" [../include/madCpt.hpp:24]   --->   Operation 44 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', ../include/madCpt.hpp:23) on local variable 'i' [11]  (0 ns)
	'getelementptr' operation ('data_addr', ../include/madCpt.hpp:24) [20]  (0 ns)
	'load' operation ('num', ../include/madCpt.hpp:24) on array 'data' [21]  (3.25 ns)
	blocking operation 0.324 ns on control path)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('num', ../include/madCpt.hpp:24) on array 'data' [21]  (3.25 ns)

 <State 3>: 5.46ns
The critical path consists of the following:
	'load' operation ('num_1_load_1', ../include/madCpt.hpp:24) on local variable 'num' [17]  (0 ns)
	'dcmp' operation ('tmp_4', ../include/madCpt.hpp:24) [34]  (5.46 ns)

 <State 4>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_4', ../include/madCpt.hpp:24) [34]  (5.46 ns)

 <State 5>: 6.94ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln24_1', ../include/madCpt.hpp:24) [29]  (2.9 ns)
	'or' operation ('or_ln24', ../include/madCpt.hpp:24) [30]  (0 ns)
	'and' operation ('and_ln24', ../include/madCpt.hpp:24) [35]  (0 ns)
	'and' operation ('and_ln24_1', ../include/madCpt.hpp:24) [36]  (0.978 ns)
	'select' operation ('num', ../include/madCpt.hpp:24) [37]  (1.48 ns)
	'store' operation ('store_ln24', ../include/madCpt.hpp:24) of variable 'num', ../include/madCpt.hpp:24 on local variable 'num' [40]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
