Info (10281): Verilog HDL Declaration information at uart.v(19): object "w_r" differs only in case from object "W_r" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/uart.v Line: 19
Info (10281): Verilog HDL Declaration information at uart.v(19): object "r_d" differs only in case from object "R_d" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/uart.v Line: 19
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at uart.v(23): object "w_r" differs only in case from object "W_r" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/uart.v Line: 23
Info (10281): Verilog HDL Declaration information at uart.v(23): object "r_d" differs only in case from object "R_d" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/uart.v Line: 23
Info (10281): Verilog HDL Declaration information at uart.v(19): object "CONTROL_REG" differs only in case from object "control_reg" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/uart.v Line: 19
Info (10281): Verilog HDL Declaration information at uart.v(20): object "BRD_REG" differs only in case from object "BRD_reg" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/uart.v Line: 20
Info (10281): Verilog HDL Declaration information at uart.v(36): object "RX_FIFO" differs only in case from object "rx_fifo" in the same scope File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/soc_system/synthesis/submodules/uart.v Line: 36
Warning (10268): Verilog HDL information at fifo.v(16): always construct contains both blocking and non-blocking assignments File: C:/Users/jeffr/OneDrive/Desktop/SOC/Main_project/gpio/fifo.v Line: 16
