<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>acs.eonerc.rwth-aachen.de</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_pcie_intc</spirit:name>
  <spirit:version>1.4</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">s_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>intr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>intr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTR.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">512</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>axi_pcie_intc</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_intc_4_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9de9700e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>axi_pcie_intc</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_intc_4_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9de9700e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b35ac0f6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>intr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>INTX_MSI_Request</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>INTX_MSI_Grant</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MSI_Vector_Num</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MSI_Enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MSI_Vector_Width</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ips/axi_intc_0/axi_intc_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_pcie_intc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7b7b1776</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_intc_4_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_intc" xilinx:version="4.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ips/axi_intc_0/axi_intc_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_pcie_intc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_intc_4_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_intc" xilinx:version="4.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_pcie_intc_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>axi_pcie_intc_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_pcie_intc_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>MSI Interrupt controller for AXI PCIe bridge</xilinx:displayName>
      <xilinx:vendorDisplayName>Institute for Automation of Complex Power Systems, RWTH Aachen University</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.acs.eonerc.rwth-aachen.de</xilinx:vendorURL>
      <xilinx:coreRevision>18</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-06-30T12:16:20Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="acs.eonerc.rwth-aachen.de:user:axi_pcie_intc:1.0_ARCHIVE_LOCATION">D:/svo/gtfpga/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8659b8_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436fdcbc_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629f1c82_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697f1e3e_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78cc7669_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bba48af_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec5c7ce_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2539c33f_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bbaad6_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4524acc8_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9d72e1_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c602c89_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53cceaaf_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e18a810_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb0a023_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3739ec13_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771214fd_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54833269_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bfb9f2f_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a65fc9a_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d947c2_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc67584_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ee9504_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ba9a93_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3516d288_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c69c849_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186d0c66_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a02bbf4_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c3c99a_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346bd670_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402d2aad_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/vc707/aurora_rtds/ip/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7681c5_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c5818_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c434dab_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bde1ae_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a19697_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b8828f_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f97b565_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8213d6_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db472af_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f70180_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4c6795_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3bf99c_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f54c3f5_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a9b0a6_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a761856_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3800af1d_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fa43f_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3347ce6a_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d9a11b_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551ce255_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85fd728_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed8b23_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6473e48f_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68075e66_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184f7679_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6843e4_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe552e2_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b5e253_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0e0213_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c07a27_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788de233_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21cbd099_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c87b0df_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c022a2_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a6858d_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f52a0d8_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f6e988_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f2823d_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6604d2_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660a575d_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560d6919_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33baa6a4_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791450ba_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bf3c33_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb8d3eb_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef918bd_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12981bfe_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12622cd6_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7671af95_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad36560_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7205d9d7_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22967a8_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4022865_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cc5c74_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158f37fc_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a6e014_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef72b1d_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf2e08d_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7972ba9c_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a34a0cf_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14558b51_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6354f74f_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e709c4b_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66960b0a_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194c93df_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5112432e_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aad263c_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29841513_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4257afd8_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7662caae_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a88228d_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54daaa35_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ca9d79_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17deb92b_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537af14_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447661c3_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cfecbf_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba1b35b_ARCHIVE_LOCATION">/home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc/misc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7586310c_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c488c7a_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d27169_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aaf6195_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5304919_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfd4dec_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4565c91_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fda7ba_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674c3e7_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b64ef6c_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e85f89_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0c47c5_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5bb6b7_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1c3fee_ARCHIVE_LOCATION">/local-home/svg-hka/VILLASfpga-hardware/ips/axi_pcie_intc</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="51025d61"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="2cb0d1b0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1c9a7235"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a7a2fa18"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="20fdd6c9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
