Info: Starting: Create simulation model
Info: qsys-generate /home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div.qsys --simulation=VHDL --output-directory=/home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div/simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading bip_stepper/alt_clk_div.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 15.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: alt_clk_div.altclkctrl_0: Targeting device family: Cyclone V.
: alt_clk_div.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: alt_clk_div.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: alt_clk_div: Generating alt_clk_div "alt_clk_div" for SIM_VHDL
Info: altclkctrl_0: Generating top-level entity alt_clk_div_altclkctrl_0.
Info: altclkctrl_0: "alt_clk_div" instantiated altclkctrl "altclkctrl_0"
Info: alt_clk_div: Done "alt_clk_div" with 2 modules, 2 files
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div/alt_clk_div.spd --output-directory=/home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div/alt_clk_div.spd --output-directory=/home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div.qsys --block-symbol-file --output-directory=/home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading bip_stepper/alt_clk_div.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 15.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: alt_clk_div.altclkctrl_0: Targeting device family: Cyclone V.
: alt_clk_div.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: alt_clk_div.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div.qsys --synthesis=VHDL --output-directory=/home/spb/code_test/DE1-SoC/bip_stepper/alt_clk_div/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading bip_stepper/alt_clk_div.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 15.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: alt_clk_div.altclkctrl_0: Targeting device family: Cyclone V.
: alt_clk_div.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: alt_clk_div.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: alt_clk_div: Generating alt_clk_div "alt_clk_div" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity alt_clk_div_altclkctrl_0.
Info: altclkctrl_0: "alt_clk_div" instantiated altclkctrl "altclkctrl_0"
Info: alt_clk_div: Done "alt_clk_div" with 2 modules, 2 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
