<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Ripple_Carry_Adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Adder_4_Bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Adder_4_Bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Adder_4_Bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Adder_4_Bit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Adder_4_Bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Adder_4_Bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Adder_4_Bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Adder_4_Bit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Adder_4_Bit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_4_Bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder_4_Bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Adder_4_Bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Adder_4_Bit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Adder_4_Bit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Adder_4_Bit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Adder_4_Bit.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Adder_4_Bit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Adder_4_Bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Adder_4_Bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Adder_4_Bit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Adder_4_Bit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Adder_4_Bit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Adder_4_Bit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_4_Bit_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="BCD_Adder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BCD_Adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BCD_Adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BCD_Adder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BCD_Adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="BCD_Adder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BCD_Adder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="BCD_Adder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="BCD_Adder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="BCD_Adder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_Adder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="BCD_Adder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD_Adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BCD_Adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="BCD_Adder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="BCD_Adder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="BCD_Adder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="BCD_Adder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BCD_Adder.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="BCD_Adder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BCD_Adder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BCD_Adder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BCD_Adder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="BCD_Adder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD_Adder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD_Adder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="BCD_Adder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="BCD_Adder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD_Adder_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="BCD_Adder_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_Adder_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BCD_Adder_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="BCD_Adder_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_Adder_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="BCD_Adder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCD_Adder_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Rippler_Carry_Adder_Testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Rippler_Carry_Adder_Testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1549015606" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1549015606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549018176" xil_pn:in_ck="-3313194827210607170" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1549018176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder_1_Bit.v"/>
      <outfile xil_pn:name="Adder_4_Bit.v"/>
      <outfile xil_pn:name="BCD_Adder.v"/>
      <outfile xil_pn:name="BCD_Adder_testbench.v"/>
      <outfile xil_pn:name="Rippler_Carry_Adder_Testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1549018178" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5648361250149250786" xil_pn:start_ts="1549018178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549018178" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4919261368712696608" xil_pn:start_ts="1549018178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549018178" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3449139159318511455" xil_pn:start_ts="1549018178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549018179" xil_pn:in_ck="-3313194827210607170" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1549018178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder_1_Bit.v"/>
      <outfile xil_pn:name="Adder_4_Bit.v"/>
      <outfile xil_pn:name="BCD_Adder.v"/>
      <outfile xil_pn:name="BCD_Adder_testbench.v"/>
      <outfile xil_pn:name="Rippler_Carry_Adder_Testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1549018181" xil_pn:in_ck="-3313194827210607170" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8121660205589819325" xil_pn:start_ts="1549018179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_Adder_testbench_beh.prj"/>
      <outfile xil_pn:name="BCD_Adder_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549018181" xil_pn:in_ck="3046767021227218497" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2350565142867166528" xil_pn:start_ts="1549018181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_Adder_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1549015349" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1549015349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549017245" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2389382772517335745" xil_pn:start_ts="1549017245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549017245" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3449139159318511455" xil_pn:start_ts="1549017245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549015349" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1549015349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549017245" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3523263560536706241" xil_pn:start_ts="1549017245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549015349" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252401222245" xil_pn:start_ts="1549015349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549017245" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6211639337984492119" xil_pn:start_ts="1549017245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549018041" xil_pn:in_ck="4094103363176515667" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2494646480164436838" xil_pn:start_ts="1549018034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder_4_Bit.ngr"/>
      <outfile xil_pn:name="BCD_Adder.lso"/>
      <outfile xil_pn:name="BCD_Adder.ngc"/>
      <outfile xil_pn:name="BCD_Adder.ngr"/>
      <outfile xil_pn:name="BCD_Adder.prj"/>
      <outfile xil_pn:name="BCD_Adder.stx"/>
      <outfile xil_pn:name="BCD_Adder.syr"/>
      <outfile xil_pn:name="BCD_Adder.xst"/>
      <outfile xil_pn:name="BCD_Adder_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1549018042" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119259247943164054" xil_pn:start_ts="1549018041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549018046" xil_pn:in_ck="-1223355763081948219" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2507853776209701506" xil_pn:start_ts="1549018042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BCD_Adder.bld"/>
      <outfile xil_pn:name="BCD_Adder.ngd"/>
      <outfile xil_pn:name="BCD_Adder_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1549018050" xil_pn:in_ck="-1523233990762099353" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7710986214060665981" xil_pn:start_ts="1549018046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BCD_Adder.pcf"/>
      <outfile xil_pn:name="BCD_Adder_map.map"/>
      <outfile xil_pn:name="BCD_Adder_map.mrp"/>
      <outfile xil_pn:name="BCD_Adder_map.ncd"/>
      <outfile xil_pn:name="BCD_Adder_map.ngm"/>
      <outfile xil_pn:name="BCD_Adder_map.xrpt"/>
      <outfile xil_pn:name="BCD_Adder_summary.xml"/>
      <outfile xil_pn:name="BCD_Adder_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1549018060" xil_pn:in_ck="4168352104587974713" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1549018050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BCD_Adder.ncd"/>
      <outfile xil_pn:name="BCD_Adder.pad"/>
      <outfile xil_pn:name="BCD_Adder.par"/>
      <outfile xil_pn:name="BCD_Adder.ptwx"/>
      <outfile xil_pn:name="BCD_Adder.unroutes"/>
      <outfile xil_pn:name="BCD_Adder.xpi"/>
      <outfile xil_pn:name="BCD_Adder_pad.csv"/>
      <outfile xil_pn:name="BCD_Adder_pad.txt"/>
      <outfile xil_pn:name="BCD_Adder_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1549018060" xil_pn:in_ck="1167203915598747103" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1549018057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BCD_Adder.twr"/>
      <outfile xil_pn:name="BCD_Adder.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
