// Seed: 3737683142
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 #(
    parameter id_11 = 32'd22,
    parameter id_7  = 32'd65,
    parameter id_8  = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  inout tri id_14;
  input wire id_13;
  inout wire id_12;
  input wire _id_11;
  input wire id_10;
  inout logic [7:0] id_9;
  input wire _id_8;
  inout wire _id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_16
  );
  inout logic [7:0] id_1;
  assign id_14 = id_9[id_11 : 1] | id_1[id_8*id_7-1 : 1] | -1;
  wire id_17;
endmodule
