

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s'
================================================================
* Date:           Sat Nov 18 16:01:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        tau_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.215 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.800 ns|  2.800 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read38 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3 'read' 'p_read38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read27 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read16 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_98 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %p_read_98" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.86ns)   --->   "%r_V = mul i19 %zext_ln70, i19 607"   --->   Operation 8 'mul' 'r_V' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %r_V, i32 8, i32 18"   --->   Operation 9 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i9 %p_read16" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.86ns)   --->   "%r_V_176 = mul i19 %zext_ln70_1, i19 755"   --->   Operation 11 'mul' 'r_V_176' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %r_V_176, i32 8, i32 18"   --->   Operation 12 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i9 %p_read27" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.70ns)   --->   "%r_V_177 = mul i19 %zext_ln70_2, i19 523810"   --->   Operation 14 'mul' 'r_V_177' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %r_V_177, i32 8, i32 18"   --->   Operation 15 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i9 %p_read38" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.70ns)   --->   "%r_V_178 = mul i18 %zext_ln70_3, i18 393"   --->   Operation 17 'mul' 'r_V_178' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %r_V_178, i32 8, i32 17"   --->   Operation 18 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 19 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 20 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln864_cast = zext i11 %tmp"   --->   Operation 21 'zext' 'trunc_ln864_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln864_1_cast = zext i11 %tmp_17"   --->   Operation 22 'zext' 'trunc_ln864_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i11 %trunc_ln" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i10 %tmp_18"   --->   Operation 24 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.73ns)   --->   "%add_ln859 = add i12 %trunc_ln864_cast, i12 %trunc_ln864_1_cast"   --->   Operation 25 'add' 'add_ln859' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln859_101 = zext i12 %add_ln859"   --->   Operation 26 'zext' 'zext_ln859_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.72ns)   --->   "%add_ln859_398 = add i11 %zext_ln859, i11 242"   --->   Operation 27 'add' 'add_ln859_398' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln859_102 = zext i11 %add_ln859_398"   --->   Operation 28 'zext' 'zext_ln859_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.73ns)   --->   "%add_ln859_399 = add i13 %zext_ln859_102, i13 %sext_ln70"   --->   Operation 29 'add' 'add_ln859_399' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i13 %add_ln859_399"   --->   Operation 30 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.75ns)   --->   "%add_ln859_400 = add i14 %sext_ln859, i14 %zext_ln859_101"   --->   Operation 31 'add' 'add_ln859_400' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i14 %add_ln859_400" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 32 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 1.86ns
The critical path consists of the following:
	wire read operation ('p_read_98', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read' (firmware/nnet_utils/nnet_mult.h:70) [10]  (0 ns)
	'mul' operation ('r.V') [12]  (1.86 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'add' operation ('add_ln859_398') [29]  (0.725 ns)
	'add' operation ('add_ln859_399') [31]  (0.735 ns)
	'add' operation ('add_ln859_400') [33]  (0.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
