C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\74HC138\HC138\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile D:\74HC138\HC138\synthesis\synlog\report\HC138_fpga_mapper.xml  -top_level_module  HC138  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  D:\74HC138\HC138\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  D:\74HC138\HC138\synthesis\HC138.edn   -freq 100.000   D:\74HC138\HC138\synthesis\synwork\HC138_prem.srd  -sap  D:\74HC138\HC138\synthesis\HC138.sap  -otap  D:\74HC138\HC138\synthesis\HC138.tap  -omap  D:\74HC138\HC138\synthesis\HC138.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  D:\74HC138\HC138\synthesis\HC138.sap  -ologparam  D:\74HC138\HC138\synthesis\syntmp\HC138.plg  -osyn  D:\74HC138\HC138\synthesis\HC138.srm  -prjdir  D:\74HC138\HC138\synthesis\  -prjname  HC138_syn  -log  D:\74HC138\HC138\synthesis\synlog\HC138_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\HC138_fpga_mapper.xml -top_level_module HC138 -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\HC138.edn -freq 100.000 ..\synwork\HC138_prem.srd -sap ..\HC138.sap -otap ..\HC138.tap -omap ..\HC138.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\HC138.sap -ologparam HC138.plg -osyn ..\HC138.srm -prjdir ..\ -prjname HC138_syn -log ..\synlog\HC138_fpga_mapper.srr
rc:0 success:1 runtime:0
file:..\scratchproject.prs|io:o|time:1703920534|size:1658|exec:0|csum:
file:..\HC138.edn|io:o|time:1703920607|size:13533|exec:0|csum:
file:..\synwork\HC138_prem.srd|io:i|time:1703920606|size:2218|exec:0|csum:841CDB114EF257A123872BCFDB33B40E
file:..\HC138.sap|io:o|time:1703920607|size:113|exec:0|csum:
file:..\HC138.tap|io:o|time:0|size:0|exec:0|csum:
file:..\HC138.map|io:o|time:1703920607|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\HC138.sap|io:o|time:1703920607|size:113|exec:0|csum:
file:HC138.plg|io:o|time:1703920607|size:99|exec:0|csum:
file:..\HC138.srm|io:o|time:1703920607|size:65065|exec:0|csum:
file:..\synlog\HC138_fpga_mapper.srr|io:o|time:1703920607|size:7561|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
