module test_mips;

  // Inputs
  reg clk;

  // Instantiate the Unit Under Test (UUT)
  mips uut (
    .clk(clk)
  );

  initial begin
    // Initialize Inputs
    clk = 0;

    // Wait 100 ns for global reset to finish
    #100;
    
    // Add your test logic here
    // For example:
    // #20 clk = 1;
    // #20 clk = 0;
    // <<Your Inputs>>

    // Add a delay, then finish the simulation
    #100;
    $finish;
  end
  
  always #10 clk = ~clk; // Clock generator

endmodule