<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv</a>


%Warning-WIDTH: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'c' generates 4 bits.
%Warning-WIDTH: Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>: Operator AND expects 5 bits on the LHS, but LHS's VARREF 'a' generates 4 bits.
%Warning-WIDTH: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>: Operator AND expects 5 bits on the RHS, but RHS's VARREF 'b' generates 4 bits.


</pre>