#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a5fa70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a5fc00 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1a55c30 .functor NOT 1, L_0x1a8f600, C4<0>, C4<0>, C4<0>;
L_0x1a8f360 .functor XOR 1, L_0x1a8f220, L_0x1a8f2c0, C4<0>, C4<0>;
L_0x1a8f4f0 .functor XOR 1, L_0x1a8f360, L_0x1a8f420, C4<0>, C4<0>;
v0x1a8c6e0_0 .net *"_ivl_10", 0 0, L_0x1a8f420;  1 drivers
v0x1a8c7e0_0 .net *"_ivl_12", 0 0, L_0x1a8f4f0;  1 drivers
v0x1a8c8c0_0 .net *"_ivl_2", 0 0, L_0x1a8f180;  1 drivers
v0x1a8c980_0 .net *"_ivl_4", 0 0, L_0x1a8f220;  1 drivers
v0x1a8ca60_0 .net *"_ivl_6", 0 0, L_0x1a8f2c0;  1 drivers
v0x1a8cb90_0 .net *"_ivl_8", 0 0, L_0x1a8f360;  1 drivers
v0x1a8cc70_0 .net "a", 0 0, v0x1a8aec0_0;  1 drivers
v0x1a8cd10_0 .net "b", 0 0, v0x1a8af60_0;  1 drivers
v0x1a8cdb0_0 .net "c", 0 0, v0x1a8b000_0;  1 drivers
v0x1a8cee0_0 .var "clk", 0 0;
v0x1a8cf80_0 .net "d", 0 0, v0x1a8b170_0;  1 drivers
v0x1a8d020_0 .net "out_dut", 0 0, L_0x1a8ef80;  1 drivers
v0x1a8d0c0_0 .net "out_ref", 0 0, L_0x1a8e090;  1 drivers
v0x1a8d160_0 .var/2u "stats1", 159 0;
v0x1a8d200_0 .var/2u "strobe", 0 0;
v0x1a8d2a0_0 .net "tb_match", 0 0, L_0x1a8f600;  1 drivers
v0x1a8d360_0 .net "tb_mismatch", 0 0, L_0x1a55c30;  1 drivers
v0x1a8d530_0 .net "wavedrom_enable", 0 0, v0x1a8b260_0;  1 drivers
v0x1a8d5d0_0 .net "wavedrom_title", 511 0, v0x1a8b300_0;  1 drivers
L_0x1a8f180 .concat [ 1 0 0 0], L_0x1a8e090;
L_0x1a8f220 .concat [ 1 0 0 0], L_0x1a8e090;
L_0x1a8f2c0 .concat [ 1 0 0 0], L_0x1a8ef80;
L_0x1a8f420 .concat [ 1 0 0 0], L_0x1a8e090;
L_0x1a8f600 .cmp/eeq 1, L_0x1a8f180, L_0x1a8f4f0;
S_0x1a5fd90 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1a5fc00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1a60510 .functor NOT 1, v0x1a8b000_0, C4<0>, C4<0>, C4<0>;
L_0x1a564f0 .functor NOT 1, v0x1a8af60_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d7e0 .functor AND 1, L_0x1a60510, L_0x1a564f0, C4<1>, C4<1>;
L_0x1a8d880 .functor NOT 1, v0x1a8b170_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d9b0 .functor NOT 1, v0x1a8aec0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8dab0 .functor AND 1, L_0x1a8d880, L_0x1a8d9b0, C4<1>, C4<1>;
L_0x1a8db90 .functor OR 1, L_0x1a8d7e0, L_0x1a8dab0, C4<0>, C4<0>;
L_0x1a8dc50 .functor AND 1, v0x1a8aec0_0, v0x1a8b000_0, C4<1>, C4<1>;
L_0x1a8dd10 .functor AND 1, L_0x1a8dc50, v0x1a8b170_0, C4<1>, C4<1>;
L_0x1a8ddd0 .functor OR 1, L_0x1a8db90, L_0x1a8dd10, C4<0>, C4<0>;
L_0x1a8df40 .functor AND 1, v0x1a8af60_0, v0x1a8b000_0, C4<1>, C4<1>;
L_0x1a8dfb0 .functor AND 1, L_0x1a8df40, v0x1a8b170_0, C4<1>, C4<1>;
L_0x1a8e090 .functor OR 1, L_0x1a8ddd0, L_0x1a8dfb0, C4<0>, C4<0>;
v0x1a55ea0_0 .net *"_ivl_0", 0 0, L_0x1a60510;  1 drivers
v0x1a55f40_0 .net *"_ivl_10", 0 0, L_0x1a8dab0;  1 drivers
v0x1a896b0_0 .net *"_ivl_12", 0 0, L_0x1a8db90;  1 drivers
v0x1a89770_0 .net *"_ivl_14", 0 0, L_0x1a8dc50;  1 drivers
v0x1a89850_0 .net *"_ivl_16", 0 0, L_0x1a8dd10;  1 drivers
v0x1a89980_0 .net *"_ivl_18", 0 0, L_0x1a8ddd0;  1 drivers
v0x1a89a60_0 .net *"_ivl_2", 0 0, L_0x1a564f0;  1 drivers
v0x1a89b40_0 .net *"_ivl_20", 0 0, L_0x1a8df40;  1 drivers
v0x1a89c20_0 .net *"_ivl_22", 0 0, L_0x1a8dfb0;  1 drivers
v0x1a89d00_0 .net *"_ivl_4", 0 0, L_0x1a8d7e0;  1 drivers
v0x1a89de0_0 .net *"_ivl_6", 0 0, L_0x1a8d880;  1 drivers
v0x1a89ec0_0 .net *"_ivl_8", 0 0, L_0x1a8d9b0;  1 drivers
v0x1a89fa0_0 .net "a", 0 0, v0x1a8aec0_0;  alias, 1 drivers
v0x1a8a060_0 .net "b", 0 0, v0x1a8af60_0;  alias, 1 drivers
v0x1a8a120_0 .net "c", 0 0, v0x1a8b000_0;  alias, 1 drivers
v0x1a8a1e0_0 .net "d", 0 0, v0x1a8b170_0;  alias, 1 drivers
v0x1a8a2a0_0 .net "out", 0 0, L_0x1a8e090;  alias, 1 drivers
S_0x1a8a400 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1a5fc00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1a8aec0_0 .var "a", 0 0;
v0x1a8af60_0 .var "b", 0 0;
v0x1a8b000_0 .var "c", 0 0;
v0x1a8b0d0_0 .net "clk", 0 0, v0x1a8cee0_0;  1 drivers
v0x1a8b170_0 .var "d", 0 0;
v0x1a8b260_0 .var "wavedrom_enable", 0 0;
v0x1a8b300_0 .var "wavedrom_title", 511 0;
S_0x1a8a6a0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1a8a400;
 .timescale -12 -12;
v0x1a8a900_0 .var/2s "count", 31 0;
E_0x1a5a990/0 .event negedge, v0x1a8b0d0_0;
E_0x1a5a990/1 .event posedge, v0x1a8b0d0_0;
E_0x1a5a990 .event/or E_0x1a5a990/0, E_0x1a5a990/1;
E_0x1a5abc0 .event negedge, v0x1a8b0d0_0;
E_0x1a449f0 .event posedge, v0x1a8b0d0_0;
S_0x1a8aa00 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1a8a400;
 .timescale -12 -12;
v0x1a8ac00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a8ace0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1a8a400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a8b460 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1a5fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1a8e1f0 .functor AND 1, v0x1a8aec0_0, L_0x1a8e260, L_0x1a8e350, v0x1a8b170_0;
L_0x1a8e440 .functor AND 1, L_0x1a8e5f0, L_0x1a8e6e0, L_0x1a8e800, v0x1a8b170_0;
L_0x1a8ea00 .functor AND 1, v0x1a8aec0_0, L_0x1a8eb80, v0x1a8b000_0, v0x1a8b170_0;
L_0x1a8edc0 .functor AND 1, v0x1a8af60_0, L_0x1a8ee90, v0x1a8b170_0, C4<1>;
L_0x1a8ef80 .functor OR 1, L_0x1a8e1f0, L_0x1a8e440, L_0x1a8ea00, L_0x1a8edc0;
v0x1a8b750_0 .net *"_ivl_1", 0 0, L_0x1a8e260;  1 drivers
v0x1a8b810_0 .net *"_ivl_11", 0 0, L_0x1a8eb80;  1 drivers
v0x1a8b8d0_0 .net *"_ivl_13", 0 0, L_0x1a8ee90;  1 drivers
v0x1a8b9a0_0 .net *"_ivl_3", 0 0, L_0x1a8e350;  1 drivers
v0x1a8ba60_0 .net *"_ivl_5", 0 0, L_0x1a8e5f0;  1 drivers
v0x1a8bb70_0 .net *"_ivl_7", 0 0, L_0x1a8e6e0;  1 drivers
v0x1a8bc30_0 .net *"_ivl_9", 0 0, L_0x1a8e800;  1 drivers
v0x1a8bcf0_0 .net "a", 0 0, v0x1a8aec0_0;  alias, 1 drivers
v0x1a8bde0_0 .net "b", 0 0, v0x1a8af60_0;  alias, 1 drivers
v0x1a8be80_0 .net "c", 0 0, v0x1a8b000_0;  alias, 1 drivers
v0x1a8bf70_0 .net "d", 0 0, v0x1a8b170_0;  alias, 1 drivers
v0x1a8c060_0 .net "out", 0 0, L_0x1a8ef80;  alias, 1 drivers
v0x1a8c120_0 .net "w1", 0 0, L_0x1a8e1f0;  1 drivers
v0x1a8c1e0_0 .net "w2", 0 0, L_0x1a8e440;  1 drivers
v0x1a8c2a0_0 .net "w3", 0 0, L_0x1a8ea00;  1 drivers
v0x1a8c360_0 .net "w4", 0 0, L_0x1a8edc0;  1 drivers
L_0x1a8e260 .reduce/nor v0x1a8af60_0;
L_0x1a8e350 .reduce/nor v0x1a8b000_0;
L_0x1a8e5f0 .reduce/nor v0x1a8aec0_0;
L_0x1a8e6e0 .reduce/nor v0x1a8af60_0;
L_0x1a8e800 .reduce/nor v0x1a8b000_0;
L_0x1a8eb80 .reduce/nor v0x1a8af60_0;
L_0x1a8ee90 .reduce/nor v0x1a8b000_0;
S_0x1a8c4c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1a5fc00;
 .timescale -12 -12;
E_0x1a5a730 .event anyedge, v0x1a8d200_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a8d200_0;
    %nor/r;
    %assign/vec4 v0x1a8d200_0, 0;
    %wait E_0x1a5a730;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a8a400;
T_3 ;
    %fork t_1, S_0x1a8a6a0;
    %jmp t_0;
    .scope S_0x1a8a6a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a8a900_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a8b170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a8b000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a8af60_0, 0;
    %assign/vec4 v0x1a8aec0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a449f0;
    %load/vec4 v0x1a8a900_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1a8a900_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a8b170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a8b000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a8af60_0, 0;
    %assign/vec4 v0x1a8aec0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1a5abc0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a8ace0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a5a990;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1a8aec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a8af60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a8b000_0, 0;
    %assign/vec4 v0x1a8b170_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1a8a400;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1a5fc00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a8cee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a8d200_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1a5fc00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a8cee0_0;
    %inv;
    %store/vec4 v0x1a8cee0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1a5fc00;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a8b0d0_0, v0x1a8d360_0, v0x1a8cc70_0, v0x1a8cd10_0, v0x1a8cdb0_0, v0x1a8cf80_0, v0x1a8d0c0_0, v0x1a8d020_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1a5fc00;
T_7 ;
    %load/vec4 v0x1a8d160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a8d160_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a8d160_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a8d160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a8d160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a8d160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a8d160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1a5fc00;
T_8 ;
    %wait E_0x1a5a990;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a8d160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d160_0, 4, 32;
    %load/vec4 v0x1a8d2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a8d160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d160_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a8d160_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d160_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a8d0c0_0;
    %load/vec4 v0x1a8d0c0_0;
    %load/vec4 v0x1a8d020_0;
    %xor;
    %load/vec4 v0x1a8d0c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a8d160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d160_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a8d160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8d160_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/kmap2/iter1/response3/top_module.sv";
