{"vcs1":{"timestamp_begin":1685122926.843279463, "rt":1.73, "ut":0.47, "st":0.21}}
{"vcselab":{"timestamp_begin":1685122928.644823067, "rt":0.97, "ut":0.30, "st":0.05}}
{"link":{"timestamp_begin":1685122929.677281289, "rt":0.64, "ut":0.30, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685122926.348475040}
{"VCS_COMP_START_TIME": 1685122926.348475040}
{"VCS_COMP_END_TIME": 1685122931.888829235}
{"VCS_USER_OPTIONS": "BIST_Checkboard_tb.v BIST_SRAM_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350812}}
{"stitch_vcselab": {"peak_mem": 222252}}
