<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : nand_write_ecc</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : nand_write_ecc</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r.html">Component : ALT_NOC_FW_L4_SYS_SCR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Per-Master Security bit for nand_write_ecc</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0</a> </td></tr>
<tr>
<td align="left">[15:1] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H</a> </td></tr>
<tr>
<td align="left">[23:17] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP</a> </td></tr>
<tr>
<td align="left">[31:25] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : mpu_m0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb5ce9acea5a4e40893a95a0035d81075"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0"></a></p>
<p>Security bit configuration for transactions from mpu_m0 to nand_write_ecc. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0bca8bf30dfdbb1816314fd39be451a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga0bca8bf30dfdbb1816314fd39be451a9">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0bca8bf30dfdbb1816314fd39be451a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12b8897673c2ca1c473b4ff7e066e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#gaf12b8897673c2ca1c473b4ff7e066e3c">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf12b8897673c2ca1c473b4ff7e066e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b092e63716607568655a0f9d4f763ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga6b092e63716607568655a0f9d4f763ef">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6b092e63716607568655a0f9d4f763ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd45f1faed7580105fb9073c3fbb9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#gaedd45f1faed7580105fb9073c3fbb9ff">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaedd45f1faed7580105fb9073c3fbb9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500d1dcfe85f61f042ca74655c828b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga500d1dcfe85f61f042ca74655c828b84">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga500d1dcfe85f61f042ca74655c828b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a857f3e39147c1a7fff2b8515519541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga6a857f3e39147c1a7fff2b8515519541">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6a857f3e39147c1a7fff2b8515519541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e433f27fca5c7e8ec883178a52a5cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga6e433f27fca5c7e8ec883178a52a5cd6">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga6e433f27fca5c7e8ec883178a52a5cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64a0b0ab4c1c63c95330ffe8abc98de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#gaa64a0b0ab4c1c63c95330ffe8abc98de">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gaa64a0b0ab4c1c63c95330ffe8abc98de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2soc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa0048e35b44008723ab479c7886ae9c5"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H"></a></p>
<p>Security bit configuration for transactions from fpga2soc to nand_write_ecc. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9a86f60034b88d9bef80164bcbe97e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga9a86f60034b88d9bef80164bcbe97e56">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga9a86f60034b88d9bef80164bcbe97e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda1c623815b7bec1c67489b712ee979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#gacda1c623815b7bec1c67489b712ee979">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gacda1c623815b7bec1c67489b712ee979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1932e6c1a1aeba1381e90ab1983d82f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga1932e6c1a1aeba1381e90ab1983d82f8">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1932e6c1a1aeba1381e90ab1983d82f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b5976bd0c85983813b1b80f951e35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#gad0b5976bd0c85983813b1b80f951e35b">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gad0b5976bd0c85983813b1b80f951e35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b23f5be21701c694285e48dff4f4d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga5b23f5be21701c694285e48dff4f4d49">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga5b23f5be21701c694285e48dff4f4d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079fb791f2b56b4d17aab70e55de724e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga079fb791f2b56b4d17aab70e55de724e">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga079fb791f2b56b4d17aab70e55de724e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e4f4454c1d5737bd9aa4fc7f268d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga24e4f4454c1d5737bd9aa4fc7f268d23">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga24e4f4454c1d5737bd9aa4fc7f268d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0afa295b390733b7b60a77600cadb038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga0afa295b390733b7b60a77600cadb038">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga0afa295b390733b7b60a77600cadb038"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ahb_ap </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp459df7c81fb456dcd8178e17814a400f"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP"></a></p>
<p>Security bit configuration for transactions from ahb_ap to nand_write_ecc. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5fc4fc6dbd172a2e70df8f40c0e6ef36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga5fc4fc6dbd172a2e70df8f40c0e6ef36">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga5fc4fc6dbd172a2e70df8f40c0e6ef36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b928ad55aa8c9234d0887d8c8edd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga52b928ad55aa8c9234d0887d8c8edd85">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga52b928ad55aa8c9234d0887d8c8edd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0ffb7f473e8109dd21b70bb179da83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#gaac0ffb7f473e8109dd21b70bb179da83">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaac0ffb7f473e8109dd21b70bb179da83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dacc8f121f6fe74808569694ba8596d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga9dacc8f121f6fe74808569694ba8596d">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_SET_MSK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ga9dacc8f121f6fe74808569694ba8596d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144925cccc0ed4b736f9aeae73e2f4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga144925cccc0ed4b736f9aeae73e2f4b6">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_CLR_MSK</a>&#160;&#160;&#160;0xfeffffff</td></tr>
<tr class="separator:ga144925cccc0ed4b736f9aeae73e2f4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba0e3853d75e58b00d15eda35166912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#gabba0e3853d75e58b00d15eda35166912">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabba0e3853d75e58b00d15eda35166912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecad77234842a985472355c421c0bcec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#gaecad77234842a985472355c421c0bcec">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gaecad77234842a985472355c421c0bcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1899121c09da4db4400b27aaec14d2f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga1899121c09da4db4400b27aaec14d2f3">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td></tr>
<tr class="separator:ga1899121c09da4db4400b27aaec14d2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c__s">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga44d636cd4bbc2dcbcbce6a2852bd6042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga44d636cd4bbc2dcbcbce6a2852bd6042">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga44d636cd4bbc2dcbcbce6a2852bd6042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f11cdb1c30e5edabf563a7cf943ace2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga3f11cdb1c30e5edabf563a7cf943ace2">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_OFST</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="separator:ga3f11cdb1c30e5edabf563a7cf943ace2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga218fd245feca921f10de0a24928f1ffa"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c__s">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga218fd245feca921f10de0a24928f1ffa">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_t</a></td></tr>
<tr class="separator:ga218fd245feca921f10de0a24928f1ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c__s" id="struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad42ee52c29f1af682e794773d47293b7"></a>uint32_t</td>
<td class="fieldname">
mpu_m0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a82a41e2d1e0623e4d3ab6a164d7f565a"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 15</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac0d3c41ae5c8833ff0f0cc78b991385b"></a>uint32_t</td>
<td class="fieldname">
fpga2soc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5edbf0ab060b6629fbc2ec35d8f42791"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a440f037d8e6c4768e683e279c11a01dd"></a>uint32_t</td>
<td class="fieldname">
ahb_ap: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a42a7ee63653adc9baa97a9e66a3f0364"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga0bca8bf30dfdbb1816314fd39be451a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf12b8897673c2ca1c473b4ff7e066e3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b092e63716607568655a0f9d4f763ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaedd45f1faed7580105fb9073c3fbb9ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga500d1dcfe85f61f042ca74655c828b84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6a857f3e39147c1a7fff2b8515519541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6e433f27fca5c7e8ec883178a52a5cd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa64a0b0ab4c1c63c95330ffe8abc98de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_MPU_M0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9a86f60034b88d9bef80164bcbe97e56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacda1c623815b7bec1c67489b712ee979"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1932e6c1a1aeba1381e90ab1983d82f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad0b5976bd0c85983813b1b80f951e35b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5b23f5be21701c694285e48dff4f4d49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga079fb791f2b56b4d17aab70e55de724e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga24e4f4454c1d5737bd9aa4fc7f268d23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0afa295b390733b7b60a77600cadb038"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_F2H</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5fc4fc6dbd172a2e70df8f40c0e6ef36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga52b928ad55aa8c9234d0887d8c8edd85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac0ffb7f473e8109dd21b70bb179da83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9dacc8f121f6fe74808569694ba8596d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_SET_MSK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga144925cccc0ed4b736f9aeae73e2f4b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_CLR_MSK&#160;&#160;&#160;0xfeffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabba0e3853d75e58b00d15eda35166912"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaecad77234842a985472355c421c0bcec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1899121c09da4db4400b27aaec14d2f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_AHB_AP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga44d636cd4bbc2dcbcbce6a2852bd6042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC</a> register. </p>

</div>
</div>
<a class="anchor" id="ga3f11cdb1c30e5edabf563a7cf943ace2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_OFST&#160;&#160;&#160;0x34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga218fd245feca921f10de0a24928f1ffa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c__s">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html#ga218fd245feca921f10de0a24928f1ffa">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___n_a_n_d___w_r___e_c_c.html">ALT_NOC_FW_L4_SYS_SCR_NAND_WR_ECC</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
