
---------- Begin Simulation Statistics ----------
final_tick                               113439120000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    462                       # Simulator instruction rate (inst/s)
host_mem_usage                               30119380                       # Number of bytes of host memory used
host_op_rate                                      475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                147996.11                       # Real time elapsed on the host
host_tick_rate                                 391891                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68362426                       # Number of instructions simulated
sim_ops                                      70257691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057998                       # Number of seconds simulated
sim_ticks                                 57998292500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.949058                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  241179                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               335208                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4926                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21058                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            281899                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46812                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           57502                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10690                       # Number of indirect misses.
system.cpu.branchPred.lookups                  530427                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   92153                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6391                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2937498                       # Number of instructions committed
system.cpu.committedOps                       3326956                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.217279                       # CPI: cycles per instruction
system.cpu.discardedOps                         63800                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1555997                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            803132                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           374872                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8231690                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237120                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4927                       # number of quiesce instructions executed
system.cpu.numCycles                         12388248                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4927                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1841645     55.36%     55.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10644      0.32%     55.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                 891912     26.81%     82.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite                582755     17.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3326956                       # Class of committed instruction
system.cpu.quiesceCycles                     80409020                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4156558                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11602                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2166557                       # Transaction distribution
system.membus.trans_dist::ReadResp            2170659                       # Transaction distribution
system.membus.trans_dist::WriteReq            1321216                       # Transaction distribution
system.membus.trans_dist::WriteResp           1321216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3644                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2066                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1776                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1777                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3865                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        19894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        78630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       115449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6877014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6877014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6993021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        39788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       591168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       109575                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       743667                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    220063172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    220063172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               220822519                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3497240                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000014                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003743                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3497191    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      49      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3497240                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9493966920                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            99627875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              586265                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            19230500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           86524684                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        13476049332                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1228750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2712064                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2712064                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4520669                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4520668                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        47208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        78630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       233712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       356592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13811712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13996032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3491                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3491                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     14465465                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        74184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       109575                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3738552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5704632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    220987392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    223936512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        55788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        55788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    230298027                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        24459792000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         15968067                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          764                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  19627844773                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         33.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12659164000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3389893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     16949465                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2542420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3389893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     26271670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3389893                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2542420                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5932313                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3389893                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     16949465                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5932313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5932313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     32203983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        55788                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       203244                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1746                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149202                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2542420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5932313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8474732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2542420                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       961890                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3504310                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2542420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8474732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       961890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11979042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2161583                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2161575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1276928                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1276928                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        55416                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6813696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1758                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6877014                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1772472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    218038272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        55820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    220063172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4278325                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4278325    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4278325                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10299348545                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         17.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12084764000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100204992                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24234096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1663315174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30509036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33898929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1727723139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     33898929                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33950655                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     67849584                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1697214103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64459691                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33898929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1795572723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    166461440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     79757312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    247988224                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     96337920                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    141230080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    237568000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     41615360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2492416                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     44163072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24084480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4413440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     28497920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     30509036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2870109323                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1375166553                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4275784912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1661047521                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2435073067                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4096120588                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     30509036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4531156844                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3810239620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8371905500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15680                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15680                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          245                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           49                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          294                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       270353                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54071                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         324423                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       270353                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       270353                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       270353                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54071                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        324423                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    138280960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56012                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         357888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          138697860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       233216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1769472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     79757312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        81956608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2160640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2167170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3644                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        27648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1246208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1280572                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        51726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2384224674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       965753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6170664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2391412816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4021084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30509036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1375166553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3389893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1413086566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4021084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30560762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3759391227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3389893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       965753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6170664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3804499382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     27708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3405530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371324500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2851                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2851                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3902888                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1361432                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2167175                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1280572                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2167175                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1280572                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1318                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            135363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            135405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            135369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            135355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            135346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            135414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            135349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            135342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            135336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           135401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           135353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           135355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           135331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           135340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             80025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             80058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             80022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             80026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             80004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             80042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             80034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             80037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            80079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            80024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            80037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            80024                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70486506620                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10829285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            127340252870                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32544.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58794.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3575                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2020173                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1191730                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2167172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1280572                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1905174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   75936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   75600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 213668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 204392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  20239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9712                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       234529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.485279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.068125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.403417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5504      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6164      2.63%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3486      1.49%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3431      1.46%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4061      1.73%      9.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3361      1.43%     11.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3882      1.66%     12.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3687      1.57%     14.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       200953     85.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       234529                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     759.685023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    962.567273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1619     56.79%     56.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.04%     56.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.04%     56.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.04%     56.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.04%     56.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.04%     56.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.04%     57.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.07%     57.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.07%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.11%     57.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.11%     57.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.14%     57.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          415     14.56%     72.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.04%     72.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.04%     72.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.07%     72.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.04%     72.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.04%     72.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.04%     72.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.04%     72.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.04%     72.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          706     24.76%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.04%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           68      2.39%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            3      0.11%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095           10      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2851                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     449.166257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    107.744511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    495.306010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1515     53.14%     53.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            76      2.67%     55.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.42%     56.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.07%     56.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.11%     56.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.25%     56.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.49%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.25%     57.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.07%     57.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     57.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     57.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     57.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.07%     57.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     57.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.07%     57.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.07%     57.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     57.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     57.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            3      0.11%     57.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     58.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     58.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           49      1.72%     59.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1144     40.13%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1568-1599            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2851                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              138614848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   84352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                81956672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               138698180                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             81956608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2389.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1413.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2391.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1413.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57998343750                       # Total gap between requests
system.mem_ctrls.avgGap                      16822.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    138196608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        56332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       357888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       235072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1769472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     79755520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 51725.660716649545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2382770285.866605281830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 971269.973163434071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6170664.420853423886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4053084.838661414105                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30509036.106537103653                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1375135655.933319091797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3389892.900726344902                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2160640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3644                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        27648                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1246208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3826160                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 126910501265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    190399040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    235526405                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  27222456125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  22060244975                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1087235583950                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2580777610                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     63769.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58737.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    215627.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42118.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7470487.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    797896.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    872435.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    840096.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         115723952.099988                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         80771787.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3939192431.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1779676326.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     555225677.999902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1079956755.149902                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     342153013.200022                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7892699944.050386                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        136.085040                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17464593950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3137400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37398056050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9854                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4927                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10200449.588999                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    31095050.840905                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4927    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         4125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4927                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63181504875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  50257615125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1116733                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1116733                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1116733                       # number of overall hits
system.cpu.icache.overall_hits::total         1116733                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          245                       # number of overall misses
system.cpu.icache.overall_misses::total           245                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10623750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10623750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10623750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10623750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1116978                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1116978                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1116978                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1116978                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000219                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000219                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43362.244898                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43362.244898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43362.244898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43362.244898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          245                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          245                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          245                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          245                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10240500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10240500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10240500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10240500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41797.959184                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41797.959184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41797.959184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41797.959184                       # average overall mshr miss latency
system.cpu.icache.replacements                     68                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1116733                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1116733                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           245                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10623750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10623750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1116978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1116978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43362.244898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43362.244898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10240500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10240500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41797.959184                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41797.959184                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           368.261955                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2630172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                68                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                 38679                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   368.261955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.719262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.719262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2234201                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2234201                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1428368                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1428368                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1428368                       # number of overall hits
system.cpu.dcache.overall_hits::total         1428368                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7269                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7269                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7269                       # number of overall misses
system.cpu.dcache.overall_misses::total          7269                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    538275125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    538275125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    538275125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    538275125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1435637                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1435637                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1435637                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1435637                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005063                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74050.780713                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74050.780713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74050.780713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74050.780713                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3644                       # number of writebacks
system.cpu.dcache.writebacks::total              3644                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1628                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1628                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        49262                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        49262                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    421143750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    421143750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    421143750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    421143750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    108032875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    108032875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003929                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003929                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003929                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003929                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74657.640489                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74657.640489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74657.640489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74657.640489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2193.026572                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2193.026572                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5642                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       893832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          893832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    302140125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    302140125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       897705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       897705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78011.909373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78011.909373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3865                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3865                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4974                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4974                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    295710375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    295710375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    108032875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    108032875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76509.799483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76509.799483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.516486                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.516486                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       534536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         534536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    236135000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    236135000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       537932                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       537932                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006313                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006313                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69533.274441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69533.274441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1776                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1776                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        44288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        44288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    125433375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    125433375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70626.900338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70626.900338                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              148588                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5642                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.336051                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5748190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5748190                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113439120000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               113440470000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    462                       # Simulator instruction rate (inst/s)
host_mem_usage                               30119380                       # Number of bytes of host memory used
host_op_rate                                      475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                147996.21                       # Real time elapsed on the host
host_tick_rate                                 391900                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68363919                       # Number of instructions simulated
sim_ops                                      70259535                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058000                       # Number of seconds simulated
sim_ticks                                 57999642500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.936154                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  241253                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               335371                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4926                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21075                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            281941                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46812                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           57502                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10690                       # Number of indirect misses.
system.cpu.branchPred.lookups                  530668                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   92226                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6391                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2938991                       # Number of instructions committed
system.cpu.committedOps                       3328800                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.215871                       # CPI: cycles per instruction
system.cpu.discardedOps                         63849                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1556937                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            803540                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           375017                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8232066                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237199                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4927                       # number of quiesce instructions executed
system.cpu.numCycles                         12390408                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4927                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1842709     55.36%     55.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10644      0.32%     55.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                 892340     26.81%     82.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite                583106     17.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3328800                       # Class of committed instruction
system.cpu.quiesceCycles                     80409020                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4158342                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11609                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2166655                       # Transaction distribution
system.membus.trans_dist::ReadResp            2170761                       # Transaction distribution
system.membus.trans_dist::WriteReq            1321216                       # Transaction distribution
system.membus.trans_dist::WriteResp           1321216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3645                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2068                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1776                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1777                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            247                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3867                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        19894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        78630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       115455                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6877210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6877210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6993228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        39788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       591360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       109575                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       743859                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    220069444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    220069444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               220829111                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3497342                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000014                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003743                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3497293    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      49      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3497342                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9494073920                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            99627875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              590640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            19230500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           86535004                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        13476587122                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1238750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2712064                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2712064                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4520866                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4520865                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        47208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        78630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       233712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       356592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13811712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13996032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3885                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3885                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     14465859                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        74184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       109575                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3738552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5704632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    220987392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    223936512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        62092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        62092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    230304331                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        24460481000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         15968461                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          764                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  19628435773                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         33.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12659361000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3389814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     16949070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2542360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3389814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     26271058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3389814                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2542360                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5932174                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3389814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     16949070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5932174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5932174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     32203233                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        62092                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       209548                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1943                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149399                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2542360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5932174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8474535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2542360                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1070558                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3612919                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2542360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8474535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1070558                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12087454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2161681                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2161673                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1276928                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1276928                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        55416                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6813696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1954                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6877210                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1772472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    218038272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        62092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    220069444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4278423                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4278423    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4278423                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10299446545                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         17.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12085254000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100204992                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24234096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1663276459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30508326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33898140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1727682925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     33898140                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33949864                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     67848004                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1697174599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64458190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33898140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1795530929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    166461440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     79757312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    247988224                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     96337920                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    141230080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    237568000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     41615360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2492416                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     44163072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24084480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4413440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     28497920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     30508326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2870042518                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1375134545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4275685389                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1661008859                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2435016388                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4096025247                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     30508326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4531051377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3810150933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8371710636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15808                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15808                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          247                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           49                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          296                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       272553                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54069                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         326623                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       272553                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       272553                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       272553                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54069                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        326623                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    138280960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        62284                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         358016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          138704260                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       233280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1769472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     79757312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        81956672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2160640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2167270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3645                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        27648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1246208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1280573                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        51724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2384169178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1073869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6172728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2391467499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4022094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30508326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1375134545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3389814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1413054779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4022094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30560050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3759303723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3389814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1073869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6172728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3804522278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     27708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3405530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371324500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2851                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2851                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3903058                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1361432                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2167275                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1280573                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2167275                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1280573                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1318                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            135363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            135405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            135369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            135355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            135346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            135429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            135381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            135360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            135336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           135401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           135353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           135355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           135332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           135340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             80025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             80058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             80022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             80026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             80004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             80042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             80034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             80037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            80079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            80024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            80037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            80024                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70491469350                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10829780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            127347814350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32545.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58795.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3575                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2020263                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1191730                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2167272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1280573                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1905244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   75956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   75605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 213668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 204392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  20239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9712                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       234539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.475469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.048221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.415806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5506      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6164      2.63%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3486      1.49%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3431      1.46%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4062      1.73%      9.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3363      1.43%     11.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3882      1.66%     12.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3687      1.57%     14.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       200958     85.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       234539                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     759.685023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    962.567273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1619     56.79%     56.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.04%     56.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.04%     56.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.04%     56.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.04%     56.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.04%     56.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.04%     57.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.07%     57.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.07%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.11%     57.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.11%     57.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.14%     57.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          415     14.56%     72.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.04%     72.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.04%     72.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.07%     72.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.04%     72.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.04%     72.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.04%     72.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.04%     72.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.04%     72.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          706     24.76%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.04%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           68      2.39%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            3      0.11%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095           10      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2851                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     449.166257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    107.744511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    495.306010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1515     53.14%     53.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            76      2.67%     55.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.42%     56.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.07%     56.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.11%     56.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.25%     56.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.49%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.25%     57.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.07%     57.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     57.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     57.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     57.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.07%     57.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     57.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.07%     57.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.07%     57.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     57.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     57.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            3      0.11%     57.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     58.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     58.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           49      1.72%     59.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1144     40.13%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1568-1599            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2851                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              138621184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   84352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                81956672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               138704580                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             81956672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2390.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1413.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2391.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1413.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57999688750                       # Total gap between requests
system.mem_ctrls.avgGap                      16822.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    138196608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        62540                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       358016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       235072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1769472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     79755520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 51724.456749884281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2382714824.492237091064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1078282.508379254257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6172727.702588857152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4052990.499036266003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30508325.978043746203                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1375103648.268176794052                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3389813.997560416348                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2160640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3645                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        27648                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1246208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3826160                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 126910501265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    197858840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    235628085                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  27222456125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  22060244975                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1087235583950                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2580777610                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     63769.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58737.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    201690.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42121.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7468437.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    797896.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    872435.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    840096.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         115728392.924988                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         80775575.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3939372487.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1779676326.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     555262841.699902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1079991792.787401                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     342154032.300022                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7892961449.962887                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        136.086381                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17464593950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3137610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37399196050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9854                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4927                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10200449.588999                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    31095050.840905                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4927    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         4125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4927                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63182854875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  50257615125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1117210                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1117210                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1117210                       # number of overall hits
system.cpu.icache.overall_hits::total         1117210                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          247                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          247                       # number of overall misses
system.cpu.icache.overall_misses::total           247                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10710625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10710625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10710625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10710625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1117457                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1117457                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1117457                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1117457                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43362.854251                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43362.854251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43362.854251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43362.854251                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          247                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          247                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          247                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          247                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10324000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10324000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41797.570850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41797.570850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41797.570850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41797.570850                       # average overall mshr miss latency
system.cpu.icache.replacements                     69                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1117210                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1117210                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          247                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           247                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10710625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10710625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1117457                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1117457                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43362.854251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43362.854251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10324000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10324000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41797.570850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41797.570850                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           368.262111                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21890004                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               444                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49301.810811                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   368.262111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.719262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.719262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2235161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2235161                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1429161                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1429161                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1429161                       # number of overall hits
system.cpu.dcache.overall_hits::total         1429161                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7271                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7271                       # number of overall misses
system.cpu.dcache.overall_misses::total          7271                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    538442625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    538442625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    538442625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    538442625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1436432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1436432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1436432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1436432                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005062                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005062                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005062                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005062                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74053.448632                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74053.448632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74053.448632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74053.448632                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3645                       # number of writebacks
system.cpu.dcache.writebacks::total              3645                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1628                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1628                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        49262                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        49262                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    421308250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    421308250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    421308250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    421308250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    108032875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    108032875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003928                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003928                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003928                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003928                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74660.331384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74660.331384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74660.331384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74660.331384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2193.026572                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2193.026572                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5644                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       894274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          894274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3875                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3875                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    302307625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    302307625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       898149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       898149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78014.870968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78014.870968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3867                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3867                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4974                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4974                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    295874875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    295874875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    108032875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    108032875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76512.768296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76512.768296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.516486                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.516486                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       534887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         534887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    236135000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    236135000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       538283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       538283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006309                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006309                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69533.274441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69533.274441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1776                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1776                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        44288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        44288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    125433375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    125433375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70626.900338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70626.900338                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1437404                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.496426                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5751372                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5751372                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113440470000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
