{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597739879935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597739879945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 18 10:37:59 2020 " "Processing started: Tue Aug 18 10:37:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597739879945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739879945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739879946 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1597739881714 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "inverted_residual_block.sv(77) " "Verilog HDL Module Instantiation warning at inverted_residual_block.sv(77): ignored dangling comma in List of Port Connections" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1597739893548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "size_kex size_KEX inverted_residual_block.sv(59) " "Verilog HDL Declaration information at inverted_residual_block.sv(59): object \"size_kex\" differs only in case from object \"size_KEX\" in the same scope" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverted_residual_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file inverted_residual_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverted_residual_block " "Found entity 1: inverted_residual_block" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH Main_Controller.sv(22) " "Verilog HDL Declaration information at Main_Controller.sv(22): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tox Tox Main_Controller.sv(50) " "Verilog HDL Declaration information at Main_Controller.sv(50): object \"tox\" differs only in case from object \"Tox\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "toy Toy Main_Controller.sv(50) " "Verilog HDL Declaration information at Main_Controller.sv(50): object \"toy\" differs only in case from object \"Toy\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tox_n tox_n Main_Controller.sv(59) " "Verilog HDL Declaration information at Main_Controller.sv(59): object \"Tox_n\" differs only in case from object \"tox_n\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Toy_n toy_n Main_Controller.sv(59) " "Verilog HDL Declaration information at Main_Controller.sv(59): object \"Toy_n\" differs only in case from object \"toy_n\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_controller " "Found entity 1: Main_controller" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_fmi W_FMI DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_fmi\" differs only in case from object \"W_FMI\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kpw W_KPW DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_kpw\" differs only in case from object \"W_KPW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kdw W_KDW DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_kdw\" differs only in case from object \"W_KDW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMA " "Found entity 1: DMA" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE Convolution_1_1.sv(27) " "Verilog HDL Declaration information at Convolution_1_1.sv(27): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_1_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file convolution_1_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution_1_1 " "Found entity 1: Convolution_1_1" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893585 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFT_REGISTER_PX " "Found entity 2: SHIFT_REGISTER_PX" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893585 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHIFT_REGISTER_WG " "Found entity 3: SHIFT_REGISTER_WG" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893585 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REGISTER_POS " "Found entity 4: SHIFT_REGISTER_POS" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893585 ""} { "Info" "ISGN_ENTITY_NAME" "5 RELU6 " "Found entity 5: RELU6" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893585 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Convolution_dsc.sv(118) " "Verilog HDL information at Convolution_dsc.sv(118): always construct contains both blocking and non-blocking assignments" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1597739893588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE Convolution_dsc.sv(31) " "Verilog HDL Declaration information at Convolution_dsc.sv(31): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD_FMINT load_fmint Convolution_dsc.sv(44) " "Verilog HDL Declaration information at Convolution_dsc.sv(44): object \"LOAD_FMINT\" differs only in case from object \"load_fmint\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tox tox Convolution_dsc.sv(26) " "Verilog HDL Declaration information at Convolution_dsc.sv(26): object \"Tox\" differs only in case from object \"tox\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Toy toy Convolution_dsc.sv(26) " "Verilog HDL Declaration information at Convolution_dsc.sv(26): object \"Toy\" differs only in case from object \"toy\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597739893589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_dsc.sv 6 6 " "Found 6 design units, including 6 entities, in source file convolution_dsc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution_dsc " "Found entity 1: Convolution_dsc" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893592 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFT_REGISTER_FMINT " "Found entity 2: SHIFT_REGISTER_FMINT" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893592 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHIFT_REGISTER_DW_WG " "Found entity 3: SHIFT_REGISTER_DW_WG" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893592 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REGISTER_PW_PS " "Found entity 4: SHIFT_REGISTER_PW_PS" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 534 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893592 ""} { "Info" "ISGN_ENTITY_NAME" "5 SHIFT_REGISTER_PW_WG " "Found entity 5: SHIFT_REGISTER_PW_WG" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893592 ""} { "Info" "ISGN_ENTITY_NAME" "6 RELU6_DSC " "Found entity 6: RELU6_DSC" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 564 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMI " "Found entity 1: RAM_FMI" {  } { { "RAM_FMI.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMI.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmint.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmint.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMINT " "Found entity 1: RAM_FMINT" {  } { { "RAM_FMINT.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMINT.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMO " "Found entity 1: RAM_FMO" {  } { { "RAM_FMO.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kex.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KEX " "Found entity 1: RAM_KEX" {  } { { "RAM_KEX.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KEX.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kdw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kdw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KDW " "Found entity 1: RAM_KDW" {  } { { "RAM_KDW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KDW.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kpw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kpw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KPW " "Found entity 1: RAM_KPW" {  } { { "RAM_KPW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KPW.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irb_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file irb_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irb_pkg (SystemVerilog) " "Found design unit 1: irb_pkg (SystemVerilog)" {  } { { "irb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/irb_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893703 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "testbench.sv(206) " "Verilog HDL information at testbench.sv(206): always construct contains both blocking and non-blocking assignments" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1597739893710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file tb_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pkg (SystemVerilog) " "Found design unit 1: tb_pkg (SystemVerilog)" {  } { { "tb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739893714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739893714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inverted_residual_block " "Elaborating entity \"inverted_residual_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597739894596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_controller Main_controller:mc " "Elaborating entity \"Main_controller\" for hierarchy \"Main_controller:mc\"" {  } { { "inverted_residual_block.sv" "mc" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739894669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMA DMA:dma " "Elaborating entity \"DMA\" for hierarchy \"DMA:dma\"" {  } { { "inverted_residual_block.sv" "dma" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739894868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convolution_1_1 Convolution_1_1:conv_11 " "Elaborating entity \"Convolution_1_1\" for hierarchy \"Convolution_1_1:conv_11\"" {  } { { "inverted_residual_block.sv" "conv_11" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739894929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_PX Convolution_1_1:conv_11\|SHIFT_REGISTER_PX:reg_px " "Elaborating entity \"SHIFT_REGISTER_PX\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_PX:reg_px\"" {  } { { "Convolution_1_1.sv" "reg_px" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739894981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_WG Convolution_1_1:conv_11\|SHIFT_REGISTER_WG:reg_wg " "Elaborating entity \"SHIFT_REGISTER_WG\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_WG:reg_wg\"" {  } { { "Convolution_1_1.sv" "reg_wg" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739894990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_POS Convolution_1_1:conv_11\|SHIFT_REGISTER_POS:reg_pos " "Elaborating entity \"SHIFT_REGISTER_POS\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_POS:reg_pos\"" {  } { { "Convolution_1_1.sv" "reg_pos" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739894999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELU6 Convolution_1_1:conv_11\|RELU6:activation " "Elaborating entity \"RELU6\" for hierarchy \"Convolution_1_1:conv_11\|RELU6:activation\"" {  } { { "Convolution_1_1.sv" "activation" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convolution_dsc Convolution_dsc:conv_dsc " "Elaborating entity \"Convolution_dsc\" for hierarchy \"Convolution_dsc:conv_dsc\"" {  } { { "inverted_residual_block.sv" "conv_dsc" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_FMINT Convolution_dsc:conv_dsc\|SHIFT_REGISTER_FMINT:reg_fmint " "Elaborating entity \"SHIFT_REGISTER_FMINT\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_FMINT:reg_fmint\"" {  } { { "Convolution_dsc.sv" "reg_fmint" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_DW_WG Convolution_dsc:conv_dsc\|SHIFT_REGISTER_DW_WG:reg_dw_wg " "Elaborating entity \"SHIFT_REGISTER_DW_WG\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_DW_WG:reg_dw_wg\"" {  } { { "Convolution_dsc.sv" "reg_dw_wg" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_PW_PS Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_PS:reg_pw_ps " "Elaborating entity \"SHIFT_REGISTER_PW_PS\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_PS:reg_pw_ps\"" {  } { { "Convolution_dsc.sv" "reg_pw_ps" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_PW_WG Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_WG:reg_pw_wg " "Elaborating entity \"SHIFT_REGISTER_PW_WG\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_WG:reg_pw_wg\"" {  } { { "Convolution_dsc.sv" "reg_pw_wg" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELU6_DSC Convolution_dsc:conv_dsc\|RELU6_DSC:activation_for\[0\].activation " "Elaborating entity \"RELU6_DSC\" for hierarchy \"Convolution_dsc:conv_dsc\|RELU6_DSC:activation_for\[0\].activation\"" {  } { { "Convolution_dsc.sv" "activation_for\[0\].activation" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FMI RAM_FMI:ram_fmi " "Elaborating entity \"RAM_FMI\" for hierarchy \"RAM_FMI:ram_fmi\"" {  } { { "inverted_residual_block.sv" "ram_fmi" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_KEX RAM_KEX:ram_kex " "Elaborating entity \"RAM_KEX\" for hierarchy \"RAM_KEX:ram_kex\"" {  } { { "inverted_residual_block.sv" "ram_kex" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FMINT RAM_FMINT:ram_fmint " "Elaborating entity \"RAM_FMINT\" for hierarchy \"RAM_FMINT:ram_fmint\"" {  } { { "inverted_residual_block.sv" "ram_fmint" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FMO RAM_FMO:ram_fmo " "Elaborating entity \"RAM_FMO\" for hierarchy \"RAM_FMO:ram_fmo\"" {  } { { "inverted_residual_block.sv" "ram_fmo" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_KDW RAM_KDW:ram_kdw " "Elaborating entity \"RAM_KDW\" for hierarchy \"RAM_KDW:ram_kdw\"" {  } { { "inverted_residual_block.sv" "ram_kdw" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_KPW RAM_KPW:ram_kpw " "Elaborating entity \"RAM_KPW\" for hierarchy \"RAM_KPW:ram_kpw\"" {  } { { "inverted_residual_block.sv" "ram_kpw" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739895255 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_KPW:ram_kpw\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_KPW:ram_kpw\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2560 " "Parameter NUMWORDS_A set to 2560" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_KDW:ram_kdw\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_KDW:ram_kdw\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 18 " "Parameter NUMWORDS_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_FMO:ram_fmo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_FMO:ram_fmo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 62720 " "Parameter NUMWORDS_A set to 62720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_FMINT:ram_fmint\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_FMINT:ram_fmint\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 162 " "Parameter NUMWORDS_A set to 162" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_KEX:ram_kex\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_KEX:ram_kex\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2560 " "Parameter NUMWORDS_A set to 2560" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_FMI:ram_fmi\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_FMI:ram_fmi\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 62720 " "Parameter NUMWORDS_A set to 62720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597739899131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1597739899131 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1597739899131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_KPW:ram_kpw\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_KPW:ram_kpw\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739899583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_KPW:ram_kpw\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_KPW:ram_kpw\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2560 " "Parameter \"NUMWORDS_A\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899583 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597739899583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2pa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2pa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2pa1 " "Found entity 1: altsyncram_2pa1" {  } { { "db/altsyncram_2pa1.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/altsyncram_2pa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739899698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739899698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_KDW:ram_kdw\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_KDW:ram_kdw\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739899844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_KDW:ram_kdw\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_KDW:ram_kdw\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 18 " "Parameter \"NUMWORDS_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739899844 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597739899844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ka1 " "Found entity 1: altsyncram_7ka1" {  } { { "db/altsyncram_7ka1.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/altsyncram_7ka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739899916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739899916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_FMO:ram_fmo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_FMO:ram_fmo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739900013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_FMO:ram_fmo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_FMO:ram_fmo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 62720 " "Parameter \"NUMWORDS_A\" = \"62720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900013 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597739900013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hqa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hqa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hqa1 " "Found entity 1: altsyncram_hqa1" {  } { { "db/altsyncram_hqa1.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/altsyncram_hqa1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739900113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739900113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739900253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739900253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739900331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739900331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739900404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739900404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_FMINT:ram_fmint\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_FMINT:ram_fmint\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739900458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_FMINT:ram_fmint\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_FMINT:ram_fmint\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 162 " "Parameter \"NUMWORDS_A\" = \"162\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597739900458 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597739900458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sla1 " "Found entity 1: altsyncram_sla1" {  } { { "db/altsyncram_sla1.tdf" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/db/altsyncram_sla1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597739900531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739900531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1597739901152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597739903538 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1597739905994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg " "Generated suppressed messages file D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739906484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597739907418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597739907418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5004 " "Implemented 5004 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597739908680 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597739908680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4550 " "Implemented 4550 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597739908680 ""} { "Info" "ICUT_CUT_TM_RAMS" "322 " "Implemented 322 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1597739908680 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "29 " "Implemented 29 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1597739908680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597739908680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5015 " "Peak virtual memory: 5015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597739908720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 18 10:38:28 2020 " "Processing ended: Tue Aug 18 10:38:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597739908720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597739908720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597739908720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597739908720 ""}
