WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500047 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 57 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500048 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 57 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500048 (Simulation time: 0 hr 2 min 57 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 16814805 heartbeat IPC: 0.69858 cumulative IPC: 0.69858 (Simulation time: 0 hr 12 min 27 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 31027777 heartbeat IPC: 0.703583 cumulative IPC: 0.701073 (Simulation time: 0 hr 20 min 53 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 44909989 heartbeat IPC: 0.720347 cumulative IPC: 0.707382 (Simulation time: 0 hr 24 min 56 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 57888656 heartbeat IPC: 0.770496 cumulative IPC: 0.722171 (Simulation time: 0 hr 27 min 31 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 73767479 heartbeat IPC: 0.62977 cumulative IPC: 0.701583 (Simulation time: 0 hr 30 min 10 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 71267432 cumulative IPC: 0.701583 (Simulation time: 0 hr 30 min 10 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 71267432 (Simulation time: 0 hr 30 min 10 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.701583 instructions: 50000000 cycles: 71267432
CPU 0 Branch Prediction Accuracy: 99.9998% MPKI: 2.00001e-05 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.00001e-05
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1046871  HIT:     365077  MISS:     681794
LLC LOAD         ACCESS:     450928  HIT:      67136  MISS:     383792
LLC RFO          ACCESS:     297696  HIT:          0  MISS:     297696
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     297939  HIT:     297938  MISS:          1
LLC TRANSLATION  ACCESS:        308  HIT:          3  MISS:        305
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 523.077 cycles
cpu0_DTLB TOTAL       ACCESS:   13695416  HIT:   13618962  MISS:      76454
cpu0_DTLB LOAD         ACCESS:   13695416  HIT:   13618962  MISS:      76454
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 38.5105 cycles
cpu0_ITLB TOTAL       ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB LOAD         ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16772082  HIT:   14368234  MISS:    2403848
cpu0_L1D LOAD         ACCESS:    7599167  HIT:    6335969  MISS:    1263198
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9162244  HIT:    8032244  MISS:    1130000
cpu0_L1D TRANSLATION  ACCESS:      10671  HIT:         21  MISS:      10650
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 158.72 cycles
cpu0_L1I TOTAL       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I LOAD         ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 575.25 cycles
cpu0_L2C TOTAL       ACCESS:    1164273  HIT:     415338  MISS:     748935
cpu0_L2C LOAD         ACCESS:     518627  HIT:      67696  MISS:     450931
cpu0_L2C RFO          ACCESS:     315726  HIT:      18030  MISS:     297696
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     319270  HIT:     319270  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      10650  HIT:      10342  MISS:        308
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 497.098 cycles
cpu0_STLB TOTAL       ACCESS:      53574  HIT:      42930  MISS:      10644
cpu0_STLB LOAD         ACCESS:      53574  HIT:      42930  MISS:      10644
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 235.31 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     471851
  ROW_BUFFER_MISS:     209937
 AVG DBUS CONGESTED CYCLE:    3.97324
 WQ ROW_BUFFER_HIT:     153000
  ROW_BUFFER_MISS:     144652  FULL:          0

