// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Scheduler(	// ventus/src/L2cache/Scheduler.scala:27:7
  input           clock,	// ventus/src/L2cache/Scheduler.scala:27:7
                  reset,	// ventus/src/L2cache/Scheduler.scala:27:7
  output          io_in_a_ready,	// ventus/src/L2cache/Scheduler.scala:29:14
  input           io_in_a_valid,	// ventus/src/L2cache/Scheduler.scala:29:14
  input  [2:0]    io_in_a_bits_opcode,	// ventus/src/L2cache/Scheduler.scala:29:14
  input  [14:0]   io_in_a_bits_source,	// ventus/src/L2cache/Scheduler.scala:29:14
  input  [31:0]   io_in_a_bits_address,	// ventus/src/L2cache/Scheduler.scala:29:14
  input  [127:0]  io_in_a_bits_mask,	// ventus/src/L2cache/Scheduler.scala:29:14
  input  [1023:0] io_in_a_bits_data,	// ventus/src/L2cache/Scheduler.scala:29:14
  input  [2:0]    io_in_a_bits_param,	// ventus/src/L2cache/Scheduler.scala:29:14
  input  [31:0]   io_in_a_bits_spike_info_pc,	// ventus/src/L2cache/Scheduler.scala:29:14
                  io_in_a_bits_spike_info_vaddr,	// ventus/src/L2cache/Scheduler.scala:29:14
  input           io_in_d_ready,	// ventus/src/L2cache/Scheduler.scala:29:14
  output          io_in_d_valid,	// ventus/src/L2cache/Scheduler.scala:29:14
  output [2:0]    io_in_d_bits_opcode,	// ventus/src/L2cache/Scheduler.scala:29:14
  output [14:0]   io_in_d_bits_source,	// ventus/src/L2cache/Scheduler.scala:29:14
  output [1023:0] io_in_d_bits_data,	// ventus/src/L2cache/Scheduler.scala:29:14
  output [31:0]   io_in_d_bits_address,	// ventus/src/L2cache/Scheduler.scala:29:14
  input           io_out_a_ready,	// ventus/src/L2cache/Scheduler.scala:29:14
  output          io_out_a_valid,	// ventus/src/L2cache/Scheduler.scala:29:14
  output [2:0]    io_out_a_bits_opcode,	// ventus/src/L2cache/Scheduler.scala:29:14
  output [14:0]   io_out_a_bits_source,	// ventus/src/L2cache/Scheduler.scala:29:14
  output [31:0]   io_out_a_bits_address,	// ventus/src/L2cache/Scheduler.scala:29:14
  output [127:0]  io_out_a_bits_mask,	// ventus/src/L2cache/Scheduler.scala:29:14
  output [1023:0] io_out_a_bits_data,	// ventus/src/L2cache/Scheduler.scala:29:14
  input           io_out_d_valid,	// ventus/src/L2cache/Scheduler.scala:29:14
  input  [2:0]    io_out_d_bits_opcode,	// ventus/src/L2cache/Scheduler.scala:29:14
  input  [14:0]   io_out_d_bits_source,	// ventus/src/L2cache/Scheduler.scala:29:14
  input  [1023:0] io_out_d_bits_data	// ventus/src/L2cache/Scheduler.scala:29:14
);

  wire          request_ready;	// ventus/src/L2cache/Scheduler.scala:239:104
  wire [31:0]   tagMatches;	// ventus/src/L2cache/Scheduler.scala:174:23
  wire          _dir_result_buffer_io_enq_ready;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire          _dir_result_buffer_io_deq_valid;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [2:0]    _dir_result_buffer_io_deq_bits_opcode;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [6:0]    _dir_result_buffer_io_deq_bits_size;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [14:0]   _dir_result_buffer_io_deq_bits_source;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [18:0]   _dir_result_buffer_io_deq_bits_tag;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [6:0]    _dir_result_buffer_io_deq_bits_offset;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [4:0]    _dir_result_buffer_io_deq_bits_put;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [1023:0] _dir_result_buffer_io_deq_bits_data;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [127:0]  _dir_result_buffer_io_deq_bits_mask;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [2:0]    _dir_result_buffer_io_deq_bits_param;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [5:0]    _dir_result_buffer_io_deq_bits_set;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire          _dir_result_buffer_io_deq_bits_hit;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [3:0]    _dir_result_buffer_io_deq_bits_way;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire          _dir_result_buffer_io_deq_bits_dirty;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire          _dir_result_buffer_io_deq_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire [18:0]   _dir_result_buffer_io_deq_bits_victim_tag;	// ventus/src/L2cache/Scheduler.scala:244:31
  wire          _write_buffer_io_enq_ready;	// ventus/src/L2cache/Scheduler.scala:125:27
  wire          _write_buffer_io_deq_valid;	// ventus/src/L2cache/Scheduler.scala:125:27
  wire [2:0]    _write_buffer_io_deq_bits_opcode;	// ventus/src/L2cache/Scheduler.scala:125:27
  wire [14:0]   _write_buffer_io_deq_bits_source;	// ventus/src/L2cache/Scheduler.scala:125:27
  wire [18:0]   _write_buffer_io_deq_bits_tag;	// ventus/src/L2cache/Scheduler.scala:125:27
  wire [6:0]    _write_buffer_io_deq_bits_offset;	// ventus/src/L2cache/Scheduler.scala:125:27
  wire [1023:0] _write_buffer_io_deq_bits_data;	// ventus/src/L2cache/Scheduler.scala:125:27
  wire [127:0]  _write_buffer_io_deq_bits_mask;	// ventus/src/L2cache/Scheduler.scala:125:27
  wire [5:0]    _write_buffer_io_deq_bits_set;	// ventus/src/L2cache/Scheduler.scala:125:27
  wire [2:0]    _mshrs_31_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_31_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_31_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_31_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_31_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_31_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_31_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_31_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_31_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_31_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_31_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_31_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_31_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_31_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_31_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_31_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_31_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_31_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_31_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_31_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_31_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_30_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_30_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_30_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_30_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_30_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_30_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_30_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_30_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_30_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_30_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_30_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_30_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_30_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_30_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_30_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_30_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_30_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_30_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_30_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_30_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_30_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_29_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_29_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_29_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_29_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_29_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_29_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_29_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_29_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_29_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_29_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_29_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_29_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_29_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_29_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_29_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_29_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_29_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_29_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_29_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_29_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_29_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_28_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_28_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_28_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_28_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_28_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_28_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_28_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_28_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_28_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_28_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_28_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_28_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_28_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_28_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_28_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_28_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_28_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_28_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_28_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_28_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_28_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_27_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_27_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_27_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_27_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_27_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_27_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_27_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_27_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_27_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_27_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_27_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_27_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_27_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_27_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_27_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_27_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_27_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_27_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_27_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_27_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_27_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_26_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_26_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_26_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_26_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_26_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_26_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_26_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_26_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_26_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_26_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_26_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_26_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_26_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_26_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_26_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_26_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_26_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_26_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_26_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_26_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_26_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_25_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_25_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_25_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_25_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_25_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_25_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_25_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_25_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_25_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_25_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_25_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_25_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_25_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_25_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_25_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_25_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_25_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_25_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_25_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_25_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_25_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_24_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_24_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_24_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_24_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_24_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_24_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_24_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_24_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_24_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_24_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_24_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_24_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_24_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_24_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_24_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_24_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_24_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_24_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_24_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_24_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_24_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_23_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_23_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_23_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_23_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_23_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_23_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_23_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_23_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_23_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_23_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_23_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_23_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_23_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_23_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_23_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_23_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_23_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_23_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_23_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_23_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_23_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_22_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_22_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_22_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_22_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_22_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_22_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_22_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_22_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_22_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_22_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_22_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_22_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_22_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_22_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_22_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_22_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_22_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_22_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_22_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_22_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_22_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_21_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_21_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_21_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_21_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_21_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_21_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_21_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_21_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_21_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_21_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_21_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_21_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_21_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_21_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_21_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_21_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_21_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_21_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_21_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_21_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_21_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_20_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_20_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_20_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_20_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_20_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_20_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_20_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_20_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_20_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_20_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_20_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_20_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_20_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_20_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_20_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_20_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_20_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_20_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_20_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_20_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_20_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_19_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_19_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_19_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_19_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_19_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_19_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_19_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_19_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_19_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_19_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_19_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_19_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_19_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_19_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_19_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_19_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_19_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_19_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_19_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_19_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_19_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_18_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_18_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_18_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_18_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_18_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_18_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_18_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_18_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_18_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_18_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_18_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_18_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_18_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_18_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_18_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_18_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_18_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_18_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_18_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_18_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_18_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_17_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_17_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_17_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_17_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_17_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_17_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_17_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_17_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_17_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_17_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_17_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_17_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_17_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_17_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_17_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_17_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_17_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_17_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_17_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_17_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_17_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_16_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_16_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_16_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_16_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_16_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_16_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_16_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_16_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_16_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_16_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_16_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_16_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_16_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_16_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_16_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_16_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_16_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_16_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_16_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_16_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_16_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_15_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_15_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_15_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_15_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_15_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_15_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_15_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_15_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_15_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_15_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_15_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_15_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_15_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_15_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_15_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_15_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_15_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_15_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_15_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_15_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_15_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_14_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_14_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_14_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_14_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_14_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_14_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_14_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_14_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_14_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_14_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_14_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_14_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_14_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_14_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_14_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_14_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_14_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_14_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_14_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_14_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_14_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_13_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_13_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_13_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_13_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_13_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_13_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_13_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_13_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_13_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_13_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_13_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_13_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_13_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_13_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_13_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_13_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_13_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_13_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_13_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_13_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_13_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_12_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_12_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_12_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_12_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_12_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_12_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_12_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_12_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_12_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_12_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_12_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_12_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_12_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_12_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_12_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_12_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_12_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_12_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_12_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_12_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_12_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_11_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_11_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_11_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_11_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_11_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_11_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_11_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_11_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_11_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_11_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_11_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_11_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_11_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_11_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_11_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_11_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_11_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_11_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_11_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_11_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_11_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_10_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_10_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_10_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_10_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_10_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_10_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_10_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_10_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_10_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_10_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_10_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_10_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_10_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_10_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_10_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_10_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_10_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_10_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_10_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_10_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_10_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_9_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_9_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_9_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_9_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_9_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_9_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_9_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_9_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_9_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_9_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_9_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_9_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_9_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_9_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_9_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_9_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_9_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_9_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_9_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_9_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_9_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_8_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_8_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_8_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_8_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_8_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_8_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_8_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_8_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_8_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_8_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_8_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_8_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_8_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_8_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_8_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_8_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_8_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_8_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_8_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_8_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_8_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_7_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_7_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_7_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_7_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_7_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_7_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_7_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_7_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_7_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_7_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_7_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_7_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_7_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_7_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_7_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_7_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_7_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_7_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_7_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_7_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_7_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_6_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_6_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_6_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_6_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_6_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_6_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_6_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_6_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_6_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_6_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_6_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_6_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_6_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_6_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_6_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_6_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_6_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_6_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_6_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_6_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_6_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_5_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_5_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_5_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_5_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_5_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_5_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_5_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_5_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_5_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_5_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_5_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_5_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_5_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_5_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_5_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_5_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_5_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_5_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_5_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_5_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_5_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_4_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_4_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_4_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_4_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_4_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_4_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_4_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_4_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_4_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_4_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_4_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_4_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_4_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_4_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_4_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_4_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_4_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_4_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_4_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_4_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_4_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_3_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_3_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_3_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_3_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_3_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_3_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_3_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_3_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_3_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_3_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_3_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_3_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_3_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_3_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_3_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_3_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_3_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_3_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_3_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_3_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_3_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_2_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_2_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_2_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_2_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_2_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_2_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_2_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_2_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_2_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_2_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_2_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_2_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_2_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_2_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_2_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_2_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_2_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_2_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_2_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_2_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_2_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_1_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_1_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_1_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_1_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_1_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_1_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_1_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_1_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_1_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_1_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_1_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_1_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_1_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_1_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_1_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_1_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_1_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_1_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_1_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_1_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_1_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [2:0]    _mshrs_0_io_status_opcode;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_0_io_status_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_0_io_status_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_0_io_schedule_a_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_0_io_schedule_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_0_io_schedule_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_0_io_schedule_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_0_io_schedule_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_0_io_schedule_d_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_0_io_schedule_d_bits_size;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_0_io_schedule_d_bits_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [6:0]    _mshrs_0_io_schedule_d_bits_offset;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_0_io_schedule_d_bits_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_0_io_schedule_d_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_0_io_schedule_d_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_0_io_schedule_d_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [1023:0] _mshrs_0_io_schedule_data;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _mshrs_0_io_schedule_dir_valid;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [3:0]    _mshrs_0_io_schedule_dir_bits_way;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [18:0]   _mshrs_0_io_schedule_dir_bits_data_tag;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire [5:0]    _mshrs_0_io_schedule_dir_bits_set;	// ventus/src/L2cache/Scheduler.scala:91:46
  wire          _requests_io_push_ready;	// ventus/src/L2cache/Scheduler.scala:89:24
  wire [31:0]   _requests_io_valid;	// ventus/src/L2cache/Scheduler.scala:89:24
  wire [127:0]  _requests_io_data_mask;	// ventus/src/L2cache/Scheduler.scala:89:24
  wire [1023:0] _requests_io_data_data;	// ventus/src/L2cache/Scheduler.scala:89:24
  wire [2:0]    _requests_io_data_opcode;	// ventus/src/L2cache/Scheduler.scala:89:24
  wire [4:0]    _requests_io_data_put;	// ventus/src/L2cache/Scheduler.scala:89:24
  wire [14:0]   _requests_io_data_source;	// ventus/src/L2cache/Scheduler.scala:89:24
  wire [1023:0] _bankedStore_io_sourceD_rdat_data;	// ventus/src/L2cache/Scheduler.scala:86:27
  wire          _bankedStore_io_sourceD_wadr_ready;	// ventus/src/L2cache/Scheduler.scala:86:27
  wire          _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire          _directory_io_read_ready;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire          _directory_io_result_valid;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [2:0]    _directory_io_result_bits_opcode;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [6:0]    _directory_io_result_bits_size;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [14:0]   _directory_io_result_bits_source;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [18:0]   _directory_io_result_bits_tag;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [6:0]    _directory_io_result_bits_offset;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [4:0]    _directory_io_result_bits_put;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [1023:0] _directory_io_result_bits_data;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [127:0]  _directory_io_result_bits_mask;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [2:0]    _directory_io_result_bits_param;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [31:0]   _directory_io_result_bits_spike_info_pc;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [31:0]   _directory_io_result_bits_spike_info_vaddr;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [5:0]    _directory_io_result_bits_set;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire          _directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [3:0]    _directory_io_result_bits_way;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire          _directory_io_result_bits_dirty;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire          _directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire          _directory_io_result_bits_last_flush;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire [18:0]   _directory_io_result_bits_victim_tag;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire          _directory_io_ready;	// ventus/src/L2cache/Scheduler.scala:84:25
  wire          _sinkD_io_resp_valid;	// ventus/src/L2cache/Scheduler.scala:44:21
  wire [2:0]    _sinkD_io_resp_bits_opcode;	// ventus/src/L2cache/Scheduler.scala:44:21
  wire [14:0]   _sinkD_io_resp_bits_source;	// ventus/src/L2cache/Scheduler.scala:44:21
  wire [1023:0] _sinkD_io_resp_bits_data;	// ventus/src/L2cache/Scheduler.scala:44:21
  wire          _sinkA_io_req_valid;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [2:0]    _sinkA_io_req_bits_opcode;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [14:0]   _sinkA_io_req_bits_source;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [18:0]   _sinkA_io_req_bits_tag;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [6:0]    _sinkA_io_req_bits_offset;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [4:0]    _sinkA_io_req_bits_put;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [1023:0] _sinkA_io_req_bits_data;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [127:0]  _sinkA_io_req_bits_mask;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [2:0]    _sinkA_io_req_bits_param;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [31:0]   _sinkA_io_req_bits_spike_info_pc;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [31:0]   _sinkA_io_req_bits_spike_info_vaddr;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [5:0]    _sinkA_io_req_bits_set;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [1023:0] _sinkA_io_pb_beat_data;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire [127:0]  _sinkA_io_pb_beat_mask;	// ventus/src/L2cache/Scheduler.scala:43:21
  wire          _sourceD_io_req_ready;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire          _sourceD_io_pb_pop_valid;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [4:0]    _sourceD_io_pb_pop_bits_index;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire          _sourceD_io_bs_radr_valid;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [3:0]    _sourceD_io_bs_radr_bits_way;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [5:0]    _sourceD_io_bs_radr_bits_set;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire          _sourceD_io_bs_wadr_valid;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [3:0]    _sourceD_io_bs_wadr_bits_way;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [5:0]    _sourceD_io_bs_wadr_bits_set;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [127:0]  _sourceD_io_bs_wadr_bits_mask;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [1023:0] _sourceD_io_bs_wdat_data;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire          _sourceD_io_a_valid;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [6:0]    _sourceD_io_a_bits_size;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [14:0]   _sourceD_io_a_bits_source;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [18:0]   _sourceD_io_a_bits_tag;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [6:0]    _sourceD_io_a_bits_offset;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [4:0]    _sourceD_io_a_bits_put;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [1023:0] _sourceD_io_a_bits_data;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [127:0]  _sourceD_io_a_bits_mask;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [2:0]    _sourceD_io_a_bits_param;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire [5:0]    _sourceD_io_a_bits_set;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire          _sourceD_io_mshr_wait;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire          _sourceD_io_finish_issue;	// ventus/src/L2cache/Scheduler.scala:41:23
  wire          _sourceA_io_req_ready;	// ventus/src/L2cache/Scheduler.scala:39:23
  reg           issue_flush_invalidate;	// ventus/src/L2cache/Scheduler.scala:61:38
  wire          _directory_io_flush_T = request_ready & _sinkA_io_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L2cache/Scheduler.scala:43:21, :239:104
  wire          _directory_io_flush_T_1 = _sinkA_io_req_bits_opcode == 3'h5;	// ventus/src/L2cache/Scheduler.scala:43:21, :62:43
  wire          _mshr_request_T_4 =
    _sourceA_io_req_ready & _mshrs_0_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_0_io_schedule_d_valid | _mshrs_0_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_9 =
    _sourceA_io_req_ready & _mshrs_1_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_1_io_schedule_d_valid | _mshrs_1_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_14 =
    _sourceA_io_req_ready & _mshrs_2_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_2_io_schedule_d_valid | _mshrs_2_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_19 =
    _sourceA_io_req_ready & _mshrs_3_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_3_io_schedule_d_valid | _mshrs_3_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_24 =
    _sourceA_io_req_ready & _mshrs_4_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_4_io_schedule_d_valid | _mshrs_4_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_29 =
    _sourceA_io_req_ready & _mshrs_5_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_5_io_schedule_d_valid | _mshrs_5_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_34 =
    _sourceA_io_req_ready & _mshrs_6_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_6_io_schedule_d_valid | _mshrs_6_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_39 =
    _sourceA_io_req_ready & _mshrs_7_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_7_io_schedule_d_valid | _mshrs_7_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_44 =
    _sourceA_io_req_ready & _mshrs_8_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_8_io_schedule_d_valid | _mshrs_8_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_49 =
    _sourceA_io_req_ready & _mshrs_9_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_9_io_schedule_d_valid | _mshrs_9_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_54 =
    _sourceA_io_req_ready & _mshrs_10_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_10_io_schedule_d_valid | _mshrs_10_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_59 =
    _sourceA_io_req_ready & _mshrs_11_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_11_io_schedule_d_valid | _mshrs_11_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_64 =
    _sourceA_io_req_ready & _mshrs_12_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_12_io_schedule_d_valid | _mshrs_12_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_69 =
    _sourceA_io_req_ready & _mshrs_13_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_13_io_schedule_d_valid | _mshrs_13_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_74 =
    _sourceA_io_req_ready & _mshrs_14_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_14_io_schedule_d_valid | _mshrs_14_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_79 =
    _sourceA_io_req_ready & _mshrs_15_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_15_io_schedule_d_valid | _mshrs_15_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_84 =
    _sourceA_io_req_ready & _mshrs_16_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_16_io_schedule_d_valid | _mshrs_16_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_89 =
    _sourceA_io_req_ready & _mshrs_17_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_17_io_schedule_d_valid | _mshrs_17_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_94 =
    _sourceA_io_req_ready & _mshrs_18_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_18_io_schedule_d_valid | _mshrs_18_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_99 =
    _sourceA_io_req_ready & _mshrs_19_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_19_io_schedule_d_valid | _mshrs_19_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_104 =
    _sourceA_io_req_ready & _mshrs_20_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_20_io_schedule_d_valid | _mshrs_20_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_109 =
    _sourceA_io_req_ready & _mshrs_21_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_21_io_schedule_d_valid | _mshrs_21_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_114 =
    _sourceA_io_req_ready & _mshrs_22_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_22_io_schedule_d_valid | _mshrs_22_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_119 =
    _sourceA_io_req_ready & _mshrs_23_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_23_io_schedule_d_valid | _mshrs_23_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_124 =
    _sourceA_io_req_ready & _mshrs_24_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_24_io_schedule_d_valid | _mshrs_24_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_129 =
    _sourceA_io_req_ready & _mshrs_25_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_25_io_schedule_d_valid | _mshrs_25_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_134 =
    _sourceA_io_req_ready & _mshrs_26_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_26_io_schedule_d_valid | _mshrs_26_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_139 =
    _sourceA_io_req_ready & _mshrs_27_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_27_io_schedule_d_valid | _mshrs_27_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_144 =
    _sourceA_io_req_ready & _mshrs_28_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_28_io_schedule_d_valid | _mshrs_28_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_149 =
    _sourceA_io_req_ready & _mshrs_29_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_29_io_schedule_d_valid | _mshrs_29_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_154 =
    _sourceA_io_req_ready & _mshrs_30_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_30_io_schedule_d_valid | _mshrs_30_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire          _mshr_request_T_159 =
    _sourceA_io_req_ready & _mshrs_31_io_schedule_a_valid | _sourceD_io_req_ready
    & _mshrs_31_io_schedule_d_valid | _mshrs_31_io_schedule_dir_valid
    & _directory_io_write_ready;	// ventus/src/L2cache/Scheduler.scala:39:23, :41:23, :84:25, :91:46, :98:29, :99:{29,54}, :100:31
  wire [31:0]   mshr_request =
    {_mshr_request_T_159,
     _mshr_request_T_154,
     _mshr_request_T_149,
     _mshr_request_T_144,
     _mshr_request_T_139,
     _mshr_request_T_134,
     _mshr_request_T_129,
     _mshr_request_T_124,
     _mshr_request_T_119,
     _mshr_request_T_114,
     _mshr_request_T_109,
     _mshr_request_T_104,
     _mshr_request_T_99,
     _mshr_request_T_94,
     _mshr_request_T_89,
     _mshr_request_T_84,
     _mshr_request_T_79,
     _mshr_request_T_74,
     _mshr_request_T_69,
     _mshr_request_T_64,
     _mshr_request_T_59,
     _mshr_request_T_54,
     _mshr_request_T_49,
     _mshr_request_T_44,
     _mshr_request_T_39,
     _mshr_request_T_34,
     _mshr_request_T_29,
     _mshr_request_T_24,
     _mshr_request_T_19,
     _mshr_request_T_14,
     _mshr_request_T_9,
     _mshr_request_T_4};	// ventus/src/L2cache/Scheduler.scala:97:25, :99:54
  reg  [31:0]   robin_filter;	// ventus/src/L2cache/Scheduler.scala:103:29
  wire [31:0]   _robin_request_T = mshr_request & robin_filter;	// ventus/src/L2cache/Scheduler.scala:97:25, :103:29, :104:54
  wire          _GEN = _mshr_request_T_144 | _mshr_request_T_139;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_0 = _mshr_request_T_139 | _mshr_request_T_134;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_1 = _mshr_request_T_134 | _mshr_request_T_129;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_2 = _mshr_request_T_129 | _mshr_request_T_124;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_3 = _mshr_request_T_124 | _mshr_request_T_119;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_4 = _mshr_request_T_119 | _mshr_request_T_114;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_5 = _mshr_request_T_114 | _mshr_request_T_109;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_6 = _mshr_request_T_109 | _mshr_request_T_104;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_7 = _mshr_request_T_104 | _mshr_request_T_99;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_8 = _mshr_request_T_99 | _mshr_request_T_94;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_9 = _mshr_request_T_94 | _mshr_request_T_89;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_10 = _mshr_request_T_89 | _mshr_request_T_84;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_11 = _mshr_request_T_84 | _mshr_request_T_79;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_12 = _mshr_request_T_79 | _mshr_request_T_74;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_13 = _mshr_request_T_74 | _mshr_request_T_69;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_14 = _mshr_request_T_69 | _mshr_request_T_64;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_15 = _mshr_request_T_64 | _mshr_request_T_59;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_16 = _mshr_request_T_59 | _mshr_request_T_54;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_17 = _mshr_request_T_54 | _mshr_request_T_49;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_18 = _mshr_request_T_49 | _mshr_request_T_44;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_19 = _mshr_request_T_44 | _mshr_request_T_39;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_20 = _mshr_request_T_39 | _mshr_request_T_34;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_21 = _mshr_request_T_34 | _mshr_request_T_29;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_22 = _mshr_request_T_29 | _mshr_request_T_24;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_23 = _mshr_request_T_24 | _mshr_request_T_19;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_24 = _mshr_request_T_19 | _mshr_request_T_14;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_25 = _mshr_request_T_14 | _mshr_request_T_9;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_26 = _mshr_request_T_9 | _mshr_request_T_4;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54
  wire          _GEN_27 = _mshr_request_T_4 | _robin_request_T[31];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:99:54, :104:54
  wire [30:0]   _GEN_28 = _robin_request_T[31:1] | _robin_request_T[30:0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:104:54
  wire          _GEN_29 = _GEN_1 | _GEN_3;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_30 = _GEN_2 | _GEN_4;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_31 = _GEN_3 | _GEN_5;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_32 = _GEN_4 | _GEN_6;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_33 = _GEN_5 | _GEN_7;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_34 = _GEN_6 | _GEN_8;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_35 = _GEN_7 | _GEN_9;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_36 = _GEN_8 | _GEN_10;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_37 = _GEN_9 | _GEN_11;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_38 = _GEN_10 | _GEN_12;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_39 = _GEN_11 | _GEN_13;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_40 = _GEN_12 | _GEN_14;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_41 = _GEN_13 | _GEN_15;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_42 = _GEN_14 | _GEN_16;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_43 = _GEN_15 | _GEN_17;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_44 = _GEN_16 | _GEN_18;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_45 = _GEN_17 | _GEN_19;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_46 = _GEN_18 | _GEN_20;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_47 = _GEN_19 | _GEN_21;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_48 = _GEN_20 | _GEN_22;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_49 = _GEN_21 | _GEN_23;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_50 = _GEN_22 | _GEN_24;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_51 = _GEN_23 | _GEN_25;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_52 = _GEN_24 | _GEN_26;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_53 = _GEN_25 | _GEN_27;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_54 = _GEN_26 | _GEN_28[30];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_55 = _GEN_27 | _GEN_28[29];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire [28:0]   _GEN_56 = _GEN_28[30:2] | _GEN_28[28:0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_57 = _GEN_28[1] | _robin_request_T[0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:104:54
  wire          _GEN_58 = _GEN_33 | _GEN_37;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_59 = _GEN_34 | _GEN_38;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_60 = _GEN_35 | _GEN_39;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_61 = _GEN_36 | _GEN_40;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_62 = _GEN_37 | _GEN_41;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_63 = _GEN_38 | _GEN_42;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_64 = _GEN_39 | _GEN_43;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_65 = _GEN_40 | _GEN_44;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_66 = _GEN_41 | _GEN_45;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_67 = _GEN_42 | _GEN_46;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_68 = _GEN_43 | _GEN_47;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_69 = _GEN_44 | _GEN_48;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_70 = _GEN_45 | _GEN_49;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_71 = _GEN_46 | _GEN_50;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_72 = _GEN_47 | _GEN_51;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_73 = _GEN_48 | _GEN_52;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_74 = _GEN_49 | _GEN_53;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_75 = _GEN_50 | _GEN_54;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_76 = _GEN_51 | _GEN_55;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_77 = _GEN_52 | _GEN_56[28];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_78 = _GEN_53 | _GEN_56[27];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_79 = _GEN_54 | _GEN_56[26];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_80 = _GEN_55 | _GEN_56[25];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire [24:0]   _GEN_81 = _GEN_56[28:4] | _GEN_56[24:0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_82 = _GEN_56[3] | _GEN_57;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_83 = _GEN_56[2] | _GEN_28[0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_84 = _GEN_56[1] | _robin_request_T[0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:104:54
  wire          _GEN_85 = _GEN_66 | _GEN_74;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_86 = _GEN_67 | _GEN_75;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_87 = _GEN_68 | _GEN_76;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_88 = _GEN_69 | _GEN_77;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_89 = _GEN_70 | _GEN_78;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_90 = _GEN_71 | _GEN_79;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_91 = _GEN_72 | _GEN_80;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_92 = _GEN_73 | _GEN_81[24];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_93 = _GEN_74 | _GEN_81[23];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_94 = _GEN_75 | _GEN_81[22];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_95 = _GEN_76 | _GEN_81[21];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_96 = _GEN_77 | _GEN_81[20];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_97 = _GEN_78 | _GEN_81[19];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_98 = _GEN_79 | _GEN_81[18];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_99 = _GEN_80 | _GEN_81[17];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire [16:0]   _GEN_100 = _GEN_81[24:8] | _GEN_81[16:0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_101 = _GEN_81[7] | _GEN_82;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_102 = _GEN_81[6] | _GEN_83;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_103 = _GEN_81[5] | _GEN_84;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_104 = _GEN_81[4] | _GEN_56[0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_105 = _GEN_81[3] | _GEN_57;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_106 = _GEN_81[2] | _GEN_28[0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_107 = _GEN_81[1] | _robin_request_T[0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:104:54
  wire          _GEN_108 = _GEN_100[15] | _GEN_101;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_109 = _GEN_100[14] | _GEN_102;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_110 = _GEN_100[13] | _GEN_103;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_111 = _GEN_100[12] | _GEN_104;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_112 = _GEN_100[11] | _GEN_105;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_113 = _GEN_100[10] | _GEN_106;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_114 = _GEN_100[9] | _GEN_107;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_115 = _GEN_100[8] | _GEN_81[0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_116 = _GEN_100[7] | _GEN_82;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_117 = _GEN_100[6] | _GEN_83;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_118 = _GEN_100[5] | _GEN_84;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_119 = _GEN_100[4] | _GEN_56[0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_120 = _GEN_100[3] | _GEN_57;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_121 = _GEN_100[2] | _GEN_28[0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43
  wire          _GEN_122 = _GEN_100[1] | _robin_request_T[0];	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:104:54
  wire [63:0]   _GEN_123 =
    {~(_mshr_request_T_154 | _mshr_request_T_149 | _GEN | _GEN_29 | _GEN_58 | _GEN_85
       | _GEN_108),
     ~(_mshr_request_T_149 | _mshr_request_T_144 | _GEN_0 | _GEN_30 | _GEN_59 | _GEN_86
       | _GEN_109),
     ~(_GEN | _GEN_1 | _GEN_31 | _GEN_60 | _GEN_87 | _GEN_110),
     ~(_GEN_0 | _GEN_2 | _GEN_32 | _GEN_61 | _GEN_88 | _GEN_111),
     ~(_GEN_29 | _GEN_33 | _GEN_62 | _GEN_89 | _GEN_112),
     ~(_GEN_30 | _GEN_34 | _GEN_63 | _GEN_90 | _GEN_113),
     ~(_GEN_31 | _GEN_35 | _GEN_64 | _GEN_91 | _GEN_114),
     ~(_GEN_32 | _GEN_36 | _GEN_65 | _GEN_92 | _GEN_115),
     ~(_GEN_58 | _GEN_66 | _GEN_93 | _GEN_116),
     ~(_GEN_59 | _GEN_67 | _GEN_94 | _GEN_117),
     ~(_GEN_60 | _GEN_68 | _GEN_95 | _GEN_118),
     ~(_GEN_61 | _GEN_69 | _GEN_96 | _GEN_119),
     ~(_GEN_62 | _GEN_70 | _GEN_97 | _GEN_120),
     ~(_GEN_63 | _GEN_71 | _GEN_98 | _GEN_121),
     ~(_GEN_64 | _GEN_72 | _GEN_99 | _GEN_122),
     ~(_GEN_65 | _GEN_73 | _GEN_100[16] | _GEN_100[0]),
     ~(_GEN_85 | _GEN_100[15] | _GEN_101),
     ~(_GEN_86 | _GEN_100[14] | _GEN_102),
     ~(_GEN_87 | _GEN_100[13] | _GEN_103),
     ~(_GEN_88 | _GEN_100[12] | _GEN_104),
     ~(_GEN_89 | _GEN_100[11] | _GEN_105),
     ~(_GEN_90 | _GEN_100[10] | _GEN_106),
     ~(_GEN_91 | _GEN_100[9] | _GEN_107),
     ~(_GEN_92 | _GEN_100[8] | _GEN_81[0]),
     ~(_GEN_93 | _GEN_100[7] | _GEN_82),
     ~(_GEN_94 | _GEN_100[6] | _GEN_83),
     ~(_GEN_95 | _GEN_100[5] | _GEN_84),
     ~(_GEN_96 | _GEN_100[4] | _GEN_56[0]),
     ~(_GEN_97 | _GEN_100[3] | _GEN_57),
     ~(_GEN_98 | _GEN_100[2] | _GEN_28[0]),
     ~(_GEN_99 | _GEN_100[1] | _robin_request_T[0]),
     ~(_GEN_100[16] | _GEN_100[0]),
     ~_GEN_108,
     ~_GEN_109,
     ~_GEN_110,
     ~_GEN_111,
     ~_GEN_112,
     ~_GEN_113,
     ~_GEN_114,
     ~_GEN_115,
     ~_GEN_116,
     ~_GEN_117,
     ~_GEN_118,
     ~_GEN_119,
     ~_GEN_120,
     ~_GEN_121,
     ~_GEN_122,
     ~(_GEN_100[0]),
     ~_GEN_101,
     ~_GEN_102,
     ~_GEN_103,
     ~_GEN_104,
     ~_GEN_105,
     ~_GEN_106,
     ~_GEN_107,
     ~(_GEN_81[0]),
     ~_GEN_82,
     ~_GEN_83,
     ~_GEN_84,
     ~(_GEN_56[0]),
     ~_GEN_57,
     ~(_GEN_28[0]),
     ~(_robin_request_T[0]),
     1'h1}
    & {_mshr_request_T_159,
       _mshr_request_T_154,
       _mshr_request_T_149,
       _mshr_request_T_144,
       _mshr_request_T_139,
       _mshr_request_T_134,
       _mshr_request_T_129,
       _mshr_request_T_124,
       _mshr_request_T_119,
       _mshr_request_T_114,
       _mshr_request_T_109,
       _mshr_request_T_104,
       _mshr_request_T_99,
       _mshr_request_T_94,
       _mshr_request_T_89,
       _mshr_request_T_84,
       _mshr_request_T_79,
       _mshr_request_T_74,
       _mshr_request_T_69,
       _mshr_request_T_64,
       _mshr_request_T_59,
       _mshr_request_T_54,
       _mshr_request_T_49,
       _mshr_request_T_44,
       _mshr_request_T_39,
       _mshr_request_T_34,
       _mshr_request_T_29,
       _mshr_request_T_24,
       _mshr_request_T_19,
       _mshr_request_T_14,
       _mshr_request_T_9,
       _mshr_request_T_4,
       _robin_request_T};	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:43, ventus/src/L2cache/Scheduler.scala:27:7, :99:54, :104:{26,54}, :105:{25,63}
  wire [31:0]   mshr_selectOH = _GEN_123[63:32] | _GEN_123[31:0];	// ventus/src/L2cache/Scheduler.scala:105:63, :106:{37,70,86}
  wire [14:0]   _mshr_select_T_1 = mshr_selectOH[31:17] | mshr_selectOH[15:1];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, ventus/src/L2cache/Scheduler.scala:106:70
  wire [6:0]    _mshr_select_T_3 = _mshr_select_T_1[14:8] | _mshr_select_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshr_select_T_5 = _mshr_select_T_3[6:4] | _mshr_select_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire          _mshr_select_T_7 = _mshr_select_T_5[2] | _mshr_select_T_5[0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [4:0]    mshr_select =
    {|(mshr_selectOH[31:16]),
     |(_mshr_select_T_1[14:7]),
     |(_mshr_select_T_3[6:3]),
     |(_mshr_select_T_5[2:1]),
     _mshr_select_T_7};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:106:70
  wire [5:0]    _schedule_T_94 =
    (mshr_selectOH[0] ? _mshrs_0_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[1] ? _mshrs_1_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[2] ? _mshrs_2_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[3] ? _mshrs_3_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[4] ? _mshrs_4_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[7] ? _mshrs_7_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[8] ? _mshrs_8_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[9] ? _mshrs_9_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[10] ? _mshrs_10_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[11] ? _mshrs_11_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[12] ? _mshrs_12_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[13] ? _mshrs_13_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[14] ? _mshrs_14_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[15] ? _mshrs_15_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[16] ? _mshrs_16_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[17] ? _mshrs_17_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[18] ? _mshrs_18_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[19] ? _mshrs_19_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[20] ? _mshrs_20_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[21] ? _mshrs_21_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[22] ? _mshrs_22_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[23] ? _mshrs_23_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[24] ? _mshrs_24_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[25] ? _mshrs_25_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[26] ? _mshrs_26_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[27] ? _mshrs_27_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[28] ? _mshrs_28_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[29] ? _mshrs_29_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[30] ? _mshrs_30_io_schedule_dir_bits_set : 6'h0)
    | (mshr_selectOH[31] ? _mshrs_31_io_schedule_dir_bits_set : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :189:37
  wire [3:0]    _schedule_T_220 =
    (mshr_selectOH[0] ? _mshrs_0_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[1] ? _mshrs_1_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[2] ? _mshrs_2_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[3] ? _mshrs_3_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[4] ? _mshrs_4_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[7] ? _mshrs_7_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[8] ? _mshrs_8_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[9] ? _mshrs_9_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[10] ? _mshrs_10_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[11] ? _mshrs_11_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[12] ? _mshrs_12_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[13] ? _mshrs_13_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[14] ? _mshrs_14_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[15] ? _mshrs_15_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[16] ? _mshrs_16_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[17] ? _mshrs_17_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[18] ? _mshrs_18_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[19] ? _mshrs_19_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[20] ? _mshrs_20_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[21] ? _mshrs_21_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[22] ? _mshrs_22_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[23] ? _mshrs_23_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[24] ? _mshrs_24_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[25] ? _mshrs_25_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[26] ? _mshrs_26_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[27] ? _mshrs_27_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[28] ? _mshrs_28_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[29] ? _mshrs_29_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[30] ? _mshrs_30_io_schedule_dir_bits_way : 4'h0)
    | (mshr_selectOH[31] ? _mshrs_31_io_schedule_dir_bits_way : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :189:37
  wire          _schedule_T_283 =
    mshr_selectOH[0] & _mshrs_0_io_schedule_dir_valid | mshr_selectOH[1]
    & _mshrs_1_io_schedule_dir_valid | mshr_selectOH[2] & _mshrs_2_io_schedule_dir_valid
    | mshr_selectOH[3] & _mshrs_3_io_schedule_dir_valid | mshr_selectOH[4]
    & _mshrs_4_io_schedule_dir_valid | mshr_selectOH[5] & _mshrs_5_io_schedule_dir_valid
    | mshr_selectOH[6] & _mshrs_6_io_schedule_dir_valid | mshr_selectOH[7]
    & _mshrs_7_io_schedule_dir_valid | mshr_selectOH[8] & _mshrs_8_io_schedule_dir_valid
    | mshr_selectOH[9] & _mshrs_9_io_schedule_dir_valid | mshr_selectOH[10]
    & _mshrs_10_io_schedule_dir_valid | mshr_selectOH[11]
    & _mshrs_11_io_schedule_dir_valid | mshr_selectOH[12]
    & _mshrs_12_io_schedule_dir_valid | mshr_selectOH[13]
    & _mshrs_13_io_schedule_dir_valid | mshr_selectOH[14]
    & _mshrs_14_io_schedule_dir_valid | mshr_selectOH[15]
    & _mshrs_15_io_schedule_dir_valid | mshr_selectOH[16]
    & _mshrs_16_io_schedule_dir_valid | mshr_selectOH[17]
    & _mshrs_17_io_schedule_dir_valid | mshr_selectOH[18]
    & _mshrs_18_io_schedule_dir_valid | mshr_selectOH[19]
    & _mshrs_19_io_schedule_dir_valid | mshr_selectOH[20]
    & _mshrs_20_io_schedule_dir_valid | mshr_selectOH[21]
    & _mshrs_21_io_schedule_dir_valid | mshr_selectOH[22]
    & _mshrs_22_io_schedule_dir_valid | mshr_selectOH[23]
    & _mshrs_23_io_schedule_dir_valid | mshr_selectOH[24]
    & _mshrs_24_io_schedule_dir_valid | mshr_selectOH[25]
    & _mshrs_25_io_schedule_dir_valid | mshr_selectOH[26]
    & _mshrs_26_io_schedule_dir_valid | mshr_selectOH[27]
    & _mshrs_27_io_schedule_dir_valid | mshr_selectOH[28]
    & _mshrs_28_io_schedule_dir_valid | mshr_selectOH[29]
    & _mshrs_29_io_schedule_dir_valid | mshr_selectOH[30]
    & _mshrs_30_io_schedule_dir_valid | mshr_selectOH[31]
    & _mshrs_31_io_schedule_dir_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70
  wire [1023:0] _schedule_T_1165 =
    (mshr_selectOH[0] ? _mshrs_0_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[1] ? _mshrs_1_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[2] ? _mshrs_2_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[3] ? _mshrs_3_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[4] ? _mshrs_4_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[7] ? _mshrs_7_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[8] ? _mshrs_8_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[9] ? _mshrs_9_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[10] ? _mshrs_10_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[11] ? _mshrs_11_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[12] ? _mshrs_12_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[13] ? _mshrs_13_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[14] ? _mshrs_14_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[15] ? _mshrs_15_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[16] ? _mshrs_16_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[17] ? _mshrs_17_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[18] ? _mshrs_18_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[19] ? _mshrs_19_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[20] ? _mshrs_20_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[21] ? _mshrs_21_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[22] ? _mshrs_22_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[23] ? _mshrs_23_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[24] ? _mshrs_24_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[25] ? _mshrs_25_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[26] ? _mshrs_26_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[27] ? _mshrs_27_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[28] ? _mshrs_28_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[29] ? _mshrs_29_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[30] ? _mshrs_30_io_schedule_d_bits_data : 1024'h0)
    | (mshr_selectOH[31] ? _mshrs_31_io_schedule_d_bits_data : 1024'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :189:37
  wire          _schedule_T_1606 =
    mshr_selectOH[0] & _mshrs_0_io_schedule_d_valid | mshr_selectOH[1]
    & _mshrs_1_io_schedule_d_valid | mshr_selectOH[2] & _mshrs_2_io_schedule_d_valid
    | mshr_selectOH[3] & _mshrs_3_io_schedule_d_valid | mshr_selectOH[4]
    & _mshrs_4_io_schedule_d_valid | mshr_selectOH[5] & _mshrs_5_io_schedule_d_valid
    | mshr_selectOH[6] & _mshrs_6_io_schedule_d_valid | mshr_selectOH[7]
    & _mshrs_7_io_schedule_d_valid | mshr_selectOH[8] & _mshrs_8_io_schedule_d_valid
    | mshr_selectOH[9] & _mshrs_9_io_schedule_d_valid | mshr_selectOH[10]
    & _mshrs_10_io_schedule_d_valid | mshr_selectOH[11] & _mshrs_11_io_schedule_d_valid
    | mshr_selectOH[12] & _mshrs_12_io_schedule_d_valid | mshr_selectOH[13]
    & _mshrs_13_io_schedule_d_valid | mshr_selectOH[14] & _mshrs_14_io_schedule_d_valid
    | mshr_selectOH[15] & _mshrs_15_io_schedule_d_valid | mshr_selectOH[16]
    & _mshrs_16_io_schedule_d_valid | mshr_selectOH[17] & _mshrs_17_io_schedule_d_valid
    | mshr_selectOH[18] & _mshrs_18_io_schedule_d_valid | mshr_selectOH[19]
    & _mshrs_19_io_schedule_d_valid | mshr_selectOH[20] & _mshrs_20_io_schedule_d_valid
    | mshr_selectOH[21] & _mshrs_21_io_schedule_d_valid | mshr_selectOH[22]
    & _mshrs_22_io_schedule_d_valid | mshr_selectOH[23] & _mshrs_23_io_schedule_d_valid
    | mshr_selectOH[24] & _mshrs_24_io_schedule_d_valid | mshr_selectOH[25]
    & _mshrs_25_io_schedule_d_valid | mshr_selectOH[26] & _mshrs_26_io_schedule_d_valid
    | mshr_selectOH[27] & _mshrs_27_io_schedule_d_valid | mshr_selectOH[28]
    & _mshrs_28_io_schedule_d_valid | mshr_selectOH[29] & _mshrs_29_io_schedule_d_valid
    | mshr_selectOH[30] & _mshrs_30_io_schedule_d_valid | mshr_selectOH[31]
    & _mshrs_31_io_schedule_d_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70
  wire          _mshrs_31_io_sinkd_valid_T_2 = _sinkD_io_resp_bits_opcode == 3'h1;	// ventus/src/L2cache/Scheduler.scala:44:21, :127:116
  wire          _mshrs_0_io_merge_valid_T_4 = mshr_select == 5'h0;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _sourceD_io_req_bits_data_T_2 = _requests_io_data_opcode == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:89:24, :91:46, :134:74
  wire          _sourceD_io_req_bits_data_T_1 = _requests_io_data_opcode == 3'h1;	// ventus/src/L2cache/Scheduler.scala:89:24, :127:116, :134:116
  wire          _mshrs_1_io_merge_valid_T_4 = mshr_select == 5'h1;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_2_io_merge_valid_T_4 = mshr_select == 5'h2;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_3_io_merge_valid_T_4 = mshr_select == 5'h3;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_4_io_merge_valid_T_4 = mshr_select == 5'h4;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_5_io_merge_valid_T_4 = mshr_select == 5'h5;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_6_io_merge_valid_T_4 = mshr_select == 5'h6;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_7_io_merge_valid_T_4 = mshr_select == 5'h7;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_8_io_merge_valid_T_4 = mshr_select == 5'h8;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_9_io_merge_valid_T_4 = mshr_select == 5'h9;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_10_io_merge_valid_T_4 = mshr_select == 5'hA;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_11_io_merge_valid_T_4 = mshr_select == 5'hB;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_12_io_merge_valid_T_4 = mshr_select == 5'hC;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_13_io_merge_valid_T_4 = mshr_select == 5'hD;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_14_io_merge_valid_T_4 = mshr_select == 5'hE;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_15_io_merge_valid_T_4 = mshr_select == 5'hF;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:129:65
  wire          _mshrs_16_io_merge_valid_T_4 = mshr_select == 5'h10;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_17_io_merge_valid_T_4 = mshr_select == 5'h11;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_18_io_merge_valid_T_4 = mshr_select == 5'h12;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_19_io_merge_valid_T_4 = mshr_select == 5'h13;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_20_io_merge_valid_T_4 = mshr_select == 5'h14;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_21_io_merge_valid_T_4 = mshr_select == 5'h15;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_22_io_merge_valid_T_4 = mshr_select == 5'h16;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_23_io_merge_valid_T_4 = mshr_select == 5'h17;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_24_io_merge_valid_T_4 = mshr_select == 5'h18;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_25_io_merge_valid_T_4 = mshr_select == 5'h19;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_26_io_merge_valid_T_4 = mshr_select == 5'h1A;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_27_io_merge_valid_T_4 = mshr_select == 5'h1B;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_28_io_merge_valid_T_4 = mshr_select == 5'h1C;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_29_io_merge_valid_T_4 = mshr_select == 5'h1D;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire          _mshrs_30_io_merge_valid_T_4 = mshr_select == 5'h1E;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:127:75, :129:65
  wire [31:0]   _mshr_insertOH_init_T_19 = ~_requests_io_valid;	// ventus/src/L2cache/Scheduler.scala:89:24, :150:20
  wire          mshr_free = _requests_io_valid != 32'hFFFFFFFF;	// ventus/src/L2cache/Scheduler.scala:89:24, :121:45, :150:42
  wire          _tagMatches_T_13 =
    _requests_io_valid[1] & _mshrs_1_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_1_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_20 =
    _requests_io_valid[2] & _mshrs_2_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_2_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_27 =
    _requests_io_valid[3] & _mshrs_3_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_3_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_34 =
    _requests_io_valid[4] & _mshrs_4_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_4_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_41 =
    _requests_io_valid[5] & _mshrs_5_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_5_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_48 =
    _requests_io_valid[6] & _mshrs_6_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_6_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_55 =
    _requests_io_valid[7] & _mshrs_7_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_7_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_62 =
    _requests_io_valid[8] & _mshrs_8_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_8_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_69 =
    _requests_io_valid[9] & _mshrs_9_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_9_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_76 =
    _requests_io_valid[10] & _mshrs_10_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_10_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_83 =
    _requests_io_valid[11] & _mshrs_11_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_11_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_90 =
    _requests_io_valid[12] & _mshrs_12_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_12_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_97 =
    _requests_io_valid[13] & _mshrs_13_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_13_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_104 =
    _requests_io_valid[14] & _mshrs_14_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_14_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_111 =
    _requests_io_valid[15] & _mshrs_15_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_15_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_118 =
    _requests_io_valid[16] & _mshrs_16_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_16_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_125 =
    _requests_io_valid[17] & _mshrs_17_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_17_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_132 =
    _requests_io_valid[18] & _mshrs_18_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_18_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_139 =
    _requests_io_valid[19] & _mshrs_19_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_19_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_146 =
    _requests_io_valid[20] & _mshrs_20_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_20_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_153 =
    _requests_io_valid[21] & _mshrs_21_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_21_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_160 =
    _requests_io_valid[22] & _mshrs_22_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_22_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_167 =
    _requests_io_valid[23] & _mshrs_23_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_23_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_174 =
    _requests_io_valid[24] & _mshrs_24_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_24_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_181 =
    _requests_io_valid[25] & _mshrs_25_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_25_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_188 =
    _requests_io_valid[26] & _mshrs_26_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_26_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_195 =
    _requests_io_valid[27] & _mshrs_27_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_27_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_202 =
    _requests_io_valid[28] & _mshrs_28_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_28_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_209 =
    _requests_io_valid[29] & _mshrs_29_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_29_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_216 =
    _requests_io_valid[30] & _mshrs_30_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_30_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  wire          _tagMatches_T_223 =
    _requests_io_valid[31] & _mshrs_31_io_status_tag == _directory_io_result_bits_tag
    & _mshrs_31_io_status_set == _directory_io_result_bits_set
    & ~_directory_io_result_bits_hit;	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{103,155,187}, :175:6
  assign tagMatches =
    {_tagMatches_T_223,
     _tagMatches_T_216,
     _tagMatches_T_209,
     _tagMatches_T_202,
     _tagMatches_T_195,
     _tagMatches_T_188,
     _tagMatches_T_181,
     _tagMatches_T_174,
     _tagMatches_T_167,
     _tagMatches_T_160,
     _tagMatches_T_153,
     _tagMatches_T_146,
     _tagMatches_T_139,
     _tagMatches_T_132,
     _tagMatches_T_125,
     _tagMatches_T_118,
     _tagMatches_T_111,
     _tagMatches_T_104,
     _tagMatches_T_97,
     _tagMatches_T_90,
     _tagMatches_T_83,
     _tagMatches_T_76,
     _tagMatches_T_69,
     _tagMatches_T_62,
     _tagMatches_T_55,
     _tagMatches_T_48,
     _tagMatches_T_41,
     _tagMatches_T_34,
     _tagMatches_T_27,
     _tagMatches_T_20,
     _tagMatches_T_13,
     _requests_io_valid[0] & _mshrs_0_io_status_tag == _directory_io_result_bits_tag
       & _mshrs_0_io_status_set == _directory_io_result_bits_set
       & ~_directory_io_result_bits_hit};	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :91:46, :130:97, :174:{23,103,155,187}, :175:6
  wire [30:0]   _mshr_insertOH_init_T_3 =
    _mshr_insertOH_init_T_19[30:0] | {_mshr_insertOH_init_T_19[29:0], 1'h0};	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:{43,53}, ventus/src/L2cache/Scheduler.scala:27:7, :150:20
  wire [30:0]   _mshr_insertOH_init_T_6 =
    _mshr_insertOH_init_T_3 | {_mshr_insertOH_init_T_3[28:0], 2'h0};	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:{43,53}, ventus/src/L2cache/Scheduler.scala:27:7
  wire [30:0]   _mshr_insertOH_init_T_9 =
    _mshr_insertOH_init_T_6 | {_mshr_insertOH_init_T_6[26:0], 4'h0};	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:{43,53}, ventus/src/L2cache/Scheduler.scala:189:37
  wire [30:0]   _mshr_insertOH_init_T_12 =
    _mshr_insertOH_init_T_9 | {_mshr_insertOH_init_T_9[22:0], 8'h0};	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:{43,53}, ventus/src/L2cache/Scheduler.scala:255:34
  wire [31:0]   _GEN_124 =
    {~(_mshr_insertOH_init_T_12 | {_mshr_insertOH_init_T_12[14:0], 16'h0}), 1'h1}
    & _mshr_insertOH_init_T_19;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:{43,48,53}, ventus/src/L2cache/Scheduler.scala:27:7, :150:20, :185:{29,75}
  wire          _GEN_125 = _directory_io_result_valid & ~(|tagMatches);	// ventus/src/L2cache/Scheduler.scala:84:25, :174:23, :180:{15,28}, :190:37
  wire          _GEN_126 =
    _GEN_125 & _GEN_124[0] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_127 =
    _GEN_125 & _GEN_124[1] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_128 =
    _GEN_125 & _GEN_124[2] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_129 =
    _GEN_125 & _GEN_124[3] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_130 =
    _GEN_125 & _GEN_124[4] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_131 =
    _GEN_125 & _GEN_124[5] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_132 =
    _GEN_125 & _GEN_124[6] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_133 =
    _GEN_125 & _GEN_124[7] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_134 =
    _GEN_125 & _GEN_124[8] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_135 =
    _GEN_125 & _GEN_124[9] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_136 =
    _GEN_125 & _GEN_124[10] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_137 =
    _GEN_125 & _GEN_124[11] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_138 =
    _GEN_125 & _GEN_124[12] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_139 =
    _GEN_125 & _GEN_124[13] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_140 =
    _GEN_125 & _GEN_124[14] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_141 =
    _GEN_125 & _GEN_124[15] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_142 =
    _GEN_125 & _GEN_124[16] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_143 =
    _GEN_125 & _GEN_124[17] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_144 =
    _GEN_125 & _GEN_124[18] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_145 =
    _GEN_125 & _GEN_124[19] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_146 =
    _GEN_125 & _GEN_124[20] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_147 =
    _GEN_125 & _GEN_124[21] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_148 =
    _GEN_125 & _GEN_124[22] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_149 =
    _GEN_125 & _GEN_124[23] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_150 =
    _GEN_125 & _GEN_124[24] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_151 =
    _GEN_125 & _GEN_124[25] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_152 =
    _GEN_125 & _GEN_124[26] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_153 =
    _GEN_125 & _GEN_124[27] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_154 =
    _GEN_125 & _GEN_124[28] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_155 =
    _GEN_125 & _GEN_124[29] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_156 =
    _GEN_125 & _GEN_124[30] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire          _GEN_157 =
    _GEN_125 & _GEN_124[31] & ~_directory_io_result_bits_hit
    & ~_directory_io_result_bits_flush;	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :185:75, :187:18, :190:{37,84,87}
  wire [15:0]   mshrs_0_io_mixed_hi =
    {_tagMatches_T_223,
     _tagMatches_T_216,
     _tagMatches_T_209,
     _tagMatches_T_202,
     _tagMatches_T_195,
     _tagMatches_T_188,
     _tagMatches_T_181,
     _tagMatches_T_174,
     _tagMatches_T_167,
     _tagMatches_T_160,
     _tagMatches_T_153,
     _tagMatches_T_146,
     _tagMatches_T_139,
     _tagMatches_T_132,
     _tagMatches_T_125,
     _tagMatches_T_118};	// src/main/scala/chisel3/util/OneHot.scala:30:18, ventus/src/L2cache/Scheduler.scala:174:187
  wire [14:0]   _GEN_158 =
    {_tagMatches_T_223,
     _tagMatches_T_216,
     _tagMatches_T_209,
     _tagMatches_T_202,
     _tagMatches_T_195,
     _tagMatches_T_188,
     _tagMatches_T_181,
     _tagMatches_T_174,
     _tagMatches_T_167,
     _tagMatches_T_160,
     _tagMatches_T_153,
     _tagMatches_T_146,
     _tagMatches_T_139,
     _tagMatches_T_132,
     _tagMatches_T_125};	// src/main/scala/chisel3/util/OneHot.scala:30:18, ventus/src/L2cache/Scheduler.scala:174:187
  wire [14:0]   _GEN_159 =
    {_tagMatches_T_111,
     _tagMatches_T_104,
     _tagMatches_T_97,
     _tagMatches_T_90,
     _tagMatches_T_83,
     _tagMatches_T_76,
     _tagMatches_T_69,
     _tagMatches_T_62,
     _tagMatches_T_55,
     _tagMatches_T_48,
     _tagMatches_T_41,
     _tagMatches_T_34,
     _tagMatches_T_27,
     _tagMatches_T_20,
     _tagMatches_T_13};	// src/main/scala/chisel3/util/OneHot.scala:31:18, ventus/src/L2cache/Scheduler.scala:174:187
  wire [14:0]   _mshrs_0_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_0_io_mixed_T_3 =
    _mshrs_0_io_mixed_T_1[14:8] | _mshrs_0_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_0_io_mixed_T_5 =
    _mshrs_0_io_mixed_T_3[6:4] | _mshrs_0_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_1_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_1_io_mixed_T_3 =
    _mshrs_1_io_mixed_T_1[14:8] | _mshrs_1_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_1_io_mixed_T_5 =
    _mshrs_1_io_mixed_T_3[6:4] | _mshrs_1_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_2_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_2_io_mixed_T_3 =
    _mshrs_2_io_mixed_T_1[14:8] | _mshrs_2_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_2_io_mixed_T_5 =
    _mshrs_2_io_mixed_T_3[6:4] | _mshrs_2_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_3_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_3_io_mixed_T_3 =
    _mshrs_3_io_mixed_T_1[14:8] | _mshrs_3_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_3_io_mixed_T_5 =
    _mshrs_3_io_mixed_T_3[6:4] | _mshrs_3_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_4_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_4_io_mixed_T_3 =
    _mshrs_4_io_mixed_T_1[14:8] | _mshrs_4_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_4_io_mixed_T_5 =
    _mshrs_4_io_mixed_T_3[6:4] | _mshrs_4_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_5_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_5_io_mixed_T_3 =
    _mshrs_5_io_mixed_T_1[14:8] | _mshrs_5_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_5_io_mixed_T_5 =
    _mshrs_5_io_mixed_T_3[6:4] | _mshrs_5_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_6_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_6_io_mixed_T_3 =
    _mshrs_6_io_mixed_T_1[14:8] | _mshrs_6_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_6_io_mixed_T_5 =
    _mshrs_6_io_mixed_T_3[6:4] | _mshrs_6_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_7_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_7_io_mixed_T_3 =
    _mshrs_7_io_mixed_T_1[14:8] | _mshrs_7_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_7_io_mixed_T_5 =
    _mshrs_7_io_mixed_T_3[6:4] | _mshrs_7_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_8_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_8_io_mixed_T_3 =
    _mshrs_8_io_mixed_T_1[14:8] | _mshrs_8_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_8_io_mixed_T_5 =
    _mshrs_8_io_mixed_T_3[6:4] | _mshrs_8_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_9_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_9_io_mixed_T_3 =
    _mshrs_9_io_mixed_T_1[14:8] | _mshrs_9_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_9_io_mixed_T_5 =
    _mshrs_9_io_mixed_T_3[6:4] | _mshrs_9_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_10_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_10_io_mixed_T_3 =
    _mshrs_10_io_mixed_T_1[14:8] | _mshrs_10_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_10_io_mixed_T_5 =
    _mshrs_10_io_mixed_T_3[6:4] | _mshrs_10_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_11_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_11_io_mixed_T_3 =
    _mshrs_11_io_mixed_T_1[14:8] | _mshrs_11_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_11_io_mixed_T_5 =
    _mshrs_11_io_mixed_T_3[6:4] | _mshrs_11_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_12_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_12_io_mixed_T_3 =
    _mshrs_12_io_mixed_T_1[14:8] | _mshrs_12_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_12_io_mixed_T_5 =
    _mshrs_12_io_mixed_T_3[6:4] | _mshrs_12_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_13_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_13_io_mixed_T_3 =
    _mshrs_13_io_mixed_T_1[14:8] | _mshrs_13_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_13_io_mixed_T_5 =
    _mshrs_13_io_mixed_T_3[6:4] | _mshrs_13_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_14_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_14_io_mixed_T_3 =
    _mshrs_14_io_mixed_T_1[14:8] | _mshrs_14_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_14_io_mixed_T_5 =
    _mshrs_14_io_mixed_T_3[6:4] | _mshrs_14_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_15_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_15_io_mixed_T_3 =
    _mshrs_15_io_mixed_T_1[14:8] | _mshrs_15_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_15_io_mixed_T_5 =
    _mshrs_15_io_mixed_T_3[6:4] | _mshrs_15_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_16_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_16_io_mixed_T_3 =
    _mshrs_16_io_mixed_T_1[14:8] | _mshrs_16_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_16_io_mixed_T_5 =
    _mshrs_16_io_mixed_T_3[6:4] | _mshrs_16_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_17_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_17_io_mixed_T_3 =
    _mshrs_17_io_mixed_T_1[14:8] | _mshrs_17_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_17_io_mixed_T_5 =
    _mshrs_17_io_mixed_T_3[6:4] | _mshrs_17_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_18_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_18_io_mixed_T_3 =
    _mshrs_18_io_mixed_T_1[14:8] | _mshrs_18_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_18_io_mixed_T_5 =
    _mshrs_18_io_mixed_T_3[6:4] | _mshrs_18_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_19_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_19_io_mixed_T_3 =
    _mshrs_19_io_mixed_T_1[14:8] | _mshrs_19_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_19_io_mixed_T_5 =
    _mshrs_19_io_mixed_T_3[6:4] | _mshrs_19_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_20_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_20_io_mixed_T_3 =
    _mshrs_20_io_mixed_T_1[14:8] | _mshrs_20_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_20_io_mixed_T_5 =
    _mshrs_20_io_mixed_T_3[6:4] | _mshrs_20_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_21_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_21_io_mixed_T_3 =
    _mshrs_21_io_mixed_T_1[14:8] | _mshrs_21_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_21_io_mixed_T_5 =
    _mshrs_21_io_mixed_T_3[6:4] | _mshrs_21_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_22_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_22_io_mixed_T_3 =
    _mshrs_22_io_mixed_T_1[14:8] | _mshrs_22_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_22_io_mixed_T_5 =
    _mshrs_22_io_mixed_T_3[6:4] | _mshrs_22_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_23_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_23_io_mixed_T_3 =
    _mshrs_23_io_mixed_T_1[14:8] | _mshrs_23_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_23_io_mixed_T_5 =
    _mshrs_23_io_mixed_T_3[6:4] | _mshrs_23_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_24_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_24_io_mixed_T_3 =
    _mshrs_24_io_mixed_T_1[14:8] | _mshrs_24_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_24_io_mixed_T_5 =
    _mshrs_24_io_mixed_T_3[6:4] | _mshrs_24_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_25_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_25_io_mixed_T_3 =
    _mshrs_25_io_mixed_T_1[14:8] | _mshrs_25_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_25_io_mixed_T_5 =
    _mshrs_25_io_mixed_T_3[6:4] | _mshrs_25_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_26_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_26_io_mixed_T_3 =
    _mshrs_26_io_mixed_T_1[14:8] | _mshrs_26_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_26_io_mixed_T_5 =
    _mshrs_26_io_mixed_T_3[6:4] | _mshrs_26_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_27_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_27_io_mixed_T_3 =
    _mshrs_27_io_mixed_T_1[14:8] | _mshrs_27_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_27_io_mixed_T_5 =
    _mshrs_27_io_mixed_T_3[6:4] | _mshrs_27_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_28_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_28_io_mixed_T_3 =
    _mshrs_28_io_mixed_T_1[14:8] | _mshrs_28_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_28_io_mixed_T_5 =
    _mshrs_28_io_mixed_T_3[6:4] | _mshrs_28_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_29_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_29_io_mixed_T_3 =
    _mshrs_29_io_mixed_T_1[14:8] | _mshrs_29_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_29_io_mixed_T_5 =
    _mshrs_29_io_mixed_T_3[6:4] | _mshrs_29_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_30_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_30_io_mixed_T_3 =
    _mshrs_30_io_mixed_T_1[14:8] | _mshrs_30_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_30_io_mixed_T_5 =
    _mshrs_30_io_mixed_T_3[6:4] | _mshrs_30_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [14:0]   _mshrs_31_io_mixed_T_1 = _GEN_158 | _GEN_159;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [6:0]    _mshrs_31_io_mixed_T_3 =
    _mshrs_31_io_mixed_T_1[14:8] | _mshrs_31_io_mixed_T_1[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _mshrs_31_io_mixed_T_5 =
    _mshrs_31_io_mixed_T_3[6:4] | _mshrs_31_io_mixed_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [30:0]   requests_io_push_bits_index_lo =
    (|tagMatches)
      ? {_tagMatches_T_223,
         _tagMatches_T_216,
         _tagMatches_T_209,
         _tagMatches_T_202,
         _tagMatches_T_195,
         _tagMatches_T_188,
         _tagMatches_T_181,
         _tagMatches_T_174,
         _tagMatches_T_167,
         _tagMatches_T_160,
         _tagMatches_T_153,
         _tagMatches_T_146,
         _tagMatches_T_139,
         _tagMatches_T_132,
         _tagMatches_T_125,
         _tagMatches_T_118,
         _tagMatches_T_111,
         _tagMatches_T_104,
         _tagMatches_T_97,
         _tagMatches_T_90,
         _tagMatches_T_83,
         _tagMatches_T_76,
         _tagMatches_T_69,
         _tagMatches_T_62,
         _tagMatches_T_55,
         _tagMatches_T_48,
         _tagMatches_T_41,
         _tagMatches_T_34,
         _tagMatches_T_27,
         _tagMatches_T_20,
         _tagMatches_T_13}
      : _GEN_124[31:1];	// ventus/src/L2cache/Scheduler.scala:174:{23,187}, :180:28, :185:75, :223:46
  wire [14:0]   _requests_io_push_bits_index_T_4 =
    requests_io_push_bits_index_lo[30:16] | requests_io_push_bits_index_lo[14:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, ventus/src/L2cache/Scheduler.scala:223:46
  wire [6:0]    _requests_io_push_bits_index_T_6 =
    _requests_io_push_bits_index_T_4[14:8] | _requests_io_push_bits_index_T_4[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _requests_io_push_bits_index_T_8 =
    _requests_io_push_bits_index_T_6[6:4] | _requests_io_push_bits_index_T_6[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [31:0]   _requests_io_pop_valid_T =
    _requests_io_valid
    >> {27'h0,
        |(mshr_selectOH[31:16]),
        |(_mshr_select_T_1[14:7]),
        |(_mshr_select_T_3[6:3]),
        |(_mshr_select_T_5[2:1]),
        _mshr_select_T_7};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}, ventus/src/L2cache/Scheduler.scala:89:24, :106:70, :235:45
  assign request_ready =
    mshr_free & _requests_io_push_ready & _directory_io_read_ready & _directory_io_ready
    & ~issue_flush_invalidate;	// ventus/src/L2cache/Scheduler.scala:61:38, :84:25, :89:24, :150:42, :153:21, :239:104
  wire [1023:0] full_mask =
    {{8{_requests_io_data_mask[127]}},
     {8{_requests_io_data_mask[126]}},
     {8{_requests_io_data_mask[125]}},
     {8{_requests_io_data_mask[124]}},
     {8{_requests_io_data_mask[123]}},
     {8{_requests_io_data_mask[122]}},
     {8{_requests_io_data_mask[121]}},
     {8{_requests_io_data_mask[120]}},
     {8{_requests_io_data_mask[119]}},
     {8{_requests_io_data_mask[118]}},
     {8{_requests_io_data_mask[117]}},
     {8{_requests_io_data_mask[116]}},
     {8{_requests_io_data_mask[115]}},
     {8{_requests_io_data_mask[114]}},
     {8{_requests_io_data_mask[113]}},
     {8{_requests_io_data_mask[112]}},
     {8{_requests_io_data_mask[111]}},
     {8{_requests_io_data_mask[110]}},
     {8{_requests_io_data_mask[109]}},
     {8{_requests_io_data_mask[108]}},
     {8{_requests_io_data_mask[107]}},
     {8{_requests_io_data_mask[106]}},
     {8{_requests_io_data_mask[105]}},
     {8{_requests_io_data_mask[104]}},
     {8{_requests_io_data_mask[103]}},
     {8{_requests_io_data_mask[102]}},
     {8{_requests_io_data_mask[101]}},
     {8{_requests_io_data_mask[100]}},
     {8{_requests_io_data_mask[99]}},
     {8{_requests_io_data_mask[98]}},
     {8{_requests_io_data_mask[97]}},
     {8{_requests_io_data_mask[96]}},
     {8{_requests_io_data_mask[95]}},
     {8{_requests_io_data_mask[94]}},
     {8{_requests_io_data_mask[93]}},
     {8{_requests_io_data_mask[92]}},
     {8{_requests_io_data_mask[91]}},
     {8{_requests_io_data_mask[90]}},
     {8{_requests_io_data_mask[89]}},
     {8{_requests_io_data_mask[88]}},
     {8{_requests_io_data_mask[87]}},
     {8{_requests_io_data_mask[86]}},
     {8{_requests_io_data_mask[85]}},
     {8{_requests_io_data_mask[84]}},
     {8{_requests_io_data_mask[83]}},
     {8{_requests_io_data_mask[82]}},
     {8{_requests_io_data_mask[81]}},
     {8{_requests_io_data_mask[80]}},
     {8{_requests_io_data_mask[79]}},
     {8{_requests_io_data_mask[78]}},
     {8{_requests_io_data_mask[77]}},
     {8{_requests_io_data_mask[76]}},
     {8{_requests_io_data_mask[75]}},
     {8{_requests_io_data_mask[74]}},
     {8{_requests_io_data_mask[73]}},
     {8{_requests_io_data_mask[72]}},
     {8{_requests_io_data_mask[71]}},
     {8{_requests_io_data_mask[70]}},
     {8{_requests_io_data_mask[69]}},
     {8{_requests_io_data_mask[68]}},
     {8{_requests_io_data_mask[67]}},
     {8{_requests_io_data_mask[66]}},
     {8{_requests_io_data_mask[65]}},
     {8{_requests_io_data_mask[64]}},
     {8{_requests_io_data_mask[63]}},
     {8{_requests_io_data_mask[62]}},
     {8{_requests_io_data_mask[61]}},
     {8{_requests_io_data_mask[60]}},
     {8{_requests_io_data_mask[59]}},
     {8{_requests_io_data_mask[58]}},
     {8{_requests_io_data_mask[57]}},
     {8{_requests_io_data_mask[56]}},
     {8{_requests_io_data_mask[55]}},
     {8{_requests_io_data_mask[54]}},
     {8{_requests_io_data_mask[53]}},
     {8{_requests_io_data_mask[52]}},
     {8{_requests_io_data_mask[51]}},
     {8{_requests_io_data_mask[50]}},
     {8{_requests_io_data_mask[49]}},
     {8{_requests_io_data_mask[48]}},
     {8{_requests_io_data_mask[47]}},
     {8{_requests_io_data_mask[46]}},
     {8{_requests_io_data_mask[45]}},
     {8{_requests_io_data_mask[44]}},
     {8{_requests_io_data_mask[43]}},
     {8{_requests_io_data_mask[42]}},
     {8{_requests_io_data_mask[41]}},
     {8{_requests_io_data_mask[40]}},
     {8{_requests_io_data_mask[39]}},
     {8{_requests_io_data_mask[38]}},
     {8{_requests_io_data_mask[37]}},
     {8{_requests_io_data_mask[36]}},
     {8{_requests_io_data_mask[35]}},
     {8{_requests_io_data_mask[34]}},
     {8{_requests_io_data_mask[33]}},
     {8{_requests_io_data_mask[32]}},
     {8{_requests_io_data_mask[31]}},
     {8{_requests_io_data_mask[30]}},
     {8{_requests_io_data_mask[29]}},
     {8{_requests_io_data_mask[28]}},
     {8{_requests_io_data_mask[27]}},
     {8{_requests_io_data_mask[26]}},
     {8{_requests_io_data_mask[25]}},
     {8{_requests_io_data_mask[24]}},
     {8{_requests_io_data_mask[23]}},
     {8{_requests_io_data_mask[22]}},
     {8{_requests_io_data_mask[21]}},
     {8{_requests_io_data_mask[20]}},
     {8{_requests_io_data_mask[19]}},
     {8{_requests_io_data_mask[18]}},
     {8{_requests_io_data_mask[17]}},
     {8{_requests_io_data_mask[16]}},
     {8{_requests_io_data_mask[15]}},
     {8{_requests_io_data_mask[14]}},
     {8{_requests_io_data_mask[13]}},
     {8{_requests_io_data_mask[12]}},
     {8{_requests_io_data_mask[11]}},
     {8{_requests_io_data_mask[10]}},
     {8{_requests_io_data_mask[9]}},
     {8{_requests_io_data_mask[8]}},
     {8{_requests_io_data_mask[7]}},
     {8{_requests_io_data_mask[6]}},
     {8{_requests_io_data_mask[5]}},
     {8{_requests_io_data_mask[4]}},
     {8{_requests_io_data_mask[3]}},
     {8{_requests_io_data_mask[2]}},
     {8{_requests_io_data_mask[1]}},
     {8{_requests_io_data_mask[0]}}};	// ventus/src/L2cache/Scheduler.scala:89:24, :255:34
  always @(posedge clock) begin	// ventus/src/L2cache/Scheduler.scala:27:7
    if (reset) begin	// ventus/src/L2cache/Scheduler.scala:27:7
      issue_flush_invalidate <= 1'h0;	// ventus/src/L2cache/Scheduler.scala:27:7, :61:38
      robin_filter <= 32'h0;	// ventus/src/L2cache/Scheduler.scala:103:29
    end
    else begin	// ventus/src/L2cache/Scheduler.scala:27:7
      issue_flush_invalidate <=
        _directory_io_flush_T & _directory_io_flush_T_1 | ~_sourceD_io_finish_issue
        & issue_flush_invalidate;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L2cache/Scheduler.scala:41:23, :61:38, :62:{21,43,52}, :63:28, :64:38, :65:28
      if (|mshr_request) begin	// ventus/src/L2cache/Scheduler.scala:97:25, :121:22
        automatic logic [30:0] _GEN_160 = mshr_selectOH[30:0] | mshr_selectOH[31:1];	// dependencies/rocket-chip/src/main/scala/util/package.scala:262:{43,48}, ventus/src/L2cache/Scheduler.scala:106:70
        automatic logic [29:0] _GEN_161 =
          _GEN_160[29:0] | {mshr_selectOH[31], _GEN_160[30:2]};	// dependencies/rocket-chip/src/main/scala/util/package.scala:262:{43,48}, ventus/src/L2cache/Scheduler.scala:106:70
        automatic logic [27:0] _GEN_162 =
          _GEN_161[27:0] | {mshr_selectOH[31], _GEN_160[30], _GEN_161[29:4]};	// dependencies/rocket-chip/src/main/scala/util/package.scala:262:{43,48}, ventus/src/L2cache/Scheduler.scala:106:70
        automatic logic [23:0] _GEN_163 =
          _GEN_162[23:0]
          | {mshr_selectOH[31], _GEN_160[30], _GEN_161[29:28], _GEN_162[27:8]};	// dependencies/rocket-chip/src/main/scala/util/package.scala:262:{43,48}, ventus/src/L2cache/Scheduler.scala:106:70
        robin_filter <=
          ~{mshr_selectOH[31],
            _GEN_160[30],
            _GEN_161[29:28],
            _GEN_162[27:24],
            _GEN_163[23:16],
            _GEN_163[15:0]
              | {mshr_selectOH[31],
                 _GEN_160[30],
                 _GEN_161[29:28],
                 _GEN_162[27:24],
                 _GEN_163[23:16]}};	// dependencies/rocket-chip/src/main/scala/util/package.scala:262:{43,48}, ventus/src/L2cache/Scheduler.scala:103:29, :106:70, :121:45
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/L2cache/Scheduler.scala:27:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/L2cache/Scheduler.scala:27:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/L2cache/Scheduler.scala:27:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/L2cache/Scheduler.scala:27:7
      automatic logic [31:0] _RANDOM[0:1];	// ventus/src/L2cache/Scheduler.scala:27:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/L2cache/Scheduler.scala:27:7
        `INIT_RANDOM_PROLOG_	// ventus/src/L2cache/Scheduler.scala:27:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/L2cache/Scheduler.scala:27:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// ventus/src/L2cache/Scheduler.scala:27:7
        end	// ventus/src/L2cache/Scheduler.scala:27:7
        issue_flush_invalidate = _RANDOM[1'h0][0];	// ventus/src/L2cache/Scheduler.scala:27:7, :61:38
        robin_filter = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][0]};	// ventus/src/L2cache/Scheduler.scala:27:7, :61:38, :103:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/L2cache/Scheduler.scala:27:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/L2cache/Scheduler.scala:27:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SourceA sourceA (	// ventus/src/L2cache/Scheduler.scala:39:23
    .io_req_ready       (_sourceA_io_req_ready),
    .io_req_valid
      (_write_buffer_io_deq_valid
         ? _write_buffer_io_deq_valid
         : mshr_selectOH[0] & _mshrs_0_io_schedule_a_valid | mshr_selectOH[1]
           & _mshrs_1_io_schedule_a_valid | mshr_selectOH[2]
           & _mshrs_2_io_schedule_a_valid | mshr_selectOH[3]
           & _mshrs_3_io_schedule_a_valid | mshr_selectOH[4]
           & _mshrs_4_io_schedule_a_valid | mshr_selectOH[5]
           & _mshrs_5_io_schedule_a_valid | mshr_selectOH[6]
           & _mshrs_6_io_schedule_a_valid | mshr_selectOH[7]
           & _mshrs_7_io_schedule_a_valid | mshr_selectOH[8]
           & _mshrs_8_io_schedule_a_valid | mshr_selectOH[9]
           & _mshrs_9_io_schedule_a_valid | mshr_selectOH[10]
           & _mshrs_10_io_schedule_a_valid | mshr_selectOH[11]
           & _mshrs_11_io_schedule_a_valid | mshr_selectOH[12]
           & _mshrs_12_io_schedule_a_valid | mshr_selectOH[13]
           & _mshrs_13_io_schedule_a_valid | mshr_selectOH[14]
           & _mshrs_14_io_schedule_a_valid | mshr_selectOH[15]
           & _mshrs_15_io_schedule_a_valid | mshr_selectOH[16]
           & _mshrs_16_io_schedule_a_valid | mshr_selectOH[17]
           & _mshrs_17_io_schedule_a_valid | mshr_selectOH[18]
           & _mshrs_18_io_schedule_a_valid | mshr_selectOH[19]
           & _mshrs_19_io_schedule_a_valid | mshr_selectOH[20]
           & _mshrs_20_io_schedule_a_valid | mshr_selectOH[21]
           & _mshrs_21_io_schedule_a_valid | mshr_selectOH[22]
           & _mshrs_22_io_schedule_a_valid | mshr_selectOH[23]
           & _mshrs_23_io_schedule_a_valid | mshr_selectOH[24]
           & _mshrs_24_io_schedule_a_valid | mshr_selectOH[25]
           & _mshrs_25_io_schedule_a_valid | mshr_selectOH[26]
           & _mshrs_26_io_schedule_a_valid | mshr_selectOH[27]
           & _mshrs_27_io_schedule_a_valid | mshr_selectOH[28]
           & _mshrs_28_io_schedule_a_valid | mshr_selectOH[29]
           & _mshrs_29_io_schedule_a_valid | mshr_selectOH[30]
           & _mshrs_30_io_schedule_a_valid | mshr_selectOH[31]
           & _mshrs_31_io_schedule_a_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :125:27, :145:28
    .io_req_bits_opcode
      (_write_buffer_io_deq_valid
         ? _write_buffer_io_deq_bits_opcode
         : {|mshr_selectOH, 2'h0}),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:27:7, :106:70, :125:27, :143:27
    .io_req_bits_source
      (_write_buffer_io_deq_valid
         ? _write_buffer_io_deq_bits_source
         : {10'h0,
            |(mshr_selectOH[31:16]),
            |(_mshr_select_T_1[14:7]),
            |(_mshr_select_T_3[6:3]),
            |(_mshr_select_T_5[2:1]),
            _mshr_select_T_7}),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}, ventus/src/L2cache/Scheduler.scala:106:70, :118:31, :125:27, :143:27
    .io_req_bits_tag
      (_write_buffer_io_deq_valid
         ? _write_buffer_io_deq_bits_tag
         : (mshr_selectOH[0] ? _mshrs_0_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[1] ? _mshrs_1_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[2] ? _mshrs_2_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[3] ? _mshrs_3_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[4] ? _mshrs_4_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[5] ? _mshrs_5_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[6] ? _mshrs_6_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[7] ? _mshrs_7_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[8] ? _mshrs_8_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[9] ? _mshrs_9_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[10] ? _mshrs_10_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[11] ? _mshrs_11_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[12] ? _mshrs_12_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[13] ? _mshrs_13_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[14] ? _mshrs_14_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[15] ? _mshrs_15_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[16] ? _mshrs_16_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[17] ? _mshrs_17_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[18] ? _mshrs_18_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[19] ? _mshrs_19_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[20] ? _mshrs_20_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[21] ? _mshrs_21_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[22] ? _mshrs_22_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[23] ? _mshrs_23_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[24] ? _mshrs_24_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[25] ? _mshrs_25_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[26] ? _mshrs_26_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[27] ? _mshrs_27_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[28] ? _mshrs_28_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[29] ? _mshrs_29_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[30] ? _mshrs_30_io_schedule_a_bits_tag : 19'h0)
           | (mshr_selectOH[31] ? _mshrs_31_io_schedule_a_bits_tag : 19'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :125:27, :143:27, :189:37
    .io_req_bits_offset
      (_write_buffer_io_deq_valid
         ? _write_buffer_io_deq_bits_offset
         : (mshr_selectOH[0] ? _mshrs_0_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[1] ? _mshrs_1_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[2] ? _mshrs_2_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[3] ? _mshrs_3_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[4] ? _mshrs_4_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[5] ? _mshrs_5_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[6] ? _mshrs_6_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[7] ? _mshrs_7_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[8] ? _mshrs_8_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[9] ? _mshrs_9_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[10] ? _mshrs_10_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[11] ? _mshrs_11_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[12] ? _mshrs_12_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[13] ? _mshrs_13_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[14] ? _mshrs_14_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[15] ? _mshrs_15_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[16] ? _mshrs_16_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[17] ? _mshrs_17_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[18] ? _mshrs_18_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[19] ? _mshrs_19_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[20] ? _mshrs_20_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[21] ? _mshrs_21_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[22] ? _mshrs_22_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[23] ? _mshrs_23_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[24] ? _mshrs_24_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[25] ? _mshrs_25_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[26] ? _mshrs_26_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[27] ? _mshrs_27_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[28] ? _mshrs_28_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[29] ? _mshrs_29_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[30] ? _mshrs_30_io_schedule_a_bits_offset : 7'h0)
           | (mshr_selectOH[31] ? _mshrs_31_io_schedule_a_bits_offset : 7'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :125:27, :143:27, :189:37
    .io_req_bits_data
      (_write_buffer_io_deq_valid
         ? _write_buffer_io_deq_bits_data
         : (mshr_selectOH[0] ? _mshrs_0_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[1] ? _mshrs_1_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[2] ? _mshrs_2_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[3] ? _mshrs_3_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[4] ? _mshrs_4_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[5] ? _mshrs_5_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[6] ? _mshrs_6_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[7] ? _mshrs_7_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[8] ? _mshrs_8_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[9] ? _mshrs_9_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[10] ? _mshrs_10_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[11] ? _mshrs_11_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[12] ? _mshrs_12_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[13] ? _mshrs_13_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[14] ? _mshrs_14_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[15] ? _mshrs_15_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[16] ? _mshrs_16_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[17] ? _mshrs_17_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[18] ? _mshrs_18_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[19] ? _mshrs_19_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[20] ? _mshrs_20_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[21] ? _mshrs_21_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[22] ? _mshrs_22_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[23] ? _mshrs_23_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[24] ? _mshrs_24_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[25] ? _mshrs_25_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[26] ? _mshrs_26_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[27] ? _mshrs_27_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[28] ? _mshrs_28_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[29] ? _mshrs_29_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[30] ? _mshrs_30_io_schedule_a_bits_data : 1024'h0)
           | (mshr_selectOH[31] ? _mshrs_31_io_schedule_a_bits_data : 1024'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :125:27, :143:27, :189:37
    .io_req_bits_mask
      (_write_buffer_io_deq_valid
         ? _write_buffer_io_deq_bits_mask
         : {128{mshr_selectOH[0]}} | {128{mshr_selectOH[1]}} | {128{mshr_selectOH[2]}}
           | {128{mshr_selectOH[3]}} | {128{mshr_selectOH[4]}} | {128{mshr_selectOH[5]}}
           | {128{mshr_selectOH[6]}} | {128{mshr_selectOH[7]}} | {128{mshr_selectOH[8]}}
           | {128{mshr_selectOH[9]}} | {128{mshr_selectOH[10]}} | {128{mshr_selectOH[11]}}
           | {128{mshr_selectOH[12]}} | {128{mshr_selectOH[13]}}
           | {128{mshr_selectOH[14]}} | {128{mshr_selectOH[15]}}
           | {128{mshr_selectOH[16]}} | {128{mshr_selectOH[17]}}
           | {128{mshr_selectOH[18]}} | {128{mshr_selectOH[19]}}
           | {128{mshr_selectOH[20]}} | {128{mshr_selectOH[21]}}
           | {128{mshr_selectOH[22]}} | {128{mshr_selectOH[23]}}
           | {128{mshr_selectOH[24]}} | {128{mshr_selectOH[25]}}
           | {128{mshr_selectOH[26]}} | {128{mshr_selectOH[27]}}
           | {128{mshr_selectOH[28]}} | {128{mshr_selectOH[29]}}
           | {128{mshr_selectOH[30]}} | {128{mshr_selectOH[31]}}),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:106:70, :125:27, :143:27
    .io_req_bits_set
      (_write_buffer_io_deq_valid
         ? _write_buffer_io_deq_bits_set
         : (mshr_selectOH[0] ? _mshrs_0_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[1] ? _mshrs_1_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[2] ? _mshrs_2_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[3] ? _mshrs_3_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[4] ? _mshrs_4_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[5] ? _mshrs_5_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[6] ? _mshrs_6_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[7] ? _mshrs_7_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[8] ? _mshrs_8_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[9] ? _mshrs_9_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[10] ? _mshrs_10_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[11] ? _mshrs_11_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[12] ? _mshrs_12_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[13] ? _mshrs_13_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[14] ? _mshrs_14_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[15] ? _mshrs_15_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[16] ? _mshrs_16_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[17] ? _mshrs_17_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[18] ? _mshrs_18_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[19] ? _mshrs_19_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[20] ? _mshrs_20_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[21] ? _mshrs_21_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[22] ? _mshrs_22_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[23] ? _mshrs_23_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[24] ? _mshrs_24_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[25] ? _mshrs_25_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[26] ? _mshrs_26_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[27] ? _mshrs_27_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[28] ? _mshrs_28_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[29] ? _mshrs_29_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[30] ? _mshrs_30_io_schedule_a_bits_set : 6'h0)
           | (mshr_selectOH[31] ? _mshrs_31_io_schedule_a_bits_set : 6'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :125:27, :143:27, :189:37
    .io_a_ready         (io_out_a_ready),
    .io_a_valid         (io_out_a_valid),
    .io_a_bits_opcode   (io_out_a_bits_opcode),
    .io_a_bits_source   (io_out_a_bits_source),
    .io_a_bits_address  (io_out_a_bits_address),
    .io_a_bits_mask     (io_out_a_bits_mask),
    .io_a_bits_data     (io_out_a_bits_data)
  );
  SourceD sourceD (	// ventus/src/L2cache/Scheduler.scala:41:23
    .clock                  (clock),
    .reset                  (reset),
    .io_req_ready           (_sourceD_io_req_ready),
    .io_req_valid
      (_schedule_T_1606 ? _schedule_T_1606 : _dir_result_buffer_io_deq_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:244:31, :268:28
    .io_req_bits_opcode
      (_schedule_T_1606
         ? _requests_io_data_opcode
         : _dir_result_buffer_io_deq_bits_opcode),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:89:24, :244:31, :265:34
    .io_req_bits_size
      (_schedule_T_1606
         ? (mshr_selectOH[0] ? _mshrs_0_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[1] ? _mshrs_1_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[2] ? _mshrs_2_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[3] ? _mshrs_3_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[4] ? _mshrs_4_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[5] ? _mshrs_5_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[6] ? _mshrs_6_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[7] ? _mshrs_7_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[8] ? _mshrs_8_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[9] ? _mshrs_9_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[10] ? _mshrs_10_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[11] ? _mshrs_11_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[12] ? _mshrs_12_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[13] ? _mshrs_13_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[14] ? _mshrs_14_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[15] ? _mshrs_15_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[16] ? _mshrs_16_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[17] ? _mshrs_17_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[18] ? _mshrs_18_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[19] ? _mshrs_19_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[20] ? _mshrs_20_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[21] ? _mshrs_21_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[22] ? _mshrs_22_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[23] ? _mshrs_23_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[24] ? _mshrs_24_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[25] ? _mshrs_25_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[26] ? _mshrs_26_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[27] ? _mshrs_27_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[28] ? _mshrs_28_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[29] ? _mshrs_29_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[30] ? _mshrs_30_io_schedule_d_bits_size : 7'h0)
           | (mshr_selectOH[31] ? _mshrs_31_io_schedule_d_bits_size : 7'h0)
         : _dir_result_buffer_io_deq_bits_size),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :189:37, :244:31, :267:32
    .io_req_bits_source
      (_schedule_T_1606
         ? _requests_io_data_source
         : _dir_result_buffer_io_deq_bits_source),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:89:24, :244:31, :269:34
    .io_req_bits_tag
      (_schedule_T_1606
         ? (mshr_selectOH[0] ? _mshrs_0_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[1] ? _mshrs_1_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[2] ? _mshrs_2_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[3] ? _mshrs_3_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[4] ? _mshrs_4_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[5] ? _mshrs_5_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[6] ? _mshrs_6_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[7] ? _mshrs_7_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[8] ? _mshrs_8_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[9] ? _mshrs_9_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[10] ? _mshrs_10_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[11] ? _mshrs_11_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[12] ? _mshrs_12_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[13] ? _mshrs_13_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[14] ? _mshrs_14_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[15] ? _mshrs_15_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[16] ? _mshrs_16_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[17] ? _mshrs_17_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[18] ? _mshrs_18_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[19] ? _mshrs_19_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[20] ? _mshrs_20_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[21] ? _mshrs_21_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[22] ? _mshrs_22_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[23] ? _mshrs_23_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[24] ? _mshrs_24_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[25] ? _mshrs_25_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[26] ? _mshrs_26_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[27] ? _mshrs_27_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[28] ? _mshrs_28_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[29] ? _mshrs_29_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[30] ? _mshrs_30_io_schedule_d_bits_tag : 19'h0)
           | (mshr_selectOH[31] ? _mshrs_31_io_schedule_d_bits_tag : 19'h0)
         : _dir_result_buffer_io_deq_bits_hit
             ? _dir_result_buffer_io_deq_bits_tag
             : _dir_result_buffer_io_deq_bits_victim_tag),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :189:37, :244:31, :262:{31,54}
    .io_req_bits_offset
      (_schedule_T_1606
         ? (mshr_selectOH[0] ? _mshrs_0_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[1] ? _mshrs_1_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[2] ? _mshrs_2_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[3] ? _mshrs_3_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[4] ? _mshrs_4_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[5] ? _mshrs_5_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[6] ? _mshrs_6_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[7] ? _mshrs_7_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[8] ? _mshrs_8_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[9] ? _mshrs_9_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[10] ? _mshrs_10_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[11] ? _mshrs_11_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[12] ? _mshrs_12_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[13] ? _mshrs_13_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[14] ? _mshrs_14_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[15] ? _mshrs_15_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[16] ? _mshrs_16_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[17] ? _mshrs_17_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[18] ? _mshrs_18_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[19] ? _mshrs_19_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[20] ? _mshrs_20_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[21] ? _mshrs_21_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[22] ? _mshrs_22_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[23] ? _mshrs_23_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[24] ? _mshrs_24_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[25] ? _mshrs_25_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[26] ? _mshrs_26_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[27] ? _mshrs_27_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[28] ? _mshrs_28_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[29] ? _mshrs_29_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[30] ? _mshrs_30_io_schedule_d_bits_offset : 7'h0)
           | (mshr_selectOH[31] ? _mshrs_31_io_schedule_d_bits_offset : 7'h0)
         : _dir_result_buffer_io_deq_bits_hit
             ? _dir_result_buffer_io_deq_bits_offset
             : 7'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :189:37, :244:31, :264:{34,57}
    .io_req_bits_put
      (_schedule_T_1606 ? _requests_io_data_put : _dir_result_buffer_io_deq_bits_put),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:89:24, :244:31, :266:31
    .io_req_bits_data
      (_schedule_T_1606
         ? (_sourceD_io_req_bits_data_T_1 | _sourceD_io_req_bits_data_T_2
              ? _requests_io_data_data & full_mask | _schedule_T_1165 & ~full_mask
              : _schedule_T_1165)
         : _dir_result_buffer_io_deq_bits_data),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:89:24, :134:{74,116}, :244:31, :255:34, :256:{43,56,80,83}, :258:{32,90,133}
    .io_req_bits_mask
      (_schedule_T_1606 ? _requests_io_data_mask : _dir_result_buffer_io_deq_bits_mask),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:89:24, :244:31, :263:32
    .io_req_bits_param
      (_schedule_T_1606 ? 3'h0 : _dir_result_buffer_io_deq_bits_param),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:91:46, :244:31, :273:34
    .io_req_bits_set
      (_schedule_T_1606
         ? (mshr_selectOH[0] ? _mshrs_0_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[1] ? _mshrs_1_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[2] ? _mshrs_2_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[3] ? _mshrs_3_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[4] ? _mshrs_4_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[5] ? _mshrs_5_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[6] ? _mshrs_6_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[7] ? _mshrs_7_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[8] ? _mshrs_8_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[9] ? _mshrs_9_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[10] ? _mshrs_10_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[11] ? _mshrs_11_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[12] ? _mshrs_12_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[13] ? _mshrs_13_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[14] ? _mshrs_14_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[15] ? _mshrs_15_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[16] ? _mshrs_16_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[17] ? _mshrs_17_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[18] ? _mshrs_18_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[19] ? _mshrs_19_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[20] ? _mshrs_20_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[21] ? _mshrs_21_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[22] ? _mshrs_22_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[23] ? _mshrs_23_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[24] ? _mshrs_24_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[25] ? _mshrs_25_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[26] ? _mshrs_26_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[27] ? _mshrs_27_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[28] ? _mshrs_28_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[29] ? _mshrs_29_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[30] ? _mshrs_30_io_schedule_d_bits_set : 6'h0)
           | (mshr_selectOH[31] ? _mshrs_31_io_schedule_d_bits_set : 6'h0)
         : _dir_result_buffer_io_deq_bits_set),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :189:37, :244:31, :261:31
    .io_req_bits_hit        (~_schedule_T_1606 & _dir_result_buffer_io_deq_bits_hit),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:244:31, :249:36, :260:31
    .io_req_bits_way
      (_schedule_T_1606
         ? (mshr_selectOH[0] ? _mshrs_0_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[1] ? _mshrs_1_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[2] ? _mshrs_2_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[3] ? _mshrs_3_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[4] ? _mshrs_4_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[5] ? _mshrs_5_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[6] ? _mshrs_6_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[7] ? _mshrs_7_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[8] ? _mshrs_8_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[9] ? _mshrs_9_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[10] ? _mshrs_10_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[11] ? _mshrs_11_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[12] ? _mshrs_12_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[13] ? _mshrs_13_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[14] ? _mshrs_14_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[15] ? _mshrs_15_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[16] ? _mshrs_16_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[17] ? _mshrs_17_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[18] ? _mshrs_18_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[19] ? _mshrs_19_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[20] ? _mshrs_20_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[21] ? _mshrs_21_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[22] ? _mshrs_22_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[23] ? _mshrs_23_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[24] ? _mshrs_24_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[25] ? _mshrs_25_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[26] ? _mshrs_26_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[27] ? _mshrs_27_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[28] ? _mshrs_28_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[29] ? _mshrs_29_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[30] ? _mshrs_30_io_schedule_d_bits_way : 4'h0)
           | (mshr_selectOH[31] ? _mshrs_31_io_schedule_d_bits_way : 4'h0)
         : _dir_result_buffer_io_deq_bits_way),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :189:37, :244:31, :257:31
    .io_req_bits_dirty      (~_schedule_T_1606 & _dir_result_buffer_io_deq_bits_dirty),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:244:31, :249:36, :272:34
    .io_req_bits_last_flush
      (_schedule_T_1606
         ? mshr_selectOH[0] & _mshrs_0_io_schedule_d_bits_last_flush | mshr_selectOH[1]
           & _mshrs_1_io_schedule_d_bits_last_flush | mshr_selectOH[2]
           & _mshrs_2_io_schedule_d_bits_last_flush | mshr_selectOH[3]
           & _mshrs_3_io_schedule_d_bits_last_flush | mshr_selectOH[4]
           & _mshrs_4_io_schedule_d_bits_last_flush | mshr_selectOH[5]
           & _mshrs_5_io_schedule_d_bits_last_flush | mshr_selectOH[6]
           & _mshrs_6_io_schedule_d_bits_last_flush | mshr_selectOH[7]
           & _mshrs_7_io_schedule_d_bits_last_flush | mshr_selectOH[8]
           & _mshrs_8_io_schedule_d_bits_last_flush | mshr_selectOH[9]
           & _mshrs_9_io_schedule_d_bits_last_flush | mshr_selectOH[10]
           & _mshrs_10_io_schedule_d_bits_last_flush | mshr_selectOH[11]
           & _mshrs_11_io_schedule_d_bits_last_flush | mshr_selectOH[12]
           & _mshrs_12_io_schedule_d_bits_last_flush | mshr_selectOH[13]
           & _mshrs_13_io_schedule_d_bits_last_flush | mshr_selectOH[14]
           & _mshrs_14_io_schedule_d_bits_last_flush | mshr_selectOH[15]
           & _mshrs_15_io_schedule_d_bits_last_flush | mshr_selectOH[16]
           & _mshrs_16_io_schedule_d_bits_last_flush | mshr_selectOH[17]
           & _mshrs_17_io_schedule_d_bits_last_flush | mshr_selectOH[18]
           & _mshrs_18_io_schedule_d_bits_last_flush | mshr_selectOH[19]
           & _mshrs_19_io_schedule_d_bits_last_flush | mshr_selectOH[20]
           & _mshrs_20_io_schedule_d_bits_last_flush | mshr_selectOH[21]
           & _mshrs_21_io_schedule_d_bits_last_flush | mshr_selectOH[22]
           & _mshrs_22_io_schedule_d_bits_last_flush | mshr_selectOH[23]
           & _mshrs_23_io_schedule_d_bits_last_flush | mshr_selectOH[24]
           & _mshrs_24_io_schedule_d_bits_last_flush | mshr_selectOH[25]
           & _mshrs_25_io_schedule_d_bits_last_flush | mshr_selectOH[26]
           & _mshrs_26_io_schedule_d_bits_last_flush | mshr_selectOH[27]
           & _mshrs_27_io_schedule_d_bits_last_flush | mshr_selectOH[28]
           & _mshrs_28_io_schedule_d_bits_last_flush | mshr_selectOH[29]
           & _mshrs_29_io_schedule_d_bits_last_flush | mshr_selectOH[30]
           & _mshrs_30_io_schedule_d_bits_last_flush | mshr_selectOH[31]
           & _mshrs_31_io_schedule_d_bits_last_flush
         : _dir_result_buffer_io_deq_bits_last_flush),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :244:31, :270:39
    .io_req_bits_from_mem   (_schedule_T_1606),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_d_ready             (io_in_d_ready),
    .io_d_valid             (io_in_d_valid),
    .io_d_bits_opcode       (io_in_d_bits_opcode),
    .io_d_bits_source       (io_in_d_bits_source),
    .io_d_bits_data         (io_in_d_bits_data),
    .io_d_bits_address      (io_in_d_bits_address),
    .io_pb_pop_valid        (_sourceD_io_pb_pop_valid),
    .io_pb_pop_bits_index   (_sourceD_io_pb_pop_bits_index),
    .io_pb_beat_data        (_sinkA_io_pb_beat_data),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_pb_beat_mask        (_sinkA_io_pb_beat_mask),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_bs_radr_valid       (_sourceD_io_bs_radr_valid),
    .io_bs_radr_bits_way    (_sourceD_io_bs_radr_bits_way),
    .io_bs_radr_bits_set    (_sourceD_io_bs_radr_bits_set),
    .io_bs_rdat_data        (_bankedStore_io_sourceD_rdat_data),	// ventus/src/L2cache/Scheduler.scala:86:27
    .io_bs_wadr_ready       (_bankedStore_io_sourceD_wadr_ready),	// ventus/src/L2cache/Scheduler.scala:86:27
    .io_bs_wadr_valid       (_sourceD_io_bs_wadr_valid),
    .io_bs_wadr_bits_way    (_sourceD_io_bs_wadr_bits_way),
    .io_bs_wadr_bits_set    (_sourceD_io_bs_wadr_bits_set),
    .io_bs_wadr_bits_mask   (_sourceD_io_bs_wadr_bits_mask),
    .io_bs_wdat_data        (_sourceD_io_bs_wdat_data),
    .io_a_ready             (_write_buffer_io_enq_ready),	// ventus/src/L2cache/Scheduler.scala:125:27
    .io_a_valid             (_sourceD_io_a_valid),
    .io_a_bits_size         (_sourceD_io_a_bits_size),
    .io_a_bits_source       (_sourceD_io_a_bits_source),
    .io_a_bits_tag          (_sourceD_io_a_bits_tag),
    .io_a_bits_offset       (_sourceD_io_a_bits_offset),
    .io_a_bits_put          (_sourceD_io_a_bits_put),
    .io_a_bits_data         (_sourceD_io_a_bits_data),
    .io_a_bits_mask         (_sourceD_io_a_bits_mask),
    .io_a_bits_param        (_sourceD_io_a_bits_param),
    .io_a_bits_set          (_sourceD_io_a_bits_set),
    .io_mshr_wait           (_sourceD_io_mshr_wait),
    .io_finish_issue        (_sourceD_io_finish_issue)
  );
  SinkA sinkA (	// ventus/src/L2cache/Scheduler.scala:43:21
    .clock                        (clock),
    .reset                        (reset),
    .io_req_ready                 (request_ready),	// ventus/src/L2cache/Scheduler.scala:239:104
    .io_req_valid                 (_sinkA_io_req_valid),
    .io_req_bits_opcode           (_sinkA_io_req_bits_opcode),
    .io_req_bits_source           (_sinkA_io_req_bits_source),
    .io_req_bits_tag              (_sinkA_io_req_bits_tag),
    .io_req_bits_offset           (_sinkA_io_req_bits_offset),
    .io_req_bits_put              (_sinkA_io_req_bits_put),
    .io_req_bits_data             (_sinkA_io_req_bits_data),
    .io_req_bits_mask             (_sinkA_io_req_bits_mask),
    .io_req_bits_param            (_sinkA_io_req_bits_param),
    .io_req_bits_spike_info_pc    (_sinkA_io_req_bits_spike_info_pc),
    .io_req_bits_spike_info_vaddr (_sinkA_io_req_bits_spike_info_vaddr),
    .io_req_bits_set              (_sinkA_io_req_bits_set),
    .io_a_ready                   (io_in_a_ready),
    .io_a_valid                   (io_in_a_valid),
    .io_a_bits_opcode             (io_in_a_bits_opcode),
    .io_a_bits_source             (io_in_a_bits_source),
    .io_a_bits_address            (io_in_a_bits_address),
    .io_a_bits_mask               (io_in_a_bits_mask),
    .io_a_bits_data               (io_in_a_bits_data),
    .io_a_bits_param              (io_in_a_bits_param),
    .io_a_bits_spike_info_pc      (io_in_a_bits_spike_info_pc),
    .io_a_bits_spike_info_vaddr   (io_in_a_bits_spike_info_vaddr),
    .io_pb_pop_valid              (_sourceD_io_pb_pop_valid),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_pb_pop_bits_index         (_sourceD_io_pb_pop_bits_index),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_pb_beat_data              (_sinkA_io_pb_beat_data),
    .io_pb_beat_mask              (_sinkA_io_pb_beat_mask)
  );
  SinkD sinkD (	// ventus/src/L2cache/Scheduler.scala:44:21
    .clock               (clock),
    .reset               (reset),
    .io_resp_valid       (_sinkD_io_resp_valid),
    .io_resp_bits_opcode (_sinkD_io_resp_bits_opcode),
    .io_resp_bits_source (_sinkD_io_resp_bits_source),
    .io_resp_bits_data   (_sinkD_io_resp_bits_data),
    .io_d_valid          (io_out_d_valid),
    .io_d_bits_opcode    (io_out_d_bits_opcode),
    .io_d_bits_source    (io_out_d_bits_source),
    .io_d_bits_data      (io_out_d_bits_data)
  );
  Directory_test directory (	// ventus/src/L2cache/Scheduler.scala:84:25
    .clock                           (clock),
    .reset                           (reset),
    .io_write_ready                  (_directory_io_write_ready),
    .io_write_valid                  (_schedule_T_283),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_write_bits_way               (_schedule_T_220),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_write_bits_data_tag
      ((mshr_selectOH[0] ? _mshrs_0_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[1] ? _mshrs_1_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[2] ? _mshrs_2_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[3] ? _mshrs_3_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[4] ? _mshrs_4_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[5] ? _mshrs_5_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[6] ? _mshrs_6_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[7] ? _mshrs_7_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[8] ? _mshrs_8_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[9] ? _mshrs_9_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[10] ? _mshrs_10_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[11] ? _mshrs_11_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[12] ? _mshrs_12_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[13] ? _mshrs_13_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[14] ? _mshrs_14_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[15] ? _mshrs_15_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[16] ? _mshrs_16_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[17] ? _mshrs_17_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[18] ? _mshrs_18_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[19] ? _mshrs_19_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[20] ? _mshrs_20_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[21] ? _mshrs_21_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[22] ? _mshrs_22_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[23] ? _mshrs_23_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[24] ? _mshrs_24_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[25] ? _mshrs_25_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[26] ? _mshrs_26_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[27] ? _mshrs_27_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[28] ? _mshrs_28_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[29] ? _mshrs_29_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[30] ? _mshrs_30_io_schedule_dir_bits_data_tag : 19'h0)
       | (mshr_selectOH[31] ? _mshrs_31_io_schedule_dir_bits_data_tag : 19'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :189:37
    .io_write_bits_set               (_schedule_T_94),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_read_ready                   (_directory_io_read_ready),
    .io_read_valid
      (_sinkA_io_req_valid & ~_directory_io_flush_T_1 & mshr_free
       & _requests_io_push_ready & _directory_io_ready & ~issue_flush_invalidate),	// ventus/src/L2cache/Scheduler.scala:43:21, :61:38, :62:43, :84:25, :89:24, :150:42, :153:21, :225:{47,140}
    .io_read_bits_opcode             (_sinkA_io_req_bits_opcode),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_read_bits_source             (_sinkA_io_req_bits_source),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_read_bits_tag                (_sinkA_io_req_bits_tag),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_read_bits_offset             (_sinkA_io_req_bits_offset),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_read_bits_put                (_sinkA_io_req_bits_put),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_read_bits_data               (_sinkA_io_req_bits_data),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_read_bits_mask               (_sinkA_io_req_bits_mask),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_read_bits_param              (_sinkA_io_req_bits_param),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_read_bits_spike_info_pc      (_sinkA_io_req_bits_spike_info_pc),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_read_bits_spike_info_vaddr   (_sinkA_io_req_bits_spike_info_vaddr),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_read_bits_set                (_sinkA_io_req_bits_set),	// ventus/src/L2cache/Scheduler.scala:43:21
    .io_result_ready
      (_directory_io_result_bits_hit
         ? _dir_result_buffer_io_enq_ready
         : _requests_io_push_ready),	// ventus/src/L2cache/Scheduler.scala:84:25, :89:24, :244:31, :252:34
    .io_result_valid                 (_directory_io_result_valid),
    .io_result_bits_opcode           (_directory_io_result_bits_opcode),
    .io_result_bits_size             (_directory_io_result_bits_size),
    .io_result_bits_source           (_directory_io_result_bits_source),
    .io_result_bits_tag              (_directory_io_result_bits_tag),
    .io_result_bits_offset           (_directory_io_result_bits_offset),
    .io_result_bits_put              (_directory_io_result_bits_put),
    .io_result_bits_data             (_directory_io_result_bits_data),
    .io_result_bits_mask             (_directory_io_result_bits_mask),
    .io_result_bits_param            (_directory_io_result_bits_param),
    .io_result_bits_spike_info_pc    (_directory_io_result_bits_spike_info_pc),
    .io_result_bits_spike_info_vaddr (_directory_io_result_bits_spike_info_vaddr),
    .io_result_bits_set              (_directory_io_result_bits_set),
    .io_result_bits_hit              (_directory_io_result_bits_hit),
    .io_result_bits_way              (_directory_io_result_bits_way),
    .io_result_bits_dirty            (_directory_io_result_bits_dirty),
    .io_result_bits_flush            (_directory_io_result_bits_flush),
    .io_result_bits_last_flush       (_directory_io_result_bits_last_flush),
    .io_result_bits_victim_tag       (_directory_io_result_bits_victim_tag),
    .io_ready                        (_directory_io_ready),
    .io_flush
      (_directory_io_flush_T & _directory_io_flush_T_1
       & _sinkA_io_req_bits_param == 3'h0),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:43:21, :62:43, :91:46, :233:{72,95}
    .io_invalidate
      (_directory_io_flush_T & _directory_io_flush_T_1
       & _sinkA_io_req_bits_param == 3'h1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L2cache/Scheduler.scala:43:21, :62:43, :127:116, :232:{77,100}
    .io_tag_match                    (|tagMatches),	// ventus/src/L2cache/Scheduler.scala:174:23, :180:28
    .io_flush_invalidate_src         (_sinkA_io_req_bits_source)	// ventus/src/L2cache/Scheduler.scala:43:21
  );
  BankedStore bankedStore (	// ventus/src/L2cache/Scheduler.scala:86:27
    .clock                     (clock),
    .io_sinkD_adr_valid        (_schedule_T_283),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_sinkD_adr_bits_way     (_schedule_T_220),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_sinkD_adr_bits_set     (_schedule_T_94),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_sinkD_dat_data
      ((mshr_selectOH[0] ? _mshrs_0_io_schedule_data : 1024'h0)
       | (mshr_selectOH[1] ? _mshrs_1_io_schedule_data : 1024'h0)
       | (mshr_selectOH[2] ? _mshrs_2_io_schedule_data : 1024'h0)
       | (mshr_selectOH[3] ? _mshrs_3_io_schedule_data : 1024'h0)
       | (mshr_selectOH[4] ? _mshrs_4_io_schedule_data : 1024'h0)
       | (mshr_selectOH[5] ? _mshrs_5_io_schedule_data : 1024'h0)
       | (mshr_selectOH[6] ? _mshrs_6_io_schedule_data : 1024'h0)
       | (mshr_selectOH[7] ? _mshrs_7_io_schedule_data : 1024'h0)
       | (mshr_selectOH[8] ? _mshrs_8_io_schedule_data : 1024'h0)
       | (mshr_selectOH[9] ? _mshrs_9_io_schedule_data : 1024'h0)
       | (mshr_selectOH[10] ? _mshrs_10_io_schedule_data : 1024'h0)
       | (mshr_selectOH[11] ? _mshrs_11_io_schedule_data : 1024'h0)
       | (mshr_selectOH[12] ? _mshrs_12_io_schedule_data : 1024'h0)
       | (mshr_selectOH[13] ? _mshrs_13_io_schedule_data : 1024'h0)
       | (mshr_selectOH[14] ? _mshrs_14_io_schedule_data : 1024'h0)
       | (mshr_selectOH[15] ? _mshrs_15_io_schedule_data : 1024'h0)
       | (mshr_selectOH[16] ? _mshrs_16_io_schedule_data : 1024'h0)
       | (mshr_selectOH[17] ? _mshrs_17_io_schedule_data : 1024'h0)
       | (mshr_selectOH[18] ? _mshrs_18_io_schedule_data : 1024'h0)
       | (mshr_selectOH[19] ? _mshrs_19_io_schedule_data : 1024'h0)
       | (mshr_selectOH[20] ? _mshrs_20_io_schedule_data : 1024'h0)
       | (mshr_selectOH[21] ? _mshrs_21_io_schedule_data : 1024'h0)
       | (mshr_selectOH[22] ? _mshrs_22_io_schedule_data : 1024'h0)
       | (mshr_selectOH[23] ? _mshrs_23_io_schedule_data : 1024'h0)
       | (mshr_selectOH[24] ? _mshrs_24_io_schedule_data : 1024'h0)
       | (mshr_selectOH[25] ? _mshrs_25_io_schedule_data : 1024'h0)
       | (mshr_selectOH[26] ? _mshrs_26_io_schedule_data : 1024'h0)
       | (mshr_selectOH[27] ? _mshrs_27_io_schedule_data : 1024'h0)
       | (mshr_selectOH[28] ? _mshrs_28_io_schedule_data : 1024'h0)
       | (mshr_selectOH[29] ? _mshrs_29_io_schedule_data : 1024'h0)
       | (mshr_selectOH[30] ? _mshrs_30_io_schedule_data : 1024'h0)
       | (mshr_selectOH[31] ? _mshrs_31_io_schedule_data : 1024'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, ventus/src/L2cache/Scheduler.scala:91:46, :106:70, :189:37
    .io_sourceD_radr_valid     (_sourceD_io_bs_radr_valid),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_sourceD_radr_bits_way  (_sourceD_io_bs_radr_bits_way),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_sourceD_radr_bits_set  (_sourceD_io_bs_radr_bits_set),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_sourceD_rdat_data      (_bankedStore_io_sourceD_rdat_data),
    .io_sourceD_wadr_ready     (_bankedStore_io_sourceD_wadr_ready),
    .io_sourceD_wadr_valid     (_sourceD_io_bs_wadr_valid),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_sourceD_wadr_bits_way  (_sourceD_io_bs_wadr_bits_way),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_sourceD_wadr_bits_set  (_sourceD_io_bs_wadr_bits_set),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_sourceD_wadr_bits_mask (_sourceD_io_bs_wadr_bits_mask),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_sourceD_wdat_data      (_sourceD_io_bs_wdat_data)	// ventus/src/L2cache/Scheduler.scala:41:23
  );
  ListBuffer_1 requests (	// ventus/src/L2cache/Scheduler.scala:89:24
    .clock                    (clock),
    .reset                    (reset),
    .io_push_ready            (_requests_io_push_ready),
    .io_push_valid
      (_directory_io_result_valid & ~_directory_io_result_bits_hit
       & ~_directory_io_result_bits_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :175:6, :190:87, :217:95
    .io_push_bits_index
      ({|(requests_io_push_bits_index_lo[30:15]),
        |(_requests_io_push_bits_index_T_4[14:7]),
        |(_requests_io_push_bits_index_T_6[6:3]),
        |(_requests_io_push_bits_index_T_8[2:1]),
        _requests_io_push_bits_index_T_8[2] | _requests_io_push_bits_index_T_8[0]}),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}, ventus/src/L2cache/Scheduler.scala:223:{31,46}
    .io_push_bits_data_mask   (_directory_io_result_bits_mask),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_push_bits_data_data   (_directory_io_result_bits_data),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_push_bits_data_opcode (_directory_io_result_bits_opcode),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_push_bits_data_put    (_directory_io_result_bits_put),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_push_bits_data_source (_directory_io_result_bits_source),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_valid                 (_requests_io_valid),
    .io_pop_valid
      (_requests_io_pop_valid_T[0] & _schedule_T_1606 & _sourceD_io_req_ready),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:41:23, :235:{45,76}
    .io_pop_bits              (mshr_select),	// src/main/scala/chisel3/util/OneHot.scala:32:10
    .io_data_mask             (_requests_io_data_mask),
    .io_data_data             (_requests_io_data_data),
    .io_data_opcode           (_requests_io_data_opcode),
    .io_data_put              (_requests_io_data_put),
    .io_data_source           (_requests_io_data_source)
  );
  MSHR_2 mshrs_0 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_126),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_126 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_126 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_126 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_126 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_126 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_126 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_126 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_126 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_0_io_status_opcode),
    .io_status_tag                 (_mshrs_0_io_status_tag),
    .io_status_set                 (_mshrs_0_io_status_set),
    .io_valid                      (_requests_io_valid[0]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_0_io_mixed_T_1[14:7]),
          |(_mshrs_0_io_mixed_T_3[6:3]),
          |(_mshrs_0_io_mixed_T_5[2:1]),
          _mshrs_0_io_mixed_T_5[2] | _mshrs_0_io_mixed_T_5[0]} == 5'h0
       & _directory_io_result_bits_opcode != _mshrs_0_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_0_io_merge_valid_T_4 & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_0_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_0_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_0_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_0_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_0_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_0_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_0_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_0_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_0_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_0_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_0_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_0_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_0_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_0_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_0_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_0_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_0_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_0_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_0_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_0_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_0_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h0
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_1 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_127),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_127 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_127 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_127 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_127 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_127 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_127 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_127 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_127 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_1_io_status_opcode),
    .io_status_tag                 (_mshrs_1_io_status_tag),
    .io_status_set                 (_mshrs_1_io_status_set),
    .io_valid                      (_requests_io_valid[1]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_1_io_mixed_T_1[14:7]),
          |(_mshrs_1_io_mixed_T_3[6:3]),
          |(_mshrs_1_io_mixed_T_5[2:1]),
          _mshrs_1_io_mixed_T_5[2] | _mshrs_1_io_mixed_T_5[0]} == 5'h1
       & _directory_io_result_bits_opcode != _mshrs_1_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_1_io_merge_valid_T_4 & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_1_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_1_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_1_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_1_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_1_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_1_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_1_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_1_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_1_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_1_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_1_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_1_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_1_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_1_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_1_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_1_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_1_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_1_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_1_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_1_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_1_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h1
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_2 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_128),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_128 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_128 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_128 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_128 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_128 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_128 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_128 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_128 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_2_io_status_opcode),
    .io_status_tag                 (_mshrs_2_io_status_tag),
    .io_status_set                 (_mshrs_2_io_status_set),
    .io_valid                      (_requests_io_valid[2]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_2_io_mixed_T_1[14:7]),
          |(_mshrs_2_io_mixed_T_3[6:3]),
          |(_mshrs_2_io_mixed_T_5[2:1]),
          _mshrs_2_io_mixed_T_5[2] | _mshrs_2_io_mixed_T_5[0]} == 5'h2
       & _directory_io_result_bits_opcode != _mshrs_2_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_2_io_merge_valid_T_4 & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_2_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_2_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_2_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_2_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_2_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_2_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_2_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_2_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_2_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_2_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_2_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_2_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_2_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_2_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_2_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_2_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_2_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_2_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_2_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_2_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_2_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h2
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_3 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_129),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_129 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_129 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_129 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_129 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_129 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_129 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_129 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_129 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_3_io_status_opcode),
    .io_status_tag                 (_mshrs_3_io_status_tag),
    .io_status_set                 (_mshrs_3_io_status_set),
    .io_valid                      (_requests_io_valid[3]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_3_io_mixed_T_1[14:7]),
          |(_mshrs_3_io_mixed_T_3[6:3]),
          |(_mshrs_3_io_mixed_T_5[2:1]),
          _mshrs_3_io_mixed_T_5[2] | _mshrs_3_io_mixed_T_5[0]} == 5'h3
       & _directory_io_result_bits_opcode != _mshrs_3_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_3_io_merge_valid_T_4 & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_3_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_3_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_3_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_3_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_3_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_3_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_3_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_3_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_3_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_3_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_3_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_3_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_3_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_3_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_3_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_3_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_3_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_3_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_3_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_3_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_3_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h3
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_4 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_130),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_130 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_130 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_130 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_130 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_130 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_130 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_130 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_130 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_4_io_status_opcode),
    .io_status_tag                 (_mshrs_4_io_status_tag),
    .io_status_set                 (_mshrs_4_io_status_set),
    .io_valid                      (_requests_io_valid[4]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_4_io_mixed_T_1[14:7]),
          |(_mshrs_4_io_mixed_T_3[6:3]),
          |(_mshrs_4_io_mixed_T_5[2:1]),
          _mshrs_4_io_mixed_T_5[2] | _mshrs_4_io_mixed_T_5[0]} == 5'h4
       & _directory_io_result_bits_opcode != _mshrs_4_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_4_io_merge_valid_T_4 & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_4_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_4_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_4_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_4_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_4_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_4_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_4_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_4_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_4_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_4_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_4_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_4_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_4_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_4_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_4_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_4_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_4_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_4_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_4_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_4_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_4_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h4
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_5 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_131),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_131 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_131 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_131 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_131 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_131 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_131 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_131 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_131 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_5_io_status_opcode),
    .io_status_tag                 (_mshrs_5_io_status_tag),
    .io_status_set                 (_mshrs_5_io_status_set),
    .io_valid                      (_requests_io_valid[5]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_5_io_mixed_T_1[14:7]),
          |(_mshrs_5_io_mixed_T_3[6:3]),
          |(_mshrs_5_io_mixed_T_5[2:1]),
          _mshrs_5_io_mixed_T_5[2] | _mshrs_5_io_mixed_T_5[0]} == 5'h5
       & _directory_io_result_bits_opcode != _mshrs_5_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_5_io_merge_valid_T_4 & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_5_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_5_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_5_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_5_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_5_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_5_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_5_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_5_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_5_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_5_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_5_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_5_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_5_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_5_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_5_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_5_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_5_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_5_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_5_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_5_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_5_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h5
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_6 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_132),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_132 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_132 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_132 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_132 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_132 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_132 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_132 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_132 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_6_io_status_opcode),
    .io_status_tag                 (_mshrs_6_io_status_tag),
    .io_status_set                 (_mshrs_6_io_status_set),
    .io_valid                      (_requests_io_valid[6]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_6_io_mixed_T_1[14:7]),
          |(_mshrs_6_io_mixed_T_3[6:3]),
          |(_mshrs_6_io_mixed_T_5[2:1]),
          _mshrs_6_io_mixed_T_5[2] | _mshrs_6_io_mixed_T_5[0]} == 5'h6
       & _directory_io_result_bits_opcode != _mshrs_6_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_6_io_merge_valid_T_4 & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_6_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_6_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_6_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_6_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_6_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_6_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_6_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_6_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_6_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_6_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_6_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_6_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_6_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_6_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_6_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_6_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_6_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_6_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_6_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_6_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_6_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h6
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_7 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_133),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_133 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_133 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_133 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_133 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_133 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_133 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_133 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_133 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_7_io_status_opcode),
    .io_status_tag                 (_mshrs_7_io_status_tag),
    .io_status_set                 (_mshrs_7_io_status_set),
    .io_valid                      (_requests_io_valid[7]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_7_io_mixed_T_1[14:7]),
          |(_mshrs_7_io_mixed_T_3[6:3]),
          |(_mshrs_7_io_mixed_T_5[2:1]),
          _mshrs_7_io_mixed_T_5[2] | _mshrs_7_io_mixed_T_5[0]} == 5'h7
       & _directory_io_result_bits_opcode != _mshrs_7_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_7_io_merge_valid_T_4 & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_7_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_7_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_7_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_7_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_7_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_7_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_7_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_7_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_7_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_7_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_7_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_7_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_7_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_7_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_7_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_7_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_7_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_7_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_7_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_7_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_7_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h7
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_8 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_134),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_134 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_134 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_134 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_134 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_134 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_134 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_134 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_134 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_8_io_status_opcode),
    .io_status_tag                 (_mshrs_8_io_status_tag),
    .io_status_set                 (_mshrs_8_io_status_set),
    .io_valid                      (_requests_io_valid[8]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_8_io_mixed_T_1[14:7]),
          |(_mshrs_8_io_mixed_T_3[6:3]),
          |(_mshrs_8_io_mixed_T_5[2:1]),
          _mshrs_8_io_mixed_T_5[2] | _mshrs_8_io_mixed_T_5[0]} == 5'h8
       & _directory_io_result_bits_opcode != _mshrs_8_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_8_io_merge_valid_T_4 & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_8_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_8_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_8_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_8_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_8_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_8_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_8_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_8_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_8_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_8_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_8_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_8_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_8_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_8_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_8_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_8_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_8_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_8_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_8_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_8_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_8_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h8
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_9 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_135),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_135 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_135 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_135 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_135 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_135 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_135 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_135 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_135 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_9_io_status_opcode),
    .io_status_tag                 (_mshrs_9_io_status_tag),
    .io_status_set                 (_mshrs_9_io_status_set),
    .io_valid                      (_requests_io_valid[9]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_9_io_mixed_T_1[14:7]),
          |(_mshrs_9_io_mixed_T_3[6:3]),
          |(_mshrs_9_io_mixed_T_5[2:1]),
          _mshrs_9_io_mixed_T_5[2] | _mshrs_9_io_mixed_T_5[0]} == 5'h9
       & _directory_io_result_bits_opcode != _mshrs_9_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_9_io_merge_valid_T_4 & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_9_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_9_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_9_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_9_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_9_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_9_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_9_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_9_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_9_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_9_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_9_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_9_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_9_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_9_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_9_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_9_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_9_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_9_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_9_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_9_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_9_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h9
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_10 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_136),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_136 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_136 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_136 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_136 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_136 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_136 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_136 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_136 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_10_io_status_opcode),
    .io_status_tag                 (_mshrs_10_io_status_tag),
    .io_status_set                 (_mshrs_10_io_status_set),
    .io_valid                      (_requests_io_valid[10]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_10_io_mixed_T_1[14:7]),
          |(_mshrs_10_io_mixed_T_3[6:3]),
          |(_mshrs_10_io_mixed_T_5[2:1]),
          _mshrs_10_io_mixed_T_5[2] | _mshrs_10_io_mixed_T_5[0]} == 5'hA
       & _directory_io_result_bits_opcode != _mshrs_10_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_10_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_10_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_10_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_10_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_10_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_10_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_10_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_10_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_10_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_10_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_10_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_10_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_10_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_10_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_10_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_10_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_10_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_10_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_10_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_10_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_10_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_10_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'hA
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_11 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_137),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_137 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_137 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_137 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_137 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_137 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_137 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_137 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_137 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_11_io_status_opcode),
    .io_status_tag                 (_mshrs_11_io_status_tag),
    .io_status_set                 (_mshrs_11_io_status_set),
    .io_valid                      (_requests_io_valid[11]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_11_io_mixed_T_1[14:7]),
          |(_mshrs_11_io_mixed_T_3[6:3]),
          |(_mshrs_11_io_mixed_T_5[2:1]),
          _mshrs_11_io_mixed_T_5[2] | _mshrs_11_io_mixed_T_5[0]} == 5'hB
       & _directory_io_result_bits_opcode != _mshrs_11_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_11_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_11_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_11_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_11_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_11_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_11_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_11_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_11_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_11_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_11_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_11_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_11_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_11_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_11_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_11_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_11_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_11_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_11_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_11_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_11_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_11_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_11_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'hB
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_12 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_138),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_138 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_138 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_138 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_138 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_138 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_138 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_138 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_138 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_12_io_status_opcode),
    .io_status_tag                 (_mshrs_12_io_status_tag),
    .io_status_set                 (_mshrs_12_io_status_set),
    .io_valid                      (_requests_io_valid[12]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_12_io_mixed_T_1[14:7]),
          |(_mshrs_12_io_mixed_T_3[6:3]),
          |(_mshrs_12_io_mixed_T_5[2:1]),
          _mshrs_12_io_mixed_T_5[2] | _mshrs_12_io_mixed_T_5[0]} == 5'hC
       & _directory_io_result_bits_opcode != _mshrs_12_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_12_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_12_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_12_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_12_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_12_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_12_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_12_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_12_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_12_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_12_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_12_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_12_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_12_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_12_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_12_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_12_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_12_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_12_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_12_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_12_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_12_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_12_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'hC
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_13 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_139),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_139 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_139 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_139 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_139 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_139 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_139 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_139 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_139 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_13_io_status_opcode),
    .io_status_tag                 (_mshrs_13_io_status_tag),
    .io_status_set                 (_mshrs_13_io_status_set),
    .io_valid                      (_requests_io_valid[13]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_13_io_mixed_T_1[14:7]),
          |(_mshrs_13_io_mixed_T_3[6:3]),
          |(_mshrs_13_io_mixed_T_5[2:1]),
          _mshrs_13_io_mixed_T_5[2] | _mshrs_13_io_mixed_T_5[0]} == 5'hD
       & _directory_io_result_bits_opcode != _mshrs_13_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_13_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_13_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_13_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_13_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_13_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_13_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_13_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_13_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_13_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_13_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_13_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_13_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_13_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_13_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_13_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_13_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_13_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_13_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_13_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_13_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_13_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_13_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'hD
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_14 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_140),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_140 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_140 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_140 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_140 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_140 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_140 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_140 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_140 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_14_io_status_opcode),
    .io_status_tag                 (_mshrs_14_io_status_tag),
    .io_status_set                 (_mshrs_14_io_status_set),
    .io_valid                      (_requests_io_valid[14]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_14_io_mixed_T_1[14:7]),
          |(_mshrs_14_io_mixed_T_3[6:3]),
          |(_mshrs_14_io_mixed_T_5[2:1]),
          _mshrs_14_io_mixed_T_5[2] | _mshrs_14_io_mixed_T_5[0]} == 5'hE
       & _directory_io_result_bits_opcode != _mshrs_14_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_14_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_14_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_14_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_14_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_14_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_14_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_14_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_14_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_14_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_14_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_14_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_14_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_14_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_14_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_14_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_14_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_14_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_14_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_14_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_14_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_14_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_14_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'hE
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_15 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_141),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_141 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_141 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_141 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_141 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_141 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_141 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_141 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_141 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_15_io_status_opcode),
    .io_status_tag                 (_mshrs_15_io_status_tag),
    .io_status_set                 (_mshrs_15_io_status_set),
    .io_valid                      (_requests_io_valid[15]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_15_io_mixed_T_1[14:7]),
          |(_mshrs_15_io_mixed_T_3[6:3]),
          |(_mshrs_15_io_mixed_T_5[2:1]),
          _mshrs_15_io_mixed_T_5[2] | _mshrs_15_io_mixed_T_5[0]} == 5'hF
       & _directory_io_result_bits_opcode != _mshrs_15_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :129:65, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_15_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_15_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_15_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_15_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_15_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_15_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_15_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_15_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_15_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_15_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_15_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_15_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_15_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_15_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_15_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_15_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_15_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_15_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_15_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_15_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_15_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_15_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'hF
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_16 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_142),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_142 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_142 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_142 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_142 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_142 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_142 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_142 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_142 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_16_io_status_opcode),
    .io_status_tag                 (_mshrs_16_io_status_tag),
    .io_status_set                 (_mshrs_16_io_status_set),
    .io_valid                      (_requests_io_valid[16]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_16_io_mixed_T_1[14:7]),
          |(_mshrs_16_io_mixed_T_3[6:3]),
          |(_mshrs_16_io_mixed_T_5[2:1]),
          _mshrs_16_io_mixed_T_5[2] | _mshrs_16_io_mixed_T_5[0]} == 5'h10
       & _directory_io_result_bits_opcode != _mshrs_16_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_16_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_16_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_16_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_16_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_16_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_16_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_16_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_16_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_16_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_16_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_16_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_16_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_16_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_16_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_16_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_16_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_16_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_16_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_16_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_16_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_16_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_16_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h10
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_17 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_143),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_143 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_143 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_143 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_143 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_143 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_143 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_143 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_143 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_17_io_status_opcode),
    .io_status_tag                 (_mshrs_17_io_status_tag),
    .io_status_set                 (_mshrs_17_io_status_set),
    .io_valid                      (_requests_io_valid[17]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_17_io_mixed_T_1[14:7]),
          |(_mshrs_17_io_mixed_T_3[6:3]),
          |(_mshrs_17_io_mixed_T_5[2:1]),
          _mshrs_17_io_mixed_T_5[2] | _mshrs_17_io_mixed_T_5[0]} == 5'h11
       & _directory_io_result_bits_opcode != _mshrs_17_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_17_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_17_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_17_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_17_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_17_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_17_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_17_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_17_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_17_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_17_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_17_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_17_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_17_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_17_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_17_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_17_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_17_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_17_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_17_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_17_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_17_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_17_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h11
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_18 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_144),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_144 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_144 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_144 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_144 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_144 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_144 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_144 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_144 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_18_io_status_opcode),
    .io_status_tag                 (_mshrs_18_io_status_tag),
    .io_status_set                 (_mshrs_18_io_status_set),
    .io_valid                      (_requests_io_valid[18]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_18_io_mixed_T_1[14:7]),
          |(_mshrs_18_io_mixed_T_3[6:3]),
          |(_mshrs_18_io_mixed_T_5[2:1]),
          _mshrs_18_io_mixed_T_5[2] | _mshrs_18_io_mixed_T_5[0]} == 5'h12
       & _directory_io_result_bits_opcode != _mshrs_18_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_18_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_18_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_18_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_18_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_18_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_18_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_18_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_18_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_18_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_18_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_18_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_18_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_18_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_18_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_18_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_18_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_18_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_18_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_18_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_18_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_18_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_18_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h12
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_19 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_145),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_145 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_145 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_145 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_145 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_145 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_145 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_145 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_145 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_19_io_status_opcode),
    .io_status_tag                 (_mshrs_19_io_status_tag),
    .io_status_set                 (_mshrs_19_io_status_set),
    .io_valid                      (_requests_io_valid[19]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_19_io_mixed_T_1[14:7]),
          |(_mshrs_19_io_mixed_T_3[6:3]),
          |(_mshrs_19_io_mixed_T_5[2:1]),
          _mshrs_19_io_mixed_T_5[2] | _mshrs_19_io_mixed_T_5[0]} == 5'h13
       & _directory_io_result_bits_opcode != _mshrs_19_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_19_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_19_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_19_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_19_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_19_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_19_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_19_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_19_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_19_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_19_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_19_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_19_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_19_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_19_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_19_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_19_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_19_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_19_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_19_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_19_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_19_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_19_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h13
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_20 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_146),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_146 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_146 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_146 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_146 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_146 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_146 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_146 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_146 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_20_io_status_opcode),
    .io_status_tag                 (_mshrs_20_io_status_tag),
    .io_status_set                 (_mshrs_20_io_status_set),
    .io_valid                      (_requests_io_valid[20]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_20_io_mixed_T_1[14:7]),
          |(_mshrs_20_io_mixed_T_3[6:3]),
          |(_mshrs_20_io_mixed_T_5[2:1]),
          _mshrs_20_io_mixed_T_5[2] | _mshrs_20_io_mixed_T_5[0]} == 5'h14
       & _directory_io_result_bits_opcode != _mshrs_20_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_20_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_20_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_20_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_20_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_20_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_20_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_20_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_20_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_20_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_20_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_20_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_20_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_20_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_20_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_20_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_20_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_20_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_20_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_20_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_20_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_20_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_20_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h14
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_21 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_147),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_147 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_147 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_147 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_147 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_147 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_147 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_147 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_147 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_21_io_status_opcode),
    .io_status_tag                 (_mshrs_21_io_status_tag),
    .io_status_set                 (_mshrs_21_io_status_set),
    .io_valid                      (_requests_io_valid[21]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_21_io_mixed_T_1[14:7]),
          |(_mshrs_21_io_mixed_T_3[6:3]),
          |(_mshrs_21_io_mixed_T_5[2:1]),
          _mshrs_21_io_mixed_T_5[2] | _mshrs_21_io_mixed_T_5[0]} == 5'h15
       & _directory_io_result_bits_opcode != _mshrs_21_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_21_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_21_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_21_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_21_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_21_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_21_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_21_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_21_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_21_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_21_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_21_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_21_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_21_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_21_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_21_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_21_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_21_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_21_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_21_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_21_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_21_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_21_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h15
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_22 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_148),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_148 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_148 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_148 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_148 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_148 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_148 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_148 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_148 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_22_io_status_opcode),
    .io_status_tag                 (_mshrs_22_io_status_tag),
    .io_status_set                 (_mshrs_22_io_status_set),
    .io_valid                      (_requests_io_valid[22]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_22_io_mixed_T_1[14:7]),
          |(_mshrs_22_io_mixed_T_3[6:3]),
          |(_mshrs_22_io_mixed_T_5[2:1]),
          _mshrs_22_io_mixed_T_5[2] | _mshrs_22_io_mixed_T_5[0]} == 5'h16
       & _directory_io_result_bits_opcode != _mshrs_22_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_22_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_22_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_22_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_22_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_22_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_22_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_22_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_22_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_22_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_22_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_22_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_22_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_22_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_22_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_22_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_22_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_22_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_22_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_22_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_22_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_22_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_22_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h16
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_23 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_149),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_149 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_149 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_149 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_149 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_149 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_149 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_149 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_149 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_23_io_status_opcode),
    .io_status_tag                 (_mshrs_23_io_status_tag),
    .io_status_set                 (_mshrs_23_io_status_set),
    .io_valid                      (_requests_io_valid[23]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_23_io_mixed_T_1[14:7]),
          |(_mshrs_23_io_mixed_T_3[6:3]),
          |(_mshrs_23_io_mixed_T_5[2:1]),
          _mshrs_23_io_mixed_T_5[2] | _mshrs_23_io_mixed_T_5[0]} == 5'h17
       & _directory_io_result_bits_opcode != _mshrs_23_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_23_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_23_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_23_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_23_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_23_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_23_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_23_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_23_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_23_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_23_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_23_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_23_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_23_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_23_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_23_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_23_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_23_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_23_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_23_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_23_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_23_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_23_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h17
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_24 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_150),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_150 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_150 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_150 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_150 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_150 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_150 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_150 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_150 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_24_io_status_opcode),
    .io_status_tag                 (_mshrs_24_io_status_tag),
    .io_status_set                 (_mshrs_24_io_status_set),
    .io_valid                      (_requests_io_valid[24]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_24_io_mixed_T_1[14:7]),
          |(_mshrs_24_io_mixed_T_3[6:3]),
          |(_mshrs_24_io_mixed_T_5[2:1]),
          _mshrs_24_io_mixed_T_5[2] | _mshrs_24_io_mixed_T_5[0]} == 5'h18
       & _directory_io_result_bits_opcode != _mshrs_24_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_24_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_24_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_24_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_24_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_24_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_24_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_24_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_24_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_24_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_24_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_24_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_24_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_24_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_24_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_24_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_24_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_24_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_24_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_24_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_24_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_24_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_24_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h18
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_25 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_151),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_151 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_151 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_151 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_151 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_151 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_151 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_151 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_151 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_25_io_status_opcode),
    .io_status_tag                 (_mshrs_25_io_status_tag),
    .io_status_set                 (_mshrs_25_io_status_set),
    .io_valid                      (_requests_io_valid[25]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_25_io_mixed_T_1[14:7]),
          |(_mshrs_25_io_mixed_T_3[6:3]),
          |(_mshrs_25_io_mixed_T_5[2:1]),
          _mshrs_25_io_mixed_T_5[2] | _mshrs_25_io_mixed_T_5[0]} == 5'h19
       & _directory_io_result_bits_opcode != _mshrs_25_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_25_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_25_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_25_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_25_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_25_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_25_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_25_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_25_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_25_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_25_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_25_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_25_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_25_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_25_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_25_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_25_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_25_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_25_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_25_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_25_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_25_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_25_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h19
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_26 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_152),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_152 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_152 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_152 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_152 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_152 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_152 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_152 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_152 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_26_io_status_opcode),
    .io_status_tag                 (_mshrs_26_io_status_tag),
    .io_status_set                 (_mshrs_26_io_status_set),
    .io_valid                      (_requests_io_valid[26]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_26_io_mixed_T_1[14:7]),
          |(_mshrs_26_io_mixed_T_3[6:3]),
          |(_mshrs_26_io_mixed_T_5[2:1]),
          _mshrs_26_io_mixed_T_5[2] | _mshrs_26_io_mixed_T_5[0]} == 5'h1A
       & _directory_io_result_bits_opcode != _mshrs_26_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_26_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_26_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_26_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_26_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_26_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_26_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_26_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_26_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_26_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_26_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_26_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_26_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_26_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_26_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_26_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_26_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_26_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_26_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_26_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_26_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_26_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_26_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h1A
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_27 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_153),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_153 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_153 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_153 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_153 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_153 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_153 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_153 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_153 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_27_io_status_opcode),
    .io_status_tag                 (_mshrs_27_io_status_tag),
    .io_status_set                 (_mshrs_27_io_status_set),
    .io_valid                      (_requests_io_valid[27]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_27_io_mixed_T_1[14:7]),
          |(_mshrs_27_io_mixed_T_3[6:3]),
          |(_mshrs_27_io_mixed_T_5[2:1]),
          _mshrs_27_io_mixed_T_5[2] | _mshrs_27_io_mixed_T_5[0]} == 5'h1B
       & _directory_io_result_bits_opcode != _mshrs_27_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_27_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_27_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_27_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_27_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_27_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_27_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_27_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_27_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_27_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_27_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_27_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_27_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_27_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_27_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_27_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_27_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_27_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_27_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_27_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_27_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_27_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_27_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h1B
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_28 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_154),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_154 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_154 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_154 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_154 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_154 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_154 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_154 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_154 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_28_io_status_opcode),
    .io_status_tag                 (_mshrs_28_io_status_tag),
    .io_status_set                 (_mshrs_28_io_status_set),
    .io_valid                      (_requests_io_valid[28]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_28_io_mixed_T_1[14:7]),
          |(_mshrs_28_io_mixed_T_3[6:3]),
          |(_mshrs_28_io_mixed_T_5[2:1]),
          _mshrs_28_io_mixed_T_5[2] | _mshrs_28_io_mixed_T_5[0]} == 5'h1C
       & _directory_io_result_bits_opcode != _mshrs_28_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_28_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_28_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_28_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_28_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_28_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_28_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_28_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_28_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_28_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_28_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_28_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_28_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_28_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_28_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_28_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_28_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_28_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_28_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_28_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_28_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_28_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_28_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h1C
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_29 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_155),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_155 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_155 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_155 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_155 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_155 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_155 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_155 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_155 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_29_io_status_opcode),
    .io_status_tag                 (_mshrs_29_io_status_tag),
    .io_status_set                 (_mshrs_29_io_status_set),
    .io_valid                      (_requests_io_valid[29]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_29_io_mixed_T_1[14:7]),
          |(_mshrs_29_io_mixed_T_3[6:3]),
          |(_mshrs_29_io_mixed_T_5[2:1]),
          _mshrs_29_io_mixed_T_5[2] | _mshrs_29_io_mixed_T_5[0]} == 5'h1D
       & _directory_io_result_bits_opcode != _mshrs_29_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_29_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_29_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_29_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_29_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_29_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_29_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_29_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_29_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_29_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_29_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_29_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_29_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_29_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_29_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_29_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_29_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_29_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_29_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_29_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_29_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_29_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_29_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h1D
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_30 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_156),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_156 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_156 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_156 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_156 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_156 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_156 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_156 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_156 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_30_io_status_opcode),
    .io_status_tag                 (_mshrs_30_io_status_tag),
    .io_status_set                 (_mshrs_30_io_status_set),
    .io_valid                      (_requests_io_valid[30]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & {|mshrs_0_io_mixed_hi,
          |(_mshrs_30_io_mixed_T_1[14:7]),
          |(_mshrs_30_io_mixed_T_3[6:3]),
          |(_mshrs_30_io_mixed_T_5[2:1]),
          _mshrs_30_io_mixed_T_5[2] | _mshrs_30_io_mixed_T_5[0]} == 5'h1E
       & _directory_io_result_bits_opcode != _mshrs_30_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :127:75, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & _mshrs_30_io_merge_valid_T_4
       & ~_write_buffer_io_deq_valid),	// ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_30_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_30_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_30_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_30_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_30_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_30_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_30_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_30_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_30_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_30_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_30_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_30_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_30_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_30_io_schedule_data),
    .io_schedule_dir_ready
      (_directory_io_write_ready & _mshrs_30_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_30_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_30_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_30_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_30_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_30_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & _mshrs_30_io_merge_valid_T_4),	// ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h1E
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  MSHR_2 mshrs_31 (	// ventus/src/L2cache/Scheduler.scala:91:46
    .clock                         (clock),
    .reset                         (reset),
    .io_allocate_valid             (_GEN_157),	// ventus/src/L2cache/Scheduler.scala:190:84
    .io_allocate_bits_opcode       (_GEN_157 ? _directory_io_result_bits_opcode : 3'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :189:23, :190:{84,119}, :195:33
    .io_allocate_bits_size         (_GEN_157 ? _directory_io_result_bits_size : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :200:31
    .io_allocate_bits_tag          (_GEN_157 ? _directory_io_result_bits_tag : 19'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :193:30
    .io_allocate_bits_offset       (_GEN_157 ? _directory_io_result_bits_offset : 7'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :203:33
    .io_allocate_bits_data         (_GEN_157 ? _directory_io_result_bits_data : 1024'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :196:31
    .io_allocate_bits_set          (_GEN_157 ? _directory_io_result_bits_set : 6'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :192:30
    .io_allocate_bits_way          (_GEN_157 ? _directory_io_result_bits_way : 4'h0),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:{23,37}, :190:{84,119}, :194:30
    .io_allocate_bits_last_flush   (_GEN_157 & _directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25, :189:23, :190:{84,119}, :202:37
    .io_status_opcode              (_mshrs_31_io_status_opcode),
    .io_status_tag                 (_mshrs_31_io_status_tag),
    .io_status_set                 (_mshrs_31_io_status_set),
    .io_valid                      (_requests_io_valid[31]),	// ventus/src/L2cache/Scheduler.scala:89:24, :130:97
    .io_mshr_wait                  (_sourceD_io_mshr_wait),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_mixed
      (_directory_io_result_valid
       & (&{|mshrs_0_io_mixed_hi,
            |(_mshrs_31_io_mixed_T_1[14:7]),
            |(_mshrs_31_io_mixed_T_3[6:3]),
            |(_mshrs_31_io_mixed_T_5[2:1]),
            _mshrs_31_io_mixed_T_5[2] | _mshrs_31_io_mixed_T_5[0]})
       & _directory_io_result_bits_opcode != _mshrs_31_io_status_opcode),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/L2cache/Scheduler.scala:84:25, :91:46, :214:{67,80,115}
    .io_schedule_a_ready
      (_sourceA_io_req_ready & (&mshr_select) & ~_write_buffer_io_deq_valid),	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:39:23, :125:27, :129:{65,78,81}
    .io_schedule_a_valid           (_mshrs_31_io_schedule_a_valid),
    .io_schedule_a_bits_tag        (_mshrs_31_io_schedule_a_bits_tag),
    .io_schedule_a_bits_offset     (_mshrs_31_io_schedule_a_bits_offset),
    .io_schedule_a_bits_data       (_mshrs_31_io_schedule_a_bits_data),
    .io_schedule_a_bits_set        (_mshrs_31_io_schedule_a_bits_set),
    .io_schedule_d_valid           (_mshrs_31_io_schedule_d_valid),
    .io_schedule_d_bits_size       (_mshrs_31_io_schedule_d_bits_size),
    .io_schedule_d_bits_tag        (_mshrs_31_io_schedule_d_bits_tag),
    .io_schedule_d_bits_offset     (_mshrs_31_io_schedule_d_bits_offset),
    .io_schedule_d_bits_data       (_mshrs_31_io_schedule_d_bits_data),
    .io_schedule_d_bits_set        (_mshrs_31_io_schedule_d_bits_set),
    .io_schedule_d_bits_way        (_mshrs_31_io_schedule_d_bits_way),
    .io_schedule_d_bits_last_flush (_mshrs_31_io_schedule_d_bits_last_flush),
    .io_schedule_data              (_mshrs_31_io_schedule_data),
    .io_schedule_dir_ready         (_directory_io_write_ready & (&mshr_select)),	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:84:25, :129:65, :131:55
    .io_schedule_dir_valid         (_mshrs_31_io_schedule_dir_valid),
    .io_schedule_dir_bits_way      (_mshrs_31_io_schedule_dir_bits_way),
    .io_schedule_dir_bits_data_tag (_mshrs_31_io_schedule_dir_bits_data_tag),
    .io_schedule_dir_bits_set      (_mshrs_31_io_schedule_dir_bits_set),
    .io_merge_valid
      (_mshrs_31_io_schedule_d_valid
       & (_sourceD_io_req_bits_data_T_2 | _sourceD_io_req_bits_data_T_1)
       & (&mshr_select)),	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L2cache/Scheduler.scala:91:46, :129:65, :134:{74,90,116,136}
    .io_merge_bits_mask            (_requests_io_data_mask),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_merge_bits_data            (_requests_io_data_data),	// ventus/src/L2cache/Scheduler.scala:89:24
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 15'h1F
       & _mshrs_31_io_sinkd_valid_T_2),	// ventus/src/L2cache/Scheduler.scala:44:21, :127:{75,88,116}
    .io_sinkd_bits_data            (_sinkD_io_resp_bits_data)	// ventus/src/L2cache/Scheduler.scala:44:21
  );
  Queue8_FullRequest write_buffer (	// ventus/src/L2cache/Scheduler.scala:125:27
    .clock              (clock),
    .reset              (reset),
    .io_enq_ready       (_write_buffer_io_enq_ready),
    .io_enq_valid       (_sourceD_io_a_valid),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_enq_bits_size   (_sourceD_io_a_bits_size),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_enq_bits_source (_sourceD_io_a_bits_source),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_enq_bits_tag    (_sourceD_io_a_bits_tag),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_enq_bits_offset (_sourceD_io_a_bits_offset),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_enq_bits_put    (_sourceD_io_a_bits_put),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_enq_bits_data   (_sourceD_io_a_bits_data),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_enq_bits_mask   (_sourceD_io_a_bits_mask),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_enq_bits_param  (_sourceD_io_a_bits_param),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_enq_bits_set    (_sourceD_io_a_bits_set),	// ventus/src/L2cache/Scheduler.scala:41:23
    .io_deq_ready       (_sourceA_io_req_ready),	// ventus/src/L2cache/Scheduler.scala:39:23
    .io_deq_valid       (_write_buffer_io_deq_valid),
    .io_deq_bits_opcode (_write_buffer_io_deq_bits_opcode),
    .io_deq_bits_source (_write_buffer_io_deq_bits_source),
    .io_deq_bits_tag    (_write_buffer_io_deq_bits_tag),
    .io_deq_bits_offset (_write_buffer_io_deq_bits_offset),
    .io_deq_bits_data   (_write_buffer_io_deq_bits_data),
    .io_deq_bits_mask   (_write_buffer_io_deq_bits_mask),
    .io_deq_bits_set    (_write_buffer_io_deq_bits_set)
  );
  Queue1_DirectoryResult_lite_victim dir_result_buffer (	// ventus/src/L2cache/Scheduler.scala:244:31
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_dir_result_buffer_io_enq_ready),
    .io_enq_valid
      (_directory_io_result_valid
       & (_directory_io_result_bits_hit | _directory_io_result_bits_dirty
          | _directory_io_result_bits_last_flush)),	// ventus/src/L2cache/Scheduler.scala:84:25, :246:{62,129}
    .io_enq_bits_opcode           (_directory_io_result_bits_opcode),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_size             (_directory_io_result_bits_size),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_source           (_directory_io_result_bits_source),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_tag              (_directory_io_result_bits_tag),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_offset           (_directory_io_result_bits_offset),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_put              (_directory_io_result_bits_put),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_data             (_directory_io_result_bits_data),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_mask             (_directory_io_result_bits_mask),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_param            (_directory_io_result_bits_param),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_spike_info_pc    (_directory_io_result_bits_spike_info_pc),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_spike_info_vaddr (_directory_io_result_bits_spike_info_vaddr),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_set              (_directory_io_result_bits_set),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_hit              (_directory_io_result_bits_hit),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_way              (_directory_io_result_bits_way),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_dirty            (_directory_io_result_bits_dirty),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_flush            (_directory_io_result_bits_flush),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_last_flush       (_directory_io_result_bits_last_flush),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_enq_bits_victim_tag       (_directory_io_result_bits_victim_tag),	// ventus/src/L2cache/Scheduler.scala:84:25
    .io_deq_ready                 (~_schedule_T_1606 & _sourceD_io_req_ready),	// src/main/scala/chisel3/util/Mux.scala:30:73, ventus/src/L2cache/Scheduler.scala:41:23, :249:{36,54}
    .io_deq_valid                 (_dir_result_buffer_io_deq_valid),
    .io_deq_bits_opcode           (_dir_result_buffer_io_deq_bits_opcode),
    .io_deq_bits_size             (_dir_result_buffer_io_deq_bits_size),
    .io_deq_bits_source           (_dir_result_buffer_io_deq_bits_source),
    .io_deq_bits_tag              (_dir_result_buffer_io_deq_bits_tag),
    .io_deq_bits_offset           (_dir_result_buffer_io_deq_bits_offset),
    .io_deq_bits_put              (_dir_result_buffer_io_deq_bits_put),
    .io_deq_bits_data             (_dir_result_buffer_io_deq_bits_data),
    .io_deq_bits_mask             (_dir_result_buffer_io_deq_bits_mask),
    .io_deq_bits_param            (_dir_result_buffer_io_deq_bits_param),
    .io_deq_bits_set              (_dir_result_buffer_io_deq_bits_set),
    .io_deq_bits_hit              (_dir_result_buffer_io_deq_bits_hit),
    .io_deq_bits_way              (_dir_result_buffer_io_deq_bits_way),
    .io_deq_bits_dirty            (_dir_result_buffer_io_deq_bits_dirty),
    .io_deq_bits_last_flush       (_dir_result_buffer_io_deq_bits_last_flush),
    .io_deq_bits_victim_tag       (_dir_result_buffer_io_deq_bits_victim_tag)
  );
endmodule

