// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _int_32_mul3_HH_
#define _int_32_mul3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lut_mul3_chunk.h"

namespace ap_rtl {

struct int_32_mul3 : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > in_V;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    int_32_mul3(sc_module_name name);
    SC_HAS_PROCESS(int_32_mul3);

    ~int_32_mul3();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lut_mul3_chunk* grp_lut_mul3_chunk_fu_80;
    lut_mul3_chunk* grp_lut_mul3_chunk_fu_101;
    lut_mul3_chunk* grp_lut_mul3_chunk_fu_122;
    lut_mul3_chunk* grp_lut_mul3_chunk_fu_143;
    lut_mul3_chunk* grp_lut_mul3_chunk_fu_164;
    lut_mul3_chunk* grp_lut_mul3_chunk_fu_185;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > this_assign_fu_216_p1;
    sc_signal< sc_lv<6> > this_assign_reg_352;
    sc_signal< sc_lv<6> > tmp_fu_221_p1;
    sc_signal< sc_lv<6> > tmp_reg_357;
    sc_signal< sc_lv<6> > p_Result_1_reg_362;
    sc_signal< sc_lv<6> > p_Result_2_reg_367;
    sc_signal< sc_lv<6> > p_Result_3_reg_372;
    sc_signal< sc_lv<6> > p_Result_4_reg_377;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_80_ap_start;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_80_ap_done;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_80_ap_idle;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_80_ap_ready;
    sc_signal< sc_lv<8> > grp_lut_mul3_chunk_fu_80_ap_return;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_101_ap_start;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_101_ap_done;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_101_ap_idle;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_101_ap_ready;
    sc_signal< sc_lv<8> > grp_lut_mul3_chunk_fu_101_ap_return;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_122_ap_start;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_122_ap_done;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_122_ap_idle;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_122_ap_ready;
    sc_signal< sc_lv<8> > grp_lut_mul3_chunk_fu_122_ap_return;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_143_ap_start;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_143_ap_done;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_143_ap_idle;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_143_ap_ready;
    sc_signal< sc_lv<8> > grp_lut_mul3_chunk_fu_143_ap_return;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_164_ap_start;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_164_ap_done;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_164_ap_idle;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_164_ap_ready;
    sc_signal< sc_lv<8> > grp_lut_mul3_chunk_fu_164_ap_return;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_185_ap_start;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_185_ap_done;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_185_ap_idle;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_185_ap_ready;
    sc_signal< sc_lv<8> > grp_lut_mul3_chunk_fu_185_ap_return;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_80_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_101_ap_start_reg;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_122_ap_start_reg;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_143_ap_start_reg;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_164_ap_start_reg;
    sc_signal< sc_logic > grp_lut_mul3_chunk_fu_185_ap_start_reg;
    sc_signal< sc_lv<2> > p_Result_s_fu_206_p4;
    sc_signal< sc_lv<2> > tmp_1_fu_270_p1;
    sc_signal< sc_lv<14> > r_V_fu_284_p3;
    sc_signal< sc_lv<20> > r_V_1_fu_296_p3;
    sc_signal< sc_lv<26> > r_V_2_fu_308_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_274_p4;
    sc_signal< sc_lv<32> > r_V_cast_fu_292_p1;
    sc_signal< sc_lv<32> > r_V_2_cast_fu_316_p1;
    sc_signal< sc_lv<32> > r_V_3_fu_320_p3;
    sc_signal< sc_lv<32> > tmp3_fu_334_p2;
    sc_signal< sc_lv<32> > r_V_1_cast_fu_304_p1;
    sc_signal< sc_lv<32> > tmp2_fu_340_p2;
    sc_signal< sc_lv<32> > tmp1_fu_328_p2;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const bool ap_const_boolean_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_lut_mul3_chunk_fu_101_ap_start();
    void thread_grp_lut_mul3_chunk_fu_122_ap_start();
    void thread_grp_lut_mul3_chunk_fu_143_ap_start();
    void thread_grp_lut_mul3_chunk_fu_164_ap_start();
    void thread_grp_lut_mul3_chunk_fu_185_ap_start();
    void thread_grp_lut_mul3_chunk_fu_80_ap_start();
    void thread_p_Result_s_fu_206_p4();
    void thread_r_V_1_cast_fu_304_p1();
    void thread_r_V_1_fu_296_p3();
    void thread_r_V_2_cast_fu_316_p1();
    void thread_r_V_2_fu_308_p3();
    void thread_r_V_3_fu_320_p3();
    void thread_r_V_cast_fu_292_p1();
    void thread_r_V_fu_284_p3();
    void thread_this_assign_fu_216_p1();
    void thread_tmp1_fu_328_p2();
    void thread_tmp2_fu_340_p2();
    void thread_tmp3_fu_334_p2();
    void thread_tmp_1_fu_270_p1();
    void thread_tmp_4_fu_274_p4();
    void thread_tmp_fu_221_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
