
STM-FWT-Sampler.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005528  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080056b0  080056b0  000156b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800572c  0800572c  00020474  2**0
                  CONTENTS
  4 .ARM          00000008  0800572c  0800572c  0001572c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005734  08005734  00020474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005734  08005734  00015734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005738  08005738  00015738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000474  20000000  0800573c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  20000474  08005bb0  00020474  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006d4  08005bb0  000206d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020474  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d79  00000000  00000000  000204a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031e2  00000000  00000000  0003421d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  00037400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b0  00000000  00000000  00037e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000254c1  00000000  00000000  00038800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014949  00000000  00000000  0005dcc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9a89  00000000  00000000  0007260a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000d2  00000000  00000000  0013c093  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ea0  00000000  00000000  0013c168  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000905b  00000000  00000000  0013e008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000474 	.word	0x20000474
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005698 	.word	0x08005698

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000478 	.word	0x20000478
 80001c4:	08005698 	.word	0x08005698

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80004c0:	b508      	push	{r3, lr}
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80004c2:	4805      	ldr	r0, [pc, #20]	; (80004d8 <MX_CRC_Init+0x18>)
 80004c4:	4b05      	ldr	r3, [pc, #20]	; (80004dc <MX_CRC_Init+0x1c>)
 80004c6:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80004c8:	f000 fd18 	bl	8000efc <HAL_CRC_Init>
 80004cc:	b900      	cbnz	r0, 80004d0 <MX_CRC_Init+0x10>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80004ce:	bd08      	pop	{r3, pc}
    Error_Handler();
 80004d0:	f000 f9c8 	bl	8000864 <Error_Handler>
}
 80004d4:	e7fb      	b.n	80004ce <MX_CRC_Init+0xe>
 80004d6:	bf00      	nop
 80004d8:	200004b8 	.word	0x200004b8
 80004dc:	40023000 	.word	0x40023000

080004e0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 80004e0:	6802      	ldr	r2, [r0, #0]
 80004e2:	4b09      	ldr	r3, [pc, #36]	; (8000508 <HAL_CRC_MspInit+0x28>)
 80004e4:	429a      	cmp	r2, r3
 80004e6:	d000      	beq.n	80004ea <HAL_CRC_MspInit+0xa>
 80004e8:	4770      	bx	lr
{
 80004ea:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80004ec:	2300      	movs	r3, #0
 80004ee:	9301      	str	r3, [sp, #4]
 80004f0:	4b06      	ldr	r3, [pc, #24]	; (800050c <HAL_CRC_MspInit+0x2c>)
 80004f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004f4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80004f8:	631a      	str	r2, [r3, #48]	; 0x30
 80004fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000504:	b002      	add	sp, #8
 8000506:	4770      	bx	lr
 8000508:	40023000 	.word	0x40023000
 800050c:	40023800 	.word	0x40023800

08000510 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000510:	b510      	push	{r4, lr}
 8000512:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000514:	2400      	movs	r4, #0
 8000516:	9401      	str	r4, [sp, #4]
 8000518:	4b11      	ldr	r3, [pc, #68]	; (8000560 <MX_DMA_Init+0x50>)
 800051a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800051c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000520:	631a      	str	r2, [r3, #48]	; 0x30
 8000522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000524:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000528:	9301      	str	r3, [sp, #4]
 800052a:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800052c:	4622      	mov	r2, r4
 800052e:	4621      	mov	r1, r4
 8000530:	200e      	movs	r0, #14
 8000532:	f000 fc8b 	bl	8000e4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000536:	200e      	movs	r0, #14
 8000538:	f000 fcbc 	bl	8000eb4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800053c:	4622      	mov	r2, r4
 800053e:	4621      	mov	r1, r4
 8000540:	2010      	movs	r0, #16
 8000542:	f000 fc83 	bl	8000e4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000546:	2010      	movs	r0, #16
 8000548:	f000 fcb4 	bl	8000eb4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800054c:	4622      	mov	r2, r4
 800054e:	4621      	mov	r1, r4
 8000550:	2011      	movs	r0, #17
 8000552:	f000 fc7b 	bl	8000e4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000556:	2011      	movs	r0, #17
 8000558:	f000 fcac 	bl	8000eb4 <HAL_NVIC_EnableIRQ>

}
 800055c:	b002      	add	sp, #8
 800055e:	bd10      	pop	{r4, pc}
 8000560:	40023800 	.word	0x40023800

08000564 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000568:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056a:	2400      	movs	r4, #0
 800056c:	9407      	str	r4, [sp, #28]
 800056e:	9408      	str	r4, [sp, #32]
 8000570:	9409      	str	r4, [sp, #36]	; 0x24
 8000572:	940a      	str	r4, [sp, #40]	; 0x28
 8000574:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000576:	9401      	str	r4, [sp, #4]
 8000578:	4b62      	ldr	r3, [pc, #392]	; (8000704 <MX_GPIO_Init+0x1a0>)
 800057a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800057c:	f042 0210 	orr.w	r2, r2, #16
 8000580:	631a      	str	r2, [r3, #48]	; 0x30
 8000582:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000584:	f002 0210 	and.w	r2, r2, #16
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800058c:	9402      	str	r4, [sp, #8]
 800058e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000590:	f042 0204 	orr.w	r2, r2, #4
 8000594:	631a      	str	r2, [r3, #48]	; 0x30
 8000596:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000598:	f002 0204 	and.w	r2, r2, #4
 800059c:	9202      	str	r2, [sp, #8]
 800059e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005a0:	9403      	str	r4, [sp, #12]
 80005a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80005a8:	631a      	str	r2, [r3, #48]	; 0x30
 80005aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005ac:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80005b0:	9203      	str	r2, [sp, #12]
 80005b2:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b4:	9404      	str	r4, [sp, #16]
 80005b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005b8:	f042 0201 	orr.w	r2, r2, #1
 80005bc:	631a      	str	r2, [r3, #48]	; 0x30
 80005be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005c0:	f002 0201 	and.w	r2, r2, #1
 80005c4:	9204      	str	r2, [sp, #16]
 80005c6:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005c8:	9405      	str	r4, [sp, #20]
 80005ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005cc:	f042 0202 	orr.w	r2, r2, #2
 80005d0:	631a      	str	r2, [r3, #48]	; 0x30
 80005d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005d4:	f002 0202 	and.w	r2, r2, #2
 80005d8:	9205      	str	r2, [sp, #20]
 80005da:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005dc:	9406      	str	r4, [sp, #24]
 80005de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005e0:	f042 0208 	orr.w	r2, r2, #8
 80005e4:	631a      	str	r2, [r3, #48]	; 0x30
 80005e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e8:	f003 0308 	and.w	r3, r3, #8
 80005ec:	9306      	str	r3, [sp, #24]
 80005ee:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80005f0:	4f45      	ldr	r7, [pc, #276]	; (8000708 <MX_GPIO_Init+0x1a4>)
 80005f2:	4622      	mov	r2, r4
 80005f4:	2108      	movs	r1, #8
 80005f6:	4638      	mov	r0, r7
 80005f8:	f000 ffe0 	bl	80015bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80005fc:	f8df 910c 	ldr.w	r9, [pc, #268]	; 800070c <MX_GPIO_Init+0x1a8>
 8000600:	2201      	movs	r2, #1
 8000602:	4611      	mov	r1, r2
 8000604:	4648      	mov	r0, r9
 8000606:	f000 ffd9 	bl	80015bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800060a:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8000710 <MX_GPIO_Init+0x1ac>
 800060e:	4622      	mov	r2, r4
 8000610:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000614:	4640      	mov	r0, r8
 8000616:	f000 ffd1 	bl	80015bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800061a:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 800061e:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000620:	2603      	movs	r6, #3
 8000622:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000624:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000626:	a907      	add	r1, sp, #28
 8000628:	4638      	mov	r0, r7
 800062a:	f000 fedd 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800062e:	2308      	movs	r3, #8
 8000630:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000632:	2501      	movs	r5, #1
 8000634:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000638:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800063a:	a907      	add	r1, sp, #28
 800063c:	4638      	mov	r0, r7
 800063e:	f000 fed3 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC1 PC2 PC4
                           PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8000642:	f643 73f6 	movw	r3, #16374	; 0x3ff6
 8000646:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000648:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800064c:	a907      	add	r1, sp, #28
 800064e:	4648      	mov	r0, r9
 8000650:	f000 feca 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000654:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000656:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800065c:	a907      	add	r1, sp, #28
 800065e:	4648      	mov	r0, r9
 8000660:	f000 fec2 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000664:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000666:	f44f 1990 	mov.w	r9, #1179648	; 0x120000
 800066a:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000670:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 8000714 <MX_GPIO_Init+0x1b0>
 8000674:	a907      	add	r1, sp, #28
 8000676:	4650      	mov	r0, sl
 8000678:	f000 feb6 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA5 PA6
                           PA7 PA8 PA9 PA10
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800067c:	f649 73f2 	movw	r3, #40946	; 0x9ff2
 8000680:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000682:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000684:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000686:	a907      	add	r1, sp, #28
 8000688:	4650      	mov	r0, sl
 800068a:	f000 fead 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB11 PB13
                           PB14 PB15 PB3 PB4
                           PB5 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_13
 800068e:	f64e 33fb 	movw	r3, #60411	; 0xebfb
 8000692:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000694:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000696:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000698:	f50a 6a80 	add.w	sl, sl, #1024	; 0x400
 800069c:	a907      	add	r1, sp, #28
 800069e:	4650      	mov	r0, sl
 80006a0:	f000 fea2 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80006a4:	2304      	movs	r3, #4
 80006a6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a8:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80006ac:	a907      	add	r1, sp, #28
 80006ae:	4650      	mov	r0, sl
 80006b0:	f000 fe9a 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD0 PD1 PD2 PD3
                           PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80006b4:	f640 73cf 	movw	r3, #4047	; 0xfcf
 80006b8:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ba:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006be:	a907      	add	r1, sp, #28
 80006c0:	4640      	mov	r0, r8
 80006c2:	f000 fe91 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80006c6:	f24f 0310 	movw	r3, #61456	; 0xf010
 80006ca:	9307      	str	r3, [sp, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006cc:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ce:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d0:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006d2:	a907      	add	r1, sp, #28
 80006d4:	4640      	mov	r0, r8
 80006d6:	f000 fe87 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80006da:	2320      	movs	r3, #32
 80006dc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006de:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80006e2:	a907      	add	r1, sp, #28
 80006e4:	4640      	mov	r0, r8
 80006e6:	f000 fe7f 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80006ea:	2302      	movs	r3, #2
 80006ec:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006ee:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80006f4:	a907      	add	r1, sp, #28
 80006f6:	4638      	mov	r0, r7
 80006f8:	f000 fe76 	bl	80013e8 <HAL_GPIO_Init>

}
 80006fc:	b00c      	add	sp, #48	; 0x30
 80006fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000702:	bf00      	nop
 8000704:	40023800 	.word	0x40023800
 8000708:	40021000 	.word	0x40021000
 800070c:	40020800 	.word	0x40020800
 8000710:	40020c00 	.word	0x40020c00
 8000714:	40020000 	.word	0x40020000

08000718 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_rx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000718:	b508      	push	{r3, lr}
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800071a:	480c      	ldr	r0, [pc, #48]	; (800074c <MX_I2S2_Init+0x34>)
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <MX_I2S2_Init+0x38>)
 800071e:	6003      	str	r3, [r0, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000720:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000724:	6043      	str	r3, [r0, #4]
  hi2s2.Init.Standard = I2S_STANDARD_LSB;
 8000726:	2320      	movs	r3, #32
 8000728:	6083      	str	r3, [r0, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800072a:	2300      	movs	r3, #0
 800072c:	60c3      	str	r3, [r0, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800072e:	6103      	str	r3, [r0, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_32K;
 8000730:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8000734:	6142      	str	r2, [r0, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8000736:	2208      	movs	r2, #8
 8000738:	6182      	str	r2, [r0, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800073a:	61c3      	str	r3, [r0, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800073c:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800073e:	f000 ff4d 	bl	80015dc <HAL_I2S_Init>
 8000742:	b900      	cbnz	r0, 8000746 <MX_I2S2_Init+0x2e>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000744:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000746:	f000 f88d 	bl	8000864 <Error_Handler>
}
 800074a:	e7fb      	b.n	8000744 <MX_I2S2_Init+0x2c>
 800074c:	20000520 	.word	0x20000520
 8000750:	40003800 	.word	0x40003800

08000754 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000756:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000758:	2300      	movs	r3, #0
 800075a:	9307      	str	r3, [sp, #28]
 800075c:	9308      	str	r3, [sp, #32]
 800075e:	9309      	str	r3, [sp, #36]	; 0x24
 8000760:	930a      	str	r3, [sp, #40]	; 0x28
 8000762:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000764:	9306      	str	r3, [sp, #24]
  if(i2sHandle->Instance==SPI2)
 8000766:	6802      	ldr	r2, [r0, #0]
 8000768:	4b38      	ldr	r3, [pc, #224]	; (800084c <HAL_I2S_MspInit+0xf8>)
 800076a:	429a      	cmp	r2, r3
 800076c:	d001      	beq.n	8000772 <HAL_I2S_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800076e:	b00d      	add	sp, #52	; 0x34
 8000770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000772:	4604      	mov	r4, r0
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000774:	2301      	movs	r3, #1
 8000776:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000778:	23c0      	movs	r3, #192	; 0xc0
 800077a:	9304      	str	r3, [sp, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800077c:	2302      	movs	r3, #2
 800077e:	9305      	str	r3, [sp, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000780:	a803      	add	r0, sp, #12
 8000782:	f001 fe0b 	bl	800239c <HAL_RCCEx_PeriphCLKConfig>
 8000786:	2800      	cmp	r0, #0
 8000788:	d159      	bne.n	800083e <HAL_I2S_MspInit+0xea>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800078a:	2500      	movs	r5, #0
 800078c:	9500      	str	r5, [sp, #0]
 800078e:	4b30      	ldr	r3, [pc, #192]	; (8000850 <HAL_I2S_MspInit+0xfc>)
 8000790:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000792:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000796:	641a      	str	r2, [r3, #64]	; 0x40
 8000798:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800079a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800079e:	9200      	str	r2, [sp, #0]
 80007a0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	9501      	str	r5, [sp, #4]
 80007a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007a6:	f042 0204 	orr.w	r2, r2, #4
 80007aa:	631a      	str	r2, [r3, #48]	; 0x30
 80007ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007ae:	f002 0204 	and.w	r2, r2, #4
 80007b2:	9201      	str	r2, [sp, #4]
 80007b4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b6:	9502      	str	r5, [sp, #8]
 80007b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007ba:	f042 0202 	orr.w	r2, r2, #2
 80007be:	631a      	str	r2, [r3, #48]	; 0x30
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0302 	and.w	r3, r3, #2
 80007c6:	9302      	str	r3, [sp, #8]
 80007c8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80007ca:	2308      	movs	r3, #8
 80007cc:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ce:	2702      	movs	r7, #2
 80007d0:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d4:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007d6:	2605      	movs	r6, #5
 80007d8:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007da:	a907      	add	r1, sp, #28
 80007dc:	481d      	ldr	r0, [pc, #116]	; (8000854 <HAL_I2S_MspInit+0x100>)
 80007de:	f000 fe03 	bl	80013e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80007e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007e6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e8:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ec:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007ee:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f0:	a907      	add	r1, sp, #28
 80007f2:	4819      	ldr	r0, [pc, #100]	; (8000858 <HAL_I2S_MspInit+0x104>)
 80007f4:	f000 fdf8 	bl	80013e8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80007f8:	4818      	ldr	r0, [pc, #96]	; (800085c <HAL_I2S_MspInit+0x108>)
 80007fa:	4b19      	ldr	r3, [pc, #100]	; (8000860 <HAL_I2S_MspInit+0x10c>)
 80007fc:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80007fe:	6045      	str	r5, [r0, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000800:	6085      	str	r5, [r0, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000802:	60c5      	str	r5, [r0, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000804:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000808:	6103      	str	r3, [r0, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800080a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800080e:	6143      	str	r3, [r0, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000810:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000814:	6183      	str	r3, [r0, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8000816:	f44f 7380 	mov.w	r3, #256	; 0x100
 800081a:	61c3      	str	r3, [r0, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800081c:	6205      	str	r5, [r0, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800081e:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000820:	f000 fbfc 	bl	800101c <HAL_DMA_Init>
 8000824:	b970      	cbnz	r0, 8000844 <HAL_I2S_MspInit+0xf0>
    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 8000826:	4b0d      	ldr	r3, [pc, #52]	; (800085c <HAL_I2S_MspInit+0x108>)
 8000828:	63e3      	str	r3, [r4, #60]	; 0x3c
 800082a:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800082c:	2200      	movs	r2, #0
 800082e:	4611      	mov	r1, r2
 8000830:	2024      	movs	r0, #36	; 0x24
 8000832:	f000 fb0b 	bl	8000e4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000836:	2024      	movs	r0, #36	; 0x24
 8000838:	f000 fb3c 	bl	8000eb4 <HAL_NVIC_EnableIRQ>
}
 800083c:	e797      	b.n	800076e <HAL_I2S_MspInit+0x1a>
      Error_Handler();
 800083e:	f000 f811 	bl	8000864 <Error_Handler>
 8000842:	e7a2      	b.n	800078a <HAL_I2S_MspInit+0x36>
      Error_Handler();
 8000844:	f000 f80e 	bl	8000864 <Error_Handler>
 8000848:	e7ed      	b.n	8000826 <HAL_I2S_MspInit+0xd2>
 800084a:	bf00      	nop
 800084c:	40003800 	.word	0x40003800
 8000850:	40023800 	.word	0x40023800
 8000854:	40020800 	.word	0x40020800
 8000858:	40020400 	.word	0x40020400
 800085c:	200004c0 	.word	0x200004c0
 8000860:	40026058 	.word	0x40026058

08000864 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000864:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000866:	e7fe      	b.n	8000866 <Error_Handler+0x2>

08000868 <SystemClock_Config>:
{
 8000868:	b500      	push	{lr}
 800086a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086c:	2230      	movs	r2, #48	; 0x30
 800086e:	2100      	movs	r1, #0
 8000870:	a808      	add	r0, sp, #32
 8000872:	f004 fe4d 	bl	8005510 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000876:	2300      	movs	r3, #0
 8000878:	9303      	str	r3, [sp, #12]
 800087a:	9304      	str	r3, [sp, #16]
 800087c:	9305      	str	r3, [sp, #20]
 800087e:	9306      	str	r3, [sp, #24]
 8000880:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000882:	9301      	str	r3, [sp, #4]
 8000884:	4a21      	ldr	r2, [pc, #132]	; (800090c <SystemClock_Config+0xa4>)
 8000886:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000888:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800088c:	6411      	str	r1, [r2, #64]	; 0x40
 800088e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000890:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000894:	9201      	str	r2, [sp, #4]
 8000896:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000898:	9302      	str	r3, [sp, #8]
 800089a:	4b1d      	ldr	r3, [pc, #116]	; (8000910 <SystemClock_Config+0xa8>)
 800089c:	681a      	ldr	r2, [r3, #0]
 800089e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008aa:	9302      	str	r3, [sp, #8]
 80008ac:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008ae:	2301      	movs	r3, #1
 80008b0:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008b6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008b8:	2302      	movs	r3, #2
 80008ba:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008bc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80008c0:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80008c2:	2208      	movs	r2, #8
 80008c4:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008c6:	f44f 72a8 	mov.w	r2, #336	; 0x150
 80008ca:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008cc:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008ce:	2307      	movs	r3, #7
 80008d0:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d2:	a808      	add	r0, sp, #32
 80008d4:	f001 fa2a 	bl	8001d2c <HAL_RCC_OscConfig>
 80008d8:	b998      	cbnz	r0, 8000902 <SystemClock_Config+0x9a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008da:	230f      	movs	r3, #15
 80008dc:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008de:	2302      	movs	r3, #2
 80008e0:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e2:	2300      	movs	r3, #0
 80008e4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008ea:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008f0:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008f2:	2105      	movs	r1, #5
 80008f4:	a803      	add	r0, sp, #12
 80008f6:	f001 fc7b 	bl	80021f0 <HAL_RCC_ClockConfig>
 80008fa:	b920      	cbnz	r0, 8000906 <SystemClock_Config+0x9e>
}
 80008fc:	b015      	add	sp, #84	; 0x54
 80008fe:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000902:	f7ff ffaf 	bl	8000864 <Error_Handler>
    Error_Handler();
 8000906:	f7ff ffad 	bl	8000864 <Error_Handler>
 800090a:	bf00      	nop
 800090c:	40023800 	.word	0x40023800
 8000910:	40007000 	.word	0x40007000

08000914 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000914:	b500      	push	{lr}
 8000916:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000918:	2100      	movs	r1, #0
 800091a:	9100      	str	r1, [sp, #0]
 800091c:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <HAL_MspInit+0x3c>)
 800091e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000920:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000924:	645a      	str	r2, [r3, #68]	; 0x44
 8000926:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000928:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800092c:	9200      	str	r2, [sp, #0]
 800092e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000930:	9101      	str	r1, [sp, #4]
 8000932:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000934:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000938:	641a      	str	r2, [r3, #64]	; 0x40
 800093a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000940:	9301      	str	r3, [sp, #4]
 8000942:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000944:	2007      	movs	r0, #7
 8000946:	f000 fa6f 	bl	8000e28 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094a:	b003      	add	sp, #12
 800094c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000950:	40023800 	.word	0x40023800

08000954 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000954:	e7fe      	b.n	8000954 <NMI_Handler>

08000956 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000956:	e7fe      	b.n	8000956 <HardFault_Handler>

08000958 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000958:	e7fe      	b.n	8000958 <MemManage_Handler>

0800095a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800095a:	e7fe      	b.n	800095a <BusFault_Handler>

0800095c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800095c:	e7fe      	b.n	800095c <UsageFault_Handler>

0800095e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800095e:	4770      	bx	lr

08000960 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000960:	4770      	bx	lr

08000962 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000962:	4770      	bx	lr

08000964 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000964:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000966:	f000 fa39 	bl	8000ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800096a:	bd08      	pop	{r3, pc}

0800096c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800096c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800096e:	4802      	ldr	r0, [pc, #8]	; (8000978 <DMA1_Stream3_IRQHandler+0xc>)
 8000970:	f000 fc4c 	bl	800120c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000974:	bd08      	pop	{r3, pc}
 8000976:	bf00      	nop
 8000978:	200004c0 	.word	0x200004c0

0800097c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800097c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800097e:	4802      	ldr	r0, [pc, #8]	; (8000988 <DMA1_Stream5_IRQHandler+0xc>)
 8000980:	f000 fc44 	bl	800120c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000984:	bd08      	pop	{r3, pc}
 8000986:	bf00      	nop
 8000988:	20000568 	.word	0x20000568

0800098c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800098c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800098e:	4802      	ldr	r0, [pc, #8]	; (8000998 <DMA1_Stream6_IRQHandler+0xc>)
 8000990:	f000 fc3c 	bl	800120c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000994:	bd08      	pop	{r3, pc}
 8000996:	bf00      	nop
 8000998:	200005c8 	.word	0x200005c8

0800099c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800099c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 800099e:	4802      	ldr	r0, [pc, #8]	; (80009a8 <SPI2_IRQHandler+0xc>)
 80009a0:	f000 ff66 	bl	8001870 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80009a4:	bd08      	pop	{r3, pc}
 80009a6:	bf00      	nop
 80009a8:	20000520 	.word	0x20000520

080009ac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80009ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80009ae:	4802      	ldr	r0, [pc, #8]	; (80009b8 <USART2_IRQHandler+0xc>)
 80009b0:	f002 f832 	bl	8002a18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80009b4:	bd08      	pop	{r3, pc}
 80009b6:	bf00      	nop
 80009b8:	20000628 	.word	0x20000628

080009bc <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80009bc:	2001      	movs	r0, #1
 80009be:	4770      	bx	lr

080009c0 <_kill>:

int _kill(int pid, int sig)
{
 80009c0:	b508      	push	{r3, lr}
	errno = EINVAL;
 80009c2:	f004 fd73 	bl	80054ac <__errno>
 80009c6:	2316      	movs	r3, #22
 80009c8:	6003      	str	r3, [r0, #0]
	return -1;
}
 80009ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009ce:	bd08      	pop	{r3, pc}

080009d0 <_exit>:

void _exit (int status)
{
 80009d0:	b508      	push	{r3, lr}
	_kill(status, -1);
 80009d2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80009d6:	f7ff fff3 	bl	80009c0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80009da:	e7fe      	b.n	80009da <_exit+0xa>

080009dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009dc:	b508      	push	{r3, lr}
 80009de:	4603      	mov	r3, r0
  extern uint8_t _eheap; /* Symbol defined in the linker script */
  const uint8_t *max_heap = (uint8_t*)&_eheap;
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009e0:	4a0b      	ldr	r2, [pc, #44]	; (8000a10 <_sbrk+0x34>)
 80009e2:	6812      	ldr	r2, [r2, #0]
 80009e4:	b142      	cbz	r2, 80009f8 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009e6:	4a0a      	ldr	r2, [pc, #40]	; (8000a10 <_sbrk+0x34>)
 80009e8:	6810      	ldr	r0, [r2, #0]
 80009ea:	4403      	add	r3, r0
 80009ec:	4a09      	ldr	r2, [pc, #36]	; (8000a14 <_sbrk+0x38>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d806      	bhi.n	8000a00 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80009f2:	4a07      	ldr	r2, [pc, #28]	; (8000a10 <_sbrk+0x34>)
 80009f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80009f6:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 80009f8:	4a05      	ldr	r2, [pc, #20]	; (8000a10 <_sbrk+0x34>)
 80009fa:	4907      	ldr	r1, [pc, #28]	; (8000a18 <_sbrk+0x3c>)
 80009fc:	6011      	str	r1, [r2, #0]
 80009fe:	e7f2      	b.n	80009e6 <_sbrk+0xa>
    errno = ENOMEM;
 8000a00:	f004 fd54 	bl	80054ac <__errno>
 8000a04:	230c      	movs	r3, #12
 8000a06:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000a08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a0c:	e7f3      	b.n	80009f6 <_sbrk+0x1a>
 8000a0e:	bf00      	nop
 8000a10:	20000494 	.word	0x20000494
 8000a14:	20020000 	.word	0x20020000
 8000a18:	200006d8 	.word	0x200006d8

08000a1c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a1c:	4a03      	ldr	r2, [pc, #12]	; (8000a2c <SystemInit+0x10>)
 8000a1e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000a22:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a26:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a2a:	4770      	bx	lr
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000a30:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a32:	480a      	ldr	r0, [pc, #40]	; (8000a5c <MX_USART2_UART_Init+0x2c>)
 8000a34:	4b0a      	ldr	r3, [pc, #40]	; (8000a60 <MX_USART2_UART_Init+0x30>)
 8000a36:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 1152000;
 8000a38:	4b0a      	ldr	r3, [pc, #40]	; (8000a64 <MX_USART2_UART_Init+0x34>)
 8000a3a:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a40:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a42:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a44:	220c      	movs	r2, #12
 8000a46:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a48:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a4a:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a4c:	f001 fe86 	bl	800275c <HAL_UART_Init>
 8000a50:	b900      	cbnz	r0, 8000a54 <MX_USART2_UART_Init+0x24>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a52:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000a54:	f7ff ff06 	bl	8000864 <Error_Handler>
}
 8000a58:	e7fb      	b.n	8000a52 <MX_USART2_UART_Init+0x22>
 8000a5a:	bf00      	nop
 8000a5c:	20000628 	.word	0x20000628
 8000a60:	40004400 	.word	0x40004400
 8000a64:	00119400 	.word	0x00119400

08000a68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a68:	b530      	push	{r4, r5, lr}
 8000a6a:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	9303      	str	r3, [sp, #12]
 8000a70:	9304      	str	r3, [sp, #16]
 8000a72:	9305      	str	r3, [sp, #20]
 8000a74:	9306      	str	r3, [sp, #24]
 8000a76:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 8000a78:	6802      	ldr	r2, [r0, #0]
 8000a7a:	4b33      	ldr	r3, [pc, #204]	; (8000b48 <HAL_UART_MspInit+0xe0>)
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d001      	beq.n	8000a84 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000a80:	b009      	add	sp, #36	; 0x24
 8000a82:	bd30      	pop	{r4, r5, pc}
 8000a84:	4604      	mov	r4, r0
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a86:	2500      	movs	r5, #0
 8000a88:	9501      	str	r5, [sp, #4]
 8000a8a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8000a8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a90:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000a94:	641a      	str	r2, [r3, #64]	; 0x40
 8000a96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a98:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000a9c:	9201      	str	r2, [sp, #4]
 8000a9e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa0:	9502      	str	r5, [sp, #8]
 8000aa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000aa4:	f042 0201 	orr.w	r2, r2, #1
 8000aa8:	631a      	str	r2, [r3, #48]	; 0x30
 8000aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aac:	f003 0301 	and.w	r3, r3, #1
 8000ab0:	9302      	str	r3, [sp, #8]
 8000ab2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ab4:	230c      	movs	r3, #12
 8000ab6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000abe:	2303      	movs	r3, #3
 8000ac0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ac2:	2307      	movs	r3, #7
 8000ac4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac6:	a903      	add	r1, sp, #12
 8000ac8:	4820      	ldr	r0, [pc, #128]	; (8000b4c <HAL_UART_MspInit+0xe4>)
 8000aca:	f000 fc8d 	bl	80013e8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000ace:	4820      	ldr	r0, [pc, #128]	; (8000b50 <HAL_UART_MspInit+0xe8>)
 8000ad0:	4b20      	ldr	r3, [pc, #128]	; (8000b54 <HAL_UART_MspInit+0xec>)
 8000ad2:	6003      	str	r3, [r0, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000ad4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ad8:	6043      	str	r3, [r0, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ada:	6085      	str	r5, [r0, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000adc:	60c5      	str	r5, [r0, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ade:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ae2:	6103      	str	r3, [r0, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ae4:	6145      	str	r5, [r0, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ae6:	6185      	str	r5, [r0, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000ae8:	61c5      	str	r5, [r0, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000aea:	6205      	str	r5, [r0, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000aec:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000aee:	f000 fa95 	bl	800101c <HAL_DMA_Init>
 8000af2:	bb18      	cbnz	r0, 8000b3c <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8000af4:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <HAL_UART_MspInit+0xe8>)
 8000af6:	63a3      	str	r3, [r4, #56]	; 0x38
 8000af8:	639c      	str	r4, [r3, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8000afa:	4817      	ldr	r0, [pc, #92]	; (8000b58 <HAL_UART_MspInit+0xf0>)
 8000afc:	4b17      	ldr	r3, [pc, #92]	; (8000b5c <HAL_UART_MspInit+0xf4>)
 8000afe:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8000b00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b04:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b06:	2340      	movs	r3, #64	; 0x40
 8000b08:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60c3      	str	r3, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b12:	6102      	str	r2, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b14:	6143      	str	r3, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b16:	6183      	str	r3, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000b18:	61c3      	str	r3, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b1a:	6203      	str	r3, [r0, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b1c:	6243      	str	r3, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000b1e:	f000 fa7d 	bl	800101c <HAL_DMA_Init>
 8000b22:	b970      	cbnz	r0, 8000b42 <HAL_UART_MspInit+0xda>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8000b24:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <HAL_UART_MspInit+0xf0>)
 8000b26:	6363      	str	r3, [r4, #52]	; 0x34
 8000b28:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	4611      	mov	r1, r2
 8000b2e:	2026      	movs	r0, #38	; 0x26
 8000b30:	f000 f98c 	bl	8000e4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b34:	2026      	movs	r0, #38	; 0x26
 8000b36:	f000 f9bd 	bl	8000eb4 <HAL_NVIC_EnableIRQ>
}
 8000b3a:	e7a1      	b.n	8000a80 <HAL_UART_MspInit+0x18>
      Error_Handler();
 8000b3c:	f7ff fe92 	bl	8000864 <Error_Handler>
 8000b40:	e7d8      	b.n	8000af4 <HAL_UART_MspInit+0x8c>
      Error_Handler();
 8000b42:	f7ff fe8f 	bl	8000864 <Error_Handler>
 8000b46:	e7ed      	b.n	8000b24 <HAL_UART_MspInit+0xbc>
 8000b48:	40004400 	.word	0x40004400
 8000b4c:	40020000 	.word	0x40020000
 8000b50:	20000568 	.word	0x20000568
 8000b54:	40026088 	.word	0x40026088
 8000b58:	200005c8 	.word	0x200005c8
 8000b5c:	400260a0 	.word	0x400260a0

08000b60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b98 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b64:	480d      	ldr	r0, [pc, #52]	; (8000b9c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b66:	490e      	ldr	r1, [pc, #56]	; (8000ba0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b68:	4a0e      	ldr	r2, [pc, #56]	; (8000ba4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b6c:	e002      	b.n	8000b74 <LoopCopyDataInit>

08000b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b72:	3304      	adds	r3, #4

08000b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b78:	d3f9      	bcc.n	8000b6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b7a:	4a0b      	ldr	r2, [pc, #44]	; (8000ba8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b7c:	4c0b      	ldr	r4, [pc, #44]	; (8000bac <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b80:	e001      	b.n	8000b86 <LoopFillZerobss>

08000b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b84:	3204      	adds	r2, #4

08000b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b88:	d3fb      	bcc.n	8000b82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b8a:	f7ff ff47 	bl	8000a1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b8e:	f004 fc93 	bl	80054b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b92:	f000 f80f 	bl	8000bb4 <main>
  bx  lr    
 8000b96:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b98:	10010000 	.word	0x10010000
  ldr r0, =_sdata
 8000b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba0:	20000474 	.word	0x20000474
  ldr r2, =_sidata
 8000ba4:	0800573c 	.word	0x0800573c
  ldr r2, =_sbss
 8000ba8:	20000474 	.word	0x20000474
  ldr r4, =_ebss
 8000bac:	200006d4 	.word	0x200006d4

08000bb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bb0:	e7fe      	b.n	8000bb0 <ADC_IRQHandler>
	...

08000bb4 <main>:
uint16_t* obuffer = nullptr;

uint8_t dummy = 0;

int main(void)
{
 8000bb4:	b508      	push	{r3, lr}
	/* FPU initialization */
	SCB->CPACR |= ((3 << 10*2) | (3 << 11*2));
 8000bb6:	4a2b      	ldr	r2, [pc, #172]	; (8000c64 <main+0xb0>)
 8000bb8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000bbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	ibuffer = new uint16_t[isize];
 8000bc4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000bc8:	f003 ffe2 	bl	8004b90 <_Znaj>
 8000bcc:	4b26      	ldr	r3, [pc, #152]	; (8000c68 <main+0xb4>)
 8000bce:	6018      	str	r0, [r3, #0]
	obuffer = new uint16_t[osize];
 8000bd0:	2080      	movs	r0, #128	; 0x80
 8000bd2:	f003 ffdd 	bl	8004b90 <_Znaj>
 8000bd6:	4b25      	ldr	r3, [pc, #148]	; (8000c6c <main+0xb8>)
 8000bd8:	6018      	str	r0, [r3, #0]

	for (size_t i = 0; i < osize; ++i) obuffer[i] = 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	2b3f      	cmp	r3, #63	; 0x3f
 8000bde:	d806      	bhi.n	8000bee <main+0x3a>
 8000be0:	4a22      	ldr	r2, [pc, #136]	; (8000c6c <main+0xb8>)
 8000be2:	6812      	ldr	r2, [r2, #0]
 8000be4:	2100      	movs	r1, #0
 8000be6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000bea:	3301      	adds	r3, #1
 8000bec:	e7f6      	b.n	8000bdc <main+0x28>
	for (size_t i = 0; i < isize; ++i) ibuffer[i] = 0;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bf4:	d206      	bcs.n	8000c04 <main+0x50>
 8000bf6:	4a1c      	ldr	r2, [pc, #112]	; (8000c68 <main+0xb4>)
 8000bf8:	6812      	ldr	r2, [r2, #0]
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000c00:	3301      	adds	r3, #1
 8000c02:	e7f5      	b.n	8000bf0 <main+0x3c>

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c04:	f000 f8d0 	bl	8000da8 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000c08:	f7ff fe2e 	bl	8000868 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c0c:	f7ff fcaa 	bl	8000564 <MX_GPIO_Init>
	MX_DMA_Init();
 8000c10:	f7ff fc7e 	bl	8000510 <MX_DMA_Init>
	MX_I2S2_Init();
 8000c14:	f7ff fd80 	bl	8000718 <MX_I2S2_Init>
	MX_USART2_UART_Init();
 8000c18:	f7ff ff0a 	bl	8000a30 <MX_USART2_UART_Init>
	MX_CRC_Init();
 8000c1c:	f7ff fc50 	bl	80004c0 <MX_CRC_Init>
	MX_PDM2PCM_Init();
 8000c20:	f002 f872 	bl	8002d08 <MX_PDM2PCM_Init>

	HAL_Delay(1000);
 8000c24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c28:	f000 f8ea 	bl	8000e00 <HAL_Delay>
	HAL_I2S_Receive_DMA(&hi2s2, ibuffer, isize);
 8000c2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c30:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <main+0xb4>)
 8000c32:	6819      	ldr	r1, [r3, #0]
 8000c34:	480e      	ldr	r0, [pc, #56]	; (8000c70 <main+0xbc>)
 8000c36:	f000 fd9d 	bl	8001774 <HAL_I2S_Receive_DMA>

	HAL_UART_Receive_IT(&huart2, &dummy, 1);
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	490d      	ldr	r1, [pc, #52]	; (8000c74 <main+0xc0>)
 8000c3e:	480e      	ldr	r0, [pc, #56]	; (8000c78 <main+0xc4>)
 8000c40:	f002 f845 	bl	8002cce <HAL_UART_Receive_IT>
 8000c44:	e009      	b.n	8000c5a <main+0xa6>

	while (1) if (doReq)
	{
		HAL_Delay(1000);
 8000c46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c4a:	f000 f8d9 	bl	8000e00 <HAL_Delay>

		doReq = 0;
 8000c4e:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <main+0xc8>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
		doSend = 4;
 8000c54:	4b0a      	ldr	r3, [pc, #40]	; (8000c80 <main+0xcc>)
 8000c56:	2204      	movs	r2, #4
 8000c58:	601a      	str	r2, [r3, #0]
	while (1) if (doReq)
 8000c5a:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <main+0xc8>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d0fb      	beq.n	8000c5a <main+0xa6>
 8000c62:	e7f0      	b.n	8000c46 <main+0x92>
 8000c64:	e000ed00 	.word	0xe000ed00
 8000c68:	200004a4 	.word	0x200004a4
 8000c6c:	200004a8 	.word	0x200004a8
 8000c70:	20000520 	.word	0x20000520
 8000c74:	200004a0 	.word	0x200004a0
 8000c78:	20000628 	.word	0x20000628
 8000c7c:	20000498 	.word	0x20000498
 8000c80:	2000049c 	.word	0x2000049c

08000c84 <HAL_I2S_RxHalfCpltCallback>:
	}
}

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000c84:	b508      	push	{r3, lr}
	PDM_Filter(ibuffer, obuffer, &PDM1_filter_handler);
 8000c86:	4a0b      	ldr	r2, [pc, #44]	; (8000cb4 <HAL_I2S_RxHalfCpltCallback+0x30>)
 8000c88:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <HAL_I2S_RxHalfCpltCallback+0x34>)
 8000c8a:	6819      	ldr	r1, [r3, #0]
 8000c8c:	4b0b      	ldr	r3, [pc, #44]	; (8000cbc <HAL_I2S_RxHalfCpltCallback+0x38>)
 8000c8e:	6818      	ldr	r0, [r3, #0]
 8000c90:	f003 ff24 	bl	8004adc <PDM_Filter>

	if (doSend)
 8000c94:	4b0a      	ldr	r3, [pc, #40]	; (8000cc0 <HAL_I2S_RxHalfCpltCallback+0x3c>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	b903      	cbnz	r3, 8000c9c <HAL_I2S_RxHalfCpltCallback+0x18>
	{
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*) obuffer, osize*2);
		--doSend;
	}
}
 8000c9a:	bd08      	pop	{r3, pc}
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*) obuffer, osize*2);
 8000c9c:	2280      	movs	r2, #128	; 0x80
 8000c9e:	4b06      	ldr	r3, [pc, #24]	; (8000cb8 <HAL_I2S_RxHalfCpltCallback+0x34>)
 8000ca0:	6819      	ldr	r1, [r3, #0]
 8000ca2:	4808      	ldr	r0, [pc, #32]	; (8000cc4 <HAL_I2S_RxHalfCpltCallback+0x40>)
 8000ca4:	f001 fd8a 	bl	80027bc <HAL_UART_Transmit_DMA>
		--doSend;
 8000ca8:	4a05      	ldr	r2, [pc, #20]	; (8000cc0 <HAL_I2S_RxHalfCpltCallback+0x3c>)
 8000caa:	6813      	ldr	r3, [r2, #0]
 8000cac:	3b01      	subs	r3, #1
 8000cae:	6013      	str	r3, [r2, #0]
}
 8000cb0:	e7f3      	b.n	8000c9a <HAL_I2S_RxHalfCpltCallback+0x16>
 8000cb2:	bf00      	nop
 8000cb4:	20000678 	.word	0x20000678
 8000cb8:	200004a8 	.word	0x200004a8
 8000cbc:	200004a4 	.word	0x200004a4
 8000cc0:	2000049c 	.word	0x2000049c
 8000cc4:	20000628 	.word	0x20000628

08000cc8 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000cc8:	b508      	push	{r3, lr}
	PDM_Filter(ibuffer + isize/2, obuffer, &PDM1_filter_handler);
 8000cca:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <HAL_I2S_RxCpltCallback+0x34>)
 8000ccc:	6818      	ldr	r0, [r3, #0]
 8000cce:	4a0c      	ldr	r2, [pc, #48]	; (8000d00 <HAL_I2S_RxCpltCallback+0x38>)
 8000cd0:	4b0c      	ldr	r3, [pc, #48]	; (8000d04 <HAL_I2S_RxCpltCallback+0x3c>)
 8000cd2:	6819      	ldr	r1, [r3, #0]
 8000cd4:	f500 7000 	add.w	r0, r0, #512	; 0x200
 8000cd8:	f003 ff00 	bl	8004adc <PDM_Filter>

	if (doSend)
 8000cdc:	4b0a      	ldr	r3, [pc, #40]	; (8000d08 <HAL_I2S_RxCpltCallback+0x40>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	b903      	cbnz	r3, 8000ce4 <HAL_I2S_RxCpltCallback+0x1c>
	{
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*) obuffer, osize*2);
		--doSend;
	}
}
 8000ce2:	bd08      	pop	{r3, pc}
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*) obuffer, osize*2);
 8000ce4:	2280      	movs	r2, #128	; 0x80
 8000ce6:	4b07      	ldr	r3, [pc, #28]	; (8000d04 <HAL_I2S_RxCpltCallback+0x3c>)
 8000ce8:	6819      	ldr	r1, [r3, #0]
 8000cea:	4808      	ldr	r0, [pc, #32]	; (8000d0c <HAL_I2S_RxCpltCallback+0x44>)
 8000cec:	f001 fd66 	bl	80027bc <HAL_UART_Transmit_DMA>
		--doSend;
 8000cf0:	4a05      	ldr	r2, [pc, #20]	; (8000d08 <HAL_I2S_RxCpltCallback+0x40>)
 8000cf2:	6813      	ldr	r3, [r2, #0]
 8000cf4:	3b01      	subs	r3, #1
 8000cf6:	6013      	str	r3, [r2, #0]
}
 8000cf8:	e7f3      	b.n	8000ce2 <HAL_I2S_RxCpltCallback+0x1a>
 8000cfa:	bf00      	nop
 8000cfc:	200004a4 	.word	0x200004a4
 8000d00:	20000678 	.word	0x20000678
 8000d04:	200004a8 	.word	0x200004a8
 8000d08:	2000049c 	.word	0x2000049c
 8000d0c:	20000628 	.word	0x20000628

08000d10 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d10:	b510      	push	{r4, lr}
 8000d12:	4604      	mov	r4, r0
	HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8000d14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d18:	4807      	ldr	r0, [pc, #28]	; (8000d38 <HAL_UART_RxCpltCallback+0x28>)
 8000d1a:	f000 fc55 	bl	80015c8 <HAL_GPIO_TogglePin>

	HAL_UART_Receive_IT(huart, &dummy, 1);
 8000d1e:	2201      	movs	r2, #1
 8000d20:	4906      	ldr	r1, [pc, #24]	; (8000d3c <HAL_UART_RxCpltCallback+0x2c>)
 8000d22:	4620      	mov	r0, r4
 8000d24:	f001 ffd3 	bl	8002cce <HAL_UART_Receive_IT>

	if (!doSend) doReq = 1;
 8000d28:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <HAL_UART_RxCpltCallback+0x30>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	b913      	cbnz	r3, 8000d34 <HAL_UART_RxCpltCallback+0x24>
 8000d2e:	4b05      	ldr	r3, [pc, #20]	; (8000d44 <HAL_UART_RxCpltCallback+0x34>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	601a      	str	r2, [r3, #0]
}
 8000d34:	bd10      	pop	{r4, pc}
 8000d36:	bf00      	nop
 8000d38:	40020c00 	.word	0x40020c00
 8000d3c:	200004a0 	.word	0x200004a0
 8000d40:	2000049c 	.word	0x2000049c
 8000d44:	20000498 	.word	0x20000498

08000d48 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d48:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8000d4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d4e:	4802      	ldr	r0, [pc, #8]	; (8000d58 <HAL_UART_TxCpltCallback+0x10>)
 8000d50:	f000 fc3a 	bl	80015c8 <HAL_GPIO_TogglePin>
}
 8000d54:	bd08      	pop	{r3, pc}
 8000d56:	bf00      	nop
 8000d58:	40020c00 	.word	0x40020c00

08000d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d5c:	b510      	push	{r4, lr}
 8000d5e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d60:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <HAL_InitTick+0x40>)
 8000d62:	7818      	ldrb	r0, [r3, #0]
 8000d64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d68:	fbb3 f3f0 	udiv	r3, r3, r0
 8000d6c:	4a0c      	ldr	r2, [pc, #48]	; (8000da0 <HAL_InitTick+0x44>)
 8000d6e:	6810      	ldr	r0, [r2, #0]
 8000d70:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d74:	f000 f8ac 	bl	8000ed0 <HAL_SYSTICK_Config>
 8000d78:	b968      	cbnz	r0, 8000d96 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d7a:	2c0f      	cmp	r4, #15
 8000d7c:	d901      	bls.n	8000d82 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000d7e:	2001      	movs	r0, #1
 8000d80:	e00a      	b.n	8000d98 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d82:	2200      	movs	r2, #0
 8000d84:	4621      	mov	r1, r4
 8000d86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d8a:	f000 f85f 	bl	8000e4c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d8e:	4b05      	ldr	r3, [pc, #20]	; (8000da4 <HAL_InitTick+0x48>)
 8000d90:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000d92:	2000      	movs	r0, #0
 8000d94:	e000      	b.n	8000d98 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000d96:	2001      	movs	r0, #1
}
 8000d98:	bd10      	pop	{r4, pc}
 8000d9a:	bf00      	nop
 8000d9c:	20000404 	.word	0x20000404
 8000da0:	20000400 	.word	0x20000400
 8000da4:	20000408 	.word	0x20000408

08000da8 <HAL_Init>:
{
 8000da8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000daa:	4b0b      	ldr	r3, [pc, #44]	; (8000dd8 <HAL_Init+0x30>)
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000db2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000dba:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000dc2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc4:	2003      	movs	r0, #3
 8000dc6:	f000 f82f 	bl	8000e28 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f7ff ffc6 	bl	8000d5c <HAL_InitTick>
  HAL_MspInit();
 8000dd0:	f7ff fda0 	bl	8000914 <HAL_MspInit>
}
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	bd08      	pop	{r3, pc}
 8000dd8:	40023c00 	.word	0x40023c00

08000ddc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000ddc:	4a03      	ldr	r2, [pc, #12]	; (8000dec <HAL_IncTick+0x10>)
 8000dde:	6811      	ldr	r1, [r2, #0]
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <HAL_IncTick+0x14>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	440b      	add	r3, r1
 8000de6:	6013      	str	r3, [r2, #0]
}
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	2000066c 	.word	0x2000066c
 8000df0:	20000404 	.word	0x20000404

08000df4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000df4:	4b01      	ldr	r3, [pc, #4]	; (8000dfc <HAL_GetTick+0x8>)
 8000df6:	6818      	ldr	r0, [r3, #0]
}
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	2000066c 	.word	0x2000066c

08000e00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e00:	b538      	push	{r3, r4, r5, lr}
 8000e02:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e04:	f7ff fff6 	bl	8000df4 <HAL_GetTick>
 8000e08:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e0a:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8000e0e:	d002      	beq.n	8000e16 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e10:	4b04      	ldr	r3, [pc, #16]	; (8000e24 <HAL_Delay+0x24>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e16:	f7ff ffed 	bl	8000df4 <HAL_GetTick>
 8000e1a:	1b40      	subs	r0, r0, r5
 8000e1c:	42a0      	cmp	r0, r4
 8000e1e:	d3fa      	bcc.n	8000e16 <HAL_Delay+0x16>
  {
  }
}
 8000e20:	bd38      	pop	{r3, r4, r5, pc}
 8000e22:	bf00      	nop
 8000e24:	20000404 	.word	0x20000404

08000e28 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e28:	4a07      	ldr	r2, [pc, #28]	; (8000e48 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000e2a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e2c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e30:	041b      	lsls	r3, r3, #16
 8000e32:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e34:	0200      	lsls	r0, r0, #8
 8000e36:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e3a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000e3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000e44:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000e46:	4770      	bx	lr
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e4c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e4e:	4b17      	ldr	r3, [pc, #92]	; (8000eac <HAL_NVIC_SetPriority+0x60>)
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e56:	f1c3 0407 	rsb	r4, r3, #7
 8000e5a:	2c04      	cmp	r4, #4
 8000e5c:	bf28      	it	cs
 8000e5e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e60:	1d1d      	adds	r5, r3, #4
 8000e62:	2d06      	cmp	r5, #6
 8000e64:	d918      	bls.n	8000e98 <HAL_NVIC_SetPriority+0x4c>
 8000e66:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e68:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8000e6c:	fa05 f404 	lsl.w	r4, r5, r4
 8000e70:	ea21 0104 	bic.w	r1, r1, r4
 8000e74:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e76:	fa05 f303 	lsl.w	r3, r5, r3
 8000e7a:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e7e:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000e80:	2800      	cmp	r0, #0
 8000e82:	db0b      	blt.n	8000e9c <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e84:	0109      	lsls	r1, r1, #4
 8000e86:	b2c9      	uxtb	r1, r1
 8000e88:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000e8c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000e90:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000e94:	bc30      	pop	{r4, r5}
 8000e96:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e98:	2300      	movs	r3, #0
 8000e9a:	e7e5      	b.n	8000e68 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9c:	f000 000f 	and.w	r0, r0, #15
 8000ea0:	0109      	lsls	r1, r1, #4
 8000ea2:	b2c9      	uxtb	r1, r1
 8000ea4:	4b02      	ldr	r3, [pc, #8]	; (8000eb0 <HAL_NVIC_SetPriority+0x64>)
 8000ea6:	5419      	strb	r1, [r3, r0]
 8000ea8:	e7f4      	b.n	8000e94 <HAL_NVIC_SetPriority+0x48>
 8000eaa:	bf00      	nop
 8000eac:	e000ed00 	.word	0xe000ed00
 8000eb0:	e000ed14 	.word	0xe000ed14

08000eb4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000eb4:	2800      	cmp	r0, #0
 8000eb6:	db07      	blt.n	8000ec8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eb8:	f000 021f 	and.w	r2, r0, #31
 8000ebc:	0940      	lsrs	r0, r0, #5
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	4093      	lsls	r3, r2
 8000ec2:	4a02      	ldr	r2, [pc, #8]	; (8000ecc <HAL_NVIC_EnableIRQ+0x18>)
 8000ec4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	e000e100 	.word	0xe000e100

08000ed0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ed0:	3801      	subs	r0, #1
 8000ed2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ed6:	d20a      	bcs.n	8000eee <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ed8:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <HAL_SYSTICK_Config+0x24>)
 8000eda:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000edc:	4a06      	ldr	r2, [pc, #24]	; (8000ef8 <HAL_SYSTICK_Config+0x28>)
 8000ede:	21f0      	movs	r1, #240	; 0xf0
 8000ee0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ee4:	2000      	movs	r0, #0
 8000ee6:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ee8:	2207      	movs	r2, #7
 8000eea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eec:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000eee:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	e000e010 	.word	0xe000e010
 8000ef8:	e000ed00 	.word	0xe000ed00

08000efc <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000efc:	b158      	cbz	r0, 8000f16 <HAL_CRC_Init+0x1a>
{
 8000efe:	b510      	push	{r4, lr}
 8000f00:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000f02:	7943      	ldrb	r3, [r0, #5]
 8000f04:	b11b      	cbz	r3, 8000f0e <HAL_CRC_Init+0x12>
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000f06:	2301      	movs	r3, #1
 8000f08:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8000f0a:	2000      	movs	r0, #0
}
 8000f0c:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8000f0e:	7103      	strb	r3, [r0, #4]
    HAL_CRC_MspInit(hcrc);
 8000f10:	f7ff fae6 	bl	80004e0 <HAL_CRC_MspInit>
 8000f14:	e7f7      	b.n	8000f06 <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 8000f16:	2001      	movs	r0, #1
}
 8000f18:	4770      	bx	lr

08000f1a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f1a:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000f1c:	6805      	ldr	r5, [r0, #0]
 8000f1e:	682c      	ldr	r4, [r5, #0]
 8000f20:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8000f24:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000f26:	6804      	ldr	r4, [r0, #0]
 8000f28:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f2a:	6883      	ldr	r3, [r0, #8]
 8000f2c:	2b40      	cmp	r3, #64	; 0x40
 8000f2e:	d005      	beq.n	8000f3c <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8000f30:	6803      	ldr	r3, [r0, #0]
 8000f32:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8000f34:	6803      	ldr	r3, [r0, #0]
 8000f36:	60da      	str	r2, [r3, #12]
  }
}
 8000f38:	bc30      	pop	{r4, r5}
 8000f3a:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8000f3c:	6803      	ldr	r3, [r0, #0]
 8000f3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8000f40:	6803      	ldr	r3, [r0, #0]
 8000f42:	60d9      	str	r1, [r3, #12]
 8000f44:	e7f8      	b.n	8000f38 <DMA_SetConfig+0x1e>
	...

08000f48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000f48:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000f4a:	6803      	ldr	r3, [r0, #0]
 8000f4c:	b2d9      	uxtb	r1, r3
 8000f4e:	3910      	subs	r1, #16
 8000f50:	4a0c      	ldr	r2, [pc, #48]	; (8000f84 <DMA_CalcBaseAndBitshift+0x3c>)
 8000f52:	fba2 4201 	umull	r4, r2, r2, r1
 8000f56:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000f58:	4c0b      	ldr	r4, [pc, #44]	; (8000f88 <DMA_CalcBaseAndBitshift+0x40>)
 8000f5a:	5ca2      	ldrb	r2, [r4, r2]
 8000f5c:	65c2      	str	r2, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 8000f5e:	295f      	cmp	r1, #95	; 0x5f
 8000f60:	d909      	bls.n	8000f76 <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000f62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000f66:	f023 0303 	bic.w	r3, r3, #3
 8000f6a:	3304      	adds	r3, #4
 8000f6c:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8000f6e:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8000f70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000f74:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000f76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000f7a:	f023 0303 	bic.w	r3, r3, #3
 8000f7e:	6583      	str	r3, [r0, #88]	; 0x58
 8000f80:	e7f5      	b.n	8000f6e <DMA_CalcBaseAndBitshift+0x26>
 8000f82:	bf00      	nop
 8000f84:	aaaaaaab 	.word	0xaaaaaaab
 8000f88:	08005700 	.word	0x08005700

08000f8c <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000f8c:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000f8e:	6982      	ldr	r2, [r0, #24]
 8000f90:	b992      	cbnz	r2, 8000fb8 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d00a      	beq.n	8000fac <DMA_CheckFifoParam+0x20>
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d002      	beq.n	8000fa0 <DMA_CheckFifoParam+0x14>
 8000f9a:	b10b      	cbz	r3, 8000fa0 <DMA_CheckFifoParam+0x14>
 8000f9c:	2000      	movs	r0, #0
 8000f9e:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000fa0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000fa2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8000fa6:	d128      	bne.n	8000ffa <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8000fa8:	2000      	movs	r0, #0
 8000faa:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000fac:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000fae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000fb2:	d024      	beq.n	8000ffe <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000fb8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000fbc:	d009      	beq.n	8000fd2 <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d925      	bls.n	800100e <DMA_CheckFifoParam+0x82>
 8000fc2:	2b03      	cmp	r3, #3
 8000fc4:	d125      	bne.n	8001012 <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000fc6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000fc8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8000fcc:	d123      	bne.n	8001016 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8000fce:	2000      	movs	r0, #0
 8000fd0:	4770      	bx	lr
    switch (tmp)
 8000fd2:	2b03      	cmp	r3, #3
 8000fd4:	d803      	bhi.n	8000fde <DMA_CheckFifoParam+0x52>
 8000fd6:	e8df f003 	tbb	[pc, r3]
 8000fda:	0414      	.short	0x0414
 8000fdc:	0a14      	.short	0x0a14
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000fde:	2000      	movs	r0, #0
 8000fe0:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000fe2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000fe4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8000fe8:	d10d      	bne.n	8001006 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8000fea:	2000      	movs	r0, #0
 8000fec:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000fee:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000ff0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000ff4:	d009      	beq.n	800100a <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	4770      	bx	lr
        status = HAL_ERROR;
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	4770      	bx	lr
        status = HAL_ERROR;
 8000ffe:	2001      	movs	r0, #1
 8001000:	4770      	bx	lr
      status = HAL_ERROR;
 8001002:	2001      	movs	r0, #1
 8001004:	4770      	bx	lr
        status = HAL_ERROR;
 8001006:	2001      	movs	r0, #1
 8001008:	4770      	bx	lr
        status = HAL_ERROR;
 800100a:	2001      	movs	r0, #1
 800100c:	4770      	bx	lr
      status = HAL_ERROR;
 800100e:	2001      	movs	r0, #1
 8001010:	4770      	bx	lr
    switch (tmp)
 8001012:	2000      	movs	r0, #0
 8001014:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8001016:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001018:	4770      	bx	lr
	...

0800101c <HAL_DMA_Init>:
{
 800101c:	b570      	push	{r4, r5, r6, lr}
 800101e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001020:	f7ff fee8 	bl	8000df4 <HAL_GetTick>
  if(hdma == NULL)
 8001024:	2c00      	cmp	r4, #0
 8001026:	d05b      	beq.n	80010e0 <HAL_DMA_Init+0xc4>
 8001028:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 800102a:	2302      	movs	r3, #2
 800102c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 8001030:	2300      	movs	r3, #0
 8001032:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001036:	6822      	ldr	r2, [r4, #0]
 8001038:	6813      	ldr	r3, [r2, #0]
 800103a:	f023 0301 	bic.w	r3, r3, #1
 800103e:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001040:	6823      	ldr	r3, [r4, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	f012 0f01 	tst.w	r2, #1
 8001048:	d00a      	beq.n	8001060 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800104a:	f7ff fed3 	bl	8000df4 <HAL_GetTick>
 800104e:	1b43      	subs	r3, r0, r5
 8001050:	2b05      	cmp	r3, #5
 8001052:	d9f5      	bls.n	8001040 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001054:	2320      	movs	r3, #32
 8001056:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001058:	2003      	movs	r0, #3
 800105a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800105e:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8001060:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001062:	4820      	ldr	r0, [pc, #128]	; (80010e4 <HAL_DMA_Init+0xc8>)
 8001064:	4010      	ands	r0, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001066:	6861      	ldr	r1, [r4, #4]
 8001068:	68a2      	ldr	r2, [r4, #8]
 800106a:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800106c:	68e1      	ldr	r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800106e:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001070:	6921      	ldr	r1, [r4, #16]
 8001072:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001074:	6961      	ldr	r1, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001076:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001078:	69a1      	ldr	r1, [r4, #24]
 800107a:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 800107c:	69e1      	ldr	r1, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800107e:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8001080:	6a21      	ldr	r1, [r4, #32]
 8001082:	430a      	orrs	r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001084:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001086:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001088:	2904      	cmp	r1, #4
 800108a:	d01e      	beq.n	80010ca <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 800108c:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800108e:	6826      	ldr	r6, [r4, #0]
 8001090:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001092:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8001096:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001098:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800109a:	2b04      	cmp	r3, #4
 800109c:	d107      	bne.n	80010ae <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 800109e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010a0:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80010a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80010a4:	b11b      	cbz	r3, 80010ae <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80010a6:	4620      	mov	r0, r4
 80010a8:	f7ff ff70 	bl	8000f8c <DMA_CheckFifoParam>
 80010ac:	b990      	cbnz	r0, 80010d4 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 80010ae:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80010b0:	4620      	mov	r0, r4
 80010b2:	f7ff ff49 	bl	8000f48 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010b6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80010b8:	233f      	movs	r3, #63	; 0x3f
 80010ba:	4093      	lsls	r3, r2
 80010bc:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010be:	2000      	movs	r0, #0
 80010c0:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80010c2:	2301      	movs	r3, #1
 80010c4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80010c8:	e7c9      	b.n	800105e <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80010ca:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80010cc:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80010ce:	4301      	orrs	r1, r0
 80010d0:	430a      	orrs	r2, r1
 80010d2:	e7db      	b.n	800108c <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80010d4:	2340      	movs	r3, #64	; 0x40
 80010d6:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80010d8:	2001      	movs	r0, #1
 80010da:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 80010de:	e7be      	b.n	800105e <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 80010e0:	2001      	movs	r0, #1
 80010e2:	e7bc      	b.n	800105e <HAL_DMA_Init+0x42>
 80010e4:	f010803f 	.word	0xf010803f

080010e8 <HAL_DMA_Start_IT>:
{
 80010e8:	b538      	push	{r3, r4, r5, lr}
 80010ea:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80010ec:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 80010ee:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 80010f2:	2801      	cmp	r0, #1
 80010f4:	d02b      	beq.n	800114e <HAL_DMA_Start_IT+0x66>
 80010f6:	2001      	movs	r0, #1
 80010f8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80010fc:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 8001100:	b2c0      	uxtb	r0, r0
 8001102:	2801      	cmp	r0, #1
 8001104:	d004      	beq.n	8001110 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8001106:	2300      	movs	r3, #0
 8001108:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    status = HAL_BUSY;
 800110c:	2002      	movs	r0, #2
}
 800110e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001110:	2002      	movs	r0, #2
 8001112:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001116:	2000      	movs	r0, #0
 8001118:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800111a:	4620      	mov	r0, r4
 800111c:	f7ff fefd 	bl	8000f1a <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001120:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001122:	233f      	movs	r3, #63	; 0x3f
 8001124:	4093      	lsls	r3, r2
 8001126:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001128:	6822      	ldr	r2, [r4, #0]
 800112a:	6813      	ldr	r3, [r2, #0]
 800112c:	f043 0316 	orr.w	r3, r3, #22
 8001130:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8001132:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001134:	b123      	cbz	r3, 8001140 <HAL_DMA_Start_IT+0x58>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001136:	6822      	ldr	r2, [r4, #0]
 8001138:	6813      	ldr	r3, [r2, #0]
 800113a:	f043 0308 	orr.w	r3, r3, #8
 800113e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001140:	6822      	ldr	r2, [r4, #0]
 8001142:	6813      	ldr	r3, [r2, #0]
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800114a:	2000      	movs	r0, #0
 800114c:	e7df      	b.n	800110e <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 800114e:	2002      	movs	r0, #2
 8001150:	e7dd      	b.n	800110e <HAL_DMA_Start_IT+0x26>

08001152 <HAL_DMA_Abort>:
{
 8001152:	b570      	push	{r4, r5, r6, lr}
 8001154:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001156:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8001158:	f7ff fe4c 	bl	8000df4 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800115c:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001160:	b2db      	uxtb	r3, r3
 8001162:	2b02      	cmp	r3, #2
 8001164:	d006      	beq.n	8001174 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001166:	2380      	movs	r3, #128	; 0x80
 8001168:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800116a:	2300      	movs	r3, #0
 800116c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 8001170:	2001      	movs	r0, #1
}
 8001172:	bd70      	pop	{r4, r5, r6, pc}
 8001174:	4605      	mov	r5, r0
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001176:	6822      	ldr	r2, [r4, #0]
 8001178:	6813      	ldr	r3, [r2, #0]
 800117a:	f023 0316 	bic.w	r3, r3, #22
 800117e:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001180:	6822      	ldr	r2, [r4, #0]
 8001182:	6953      	ldr	r3, [r2, #20]
 8001184:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001188:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800118a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800118c:	b1e3      	cbz	r3, 80011c8 <HAL_DMA_Abort+0x76>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800118e:	6822      	ldr	r2, [r4, #0]
 8001190:	6813      	ldr	r3, [r2, #0]
 8001192:	f023 0308 	bic.w	r3, r3, #8
 8001196:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001198:	6822      	ldr	r2, [r4, #0]
 800119a:	6813      	ldr	r3, [r2, #0]
 800119c:	f023 0301 	bic.w	r3, r3, #1
 80011a0:	6013      	str	r3, [r2, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011a2:	6823      	ldr	r3, [r4, #0]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f013 0f01 	tst.w	r3, #1
 80011aa:	d011      	beq.n	80011d0 <HAL_DMA_Abort+0x7e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011ac:	f7ff fe22 	bl	8000df4 <HAL_GetTick>
 80011b0:	1b43      	subs	r3, r0, r5
 80011b2:	2b05      	cmp	r3, #5
 80011b4:	d9f5      	bls.n	80011a2 <HAL_DMA_Abort+0x50>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011b6:	2320      	movs	r3, #32
 80011b8:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011ba:	2003      	movs	r0, #3
 80011bc:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 80011c0:	2300      	movs	r3, #0
 80011c2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 80011c6:	e7d4      	b.n	8001172 <HAL_DMA_Abort+0x20>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80011c8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d1df      	bne.n	800118e <HAL_DMA_Abort+0x3c>
 80011ce:	e7e3      	b.n	8001198 <HAL_DMA_Abort+0x46>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011d0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80011d2:	233f      	movs	r3, #63	; 0x3f
 80011d4:	4093      	lsls	r3, r2
 80011d6:	60b3      	str	r3, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 80011d8:	2301      	movs	r3, #1
 80011da:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 80011de:	2000      	movs	r0, #0
 80011e0:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  return HAL_OK;
 80011e4:	e7c5      	b.n	8001172 <HAL_DMA_Abort+0x20>

080011e6 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011e6:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d003      	beq.n	80011f8 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011f0:	2380      	movs	r3, #128	; 0x80
 80011f2:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80011f4:	2001      	movs	r0, #1
 80011f6:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 80011f8:	2305      	movs	r3, #5
 80011fa:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80011fe:	6802      	ldr	r2, [r0, #0]
 8001200:	6813      	ldr	r3, [r2, #0]
 8001202:	f023 0301 	bic.w	r3, r3, #1
 8001206:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001208:	2000      	movs	r0, #0
}
 800120a:	4770      	bx	lr

0800120c <HAL_DMA_IRQHandler>:
{
 800120c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800120e:	b083      	sub	sp, #12
 8001210:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8001212:	2300      	movs	r3, #0
 8001214:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001216:	4b72      	ldr	r3, [pc, #456]	; (80013e0 <HAL_DMA_IRQHandler+0x1d4>)
 8001218:	681d      	ldr	r5, [r3, #0]
 800121a:	4b72      	ldr	r3, [pc, #456]	; (80013e4 <HAL_DMA_IRQHandler+0x1d8>)
 800121c:	fba3 3505 	umull	r3, r5, r3, r5
 8001220:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001222:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8001224:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001226:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001228:	2308      	movs	r3, #8
 800122a:	4093      	lsls	r3, r2
 800122c:	4233      	tst	r3, r6
 800122e:	d010      	beq.n	8001252 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001230:	6803      	ldr	r3, [r0, #0]
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	f012 0f04 	tst.w	r2, #4
 8001238:	d00b      	beq.n	8001252 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	f022 0204 	bic.w	r2, r2, #4
 8001240:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001242:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001244:	2308      	movs	r3, #8
 8001246:	4093      	lsls	r3, r2
 8001248:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800124a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001252:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001254:	2301      	movs	r3, #1
 8001256:	4093      	lsls	r3, r2
 8001258:	4233      	tst	r3, r6
 800125a:	d009      	beq.n	8001270 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800125c:	6822      	ldr	r2, [r4, #0]
 800125e:	6952      	ldr	r2, [r2, #20]
 8001260:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001264:	d004      	beq.n	8001270 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001266:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001268:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800126a:	f043 0302 	orr.w	r3, r3, #2
 800126e:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001270:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001272:	2304      	movs	r3, #4
 8001274:	4093      	lsls	r3, r2
 8001276:	4233      	tst	r3, r6
 8001278:	d009      	beq.n	800128e <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800127a:	6822      	ldr	r2, [r4, #0]
 800127c:	6812      	ldr	r2, [r2, #0]
 800127e:	f012 0f02 	tst.w	r2, #2
 8001282:	d004      	beq.n	800128e <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001284:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001286:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001288:	f043 0304 	orr.w	r3, r3, #4
 800128c:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800128e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001290:	2310      	movs	r3, #16
 8001292:	4093      	lsls	r3, r2
 8001294:	4233      	tst	r3, r6
 8001296:	d024      	beq.n	80012e2 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001298:	6822      	ldr	r2, [r4, #0]
 800129a:	6812      	ldr	r2, [r2, #0]
 800129c:	f012 0f08 	tst.w	r2, #8
 80012a0:	d01f      	beq.n	80012e2 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80012a2:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80012a4:	6823      	ldr	r3, [r4, #0]
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80012ac:	d00d      	beq.n	80012ca <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80012b4:	d104      	bne.n	80012c0 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 80012b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012b8:	b19b      	cbz	r3, 80012e2 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 80012ba:	4620      	mov	r0, r4
 80012bc:	4798      	blx	r3
 80012be:	e010      	b.n	80012e2 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80012c0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80012c2:	b173      	cbz	r3, 80012e2 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 80012c4:	4620      	mov	r0, r4
 80012c6:	4798      	blx	r3
 80012c8:	e00b      	b.n	80012e2 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	f412 7f80 	tst.w	r2, #256	; 0x100
 80012d0:	d103      	bne.n	80012da <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	f022 0208 	bic.w	r2, r2, #8
 80012d8:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80012da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012dc:	b10b      	cbz	r3, 80012e2 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 80012de:	4620      	mov	r0, r4
 80012e0:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80012e2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80012e4:	2320      	movs	r3, #32
 80012e6:	4093      	lsls	r3, r2
 80012e8:	4233      	tst	r3, r6
 80012ea:	d055      	beq.n	8001398 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80012ec:	6822      	ldr	r2, [r4, #0]
 80012ee:	6812      	ldr	r2, [r2, #0]
 80012f0:	f012 0f10 	tst.w	r2, #16
 80012f4:	d050      	beq.n	8001398 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80012f6:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80012f8:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2b05      	cmp	r3, #5
 8001300:	d00e      	beq.n	8001320 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001302:	6823      	ldr	r3, [r4, #0]
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800130a:	d033      	beq.n	8001374 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001312:	d12a      	bne.n	800136a <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8001314:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001316:	2b00      	cmp	r3, #0
 8001318:	d03e      	beq.n	8001398 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 800131a:	4620      	mov	r0, r4
 800131c:	4798      	blx	r3
 800131e:	e03b      	b.n	8001398 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001320:	6822      	ldr	r2, [r4, #0]
 8001322:	6813      	ldr	r3, [r2, #0]
 8001324:	f023 0316 	bic.w	r3, r3, #22
 8001328:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800132a:	6822      	ldr	r2, [r4, #0]
 800132c:	6953      	ldr	r3, [r2, #20]
 800132e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001332:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001334:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001336:	b1a3      	cbz	r3, 8001362 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001338:	6822      	ldr	r2, [r4, #0]
 800133a:	6813      	ldr	r3, [r2, #0]
 800133c:	f023 0308 	bic.w	r3, r3, #8
 8001340:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001342:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001344:	233f      	movs	r3, #63	; 0x3f
 8001346:	4093      	lsls	r3, r2
 8001348:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 800134a:	2301      	movs	r3, #1
 800134c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8001350:	2300      	movs	r3, #0
 8001352:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8001356:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001358:	2b00      	cmp	r3, #0
 800135a:	d03f      	beq.n	80013dc <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 800135c:	4620      	mov	r0, r4
 800135e:	4798      	blx	r3
        return;
 8001360:	e03c      	b.n	80013dc <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001362:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001364:	2b00      	cmp	r3, #0
 8001366:	d1e7      	bne.n	8001338 <HAL_DMA_IRQHandler+0x12c>
 8001368:	e7eb      	b.n	8001342 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 800136a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800136c:	b1a3      	cbz	r3, 8001398 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 800136e:	4620      	mov	r0, r4
 8001370:	4798      	blx	r3
 8001372:	e011      	b.n	8001398 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	f412 7f80 	tst.w	r2, #256	; 0x100
 800137a:	d109      	bne.n	8001390 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	f022 0210 	bic.w	r2, r2, #16
 8001382:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001384:	2301      	movs	r3, #1
 8001386:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 800138a:	2300      	movs	r3, #0
 800138c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8001390:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001392:	b10b      	cbz	r3, 8001398 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8001394:	4620      	mov	r0, r4
 8001396:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001398:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800139a:	b1fb      	cbz	r3, 80013dc <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800139c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800139e:	f013 0f01 	tst.w	r3, #1
 80013a2:	d017      	beq.n	80013d4 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 80013a4:	2305      	movs	r3, #5
 80013a6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80013aa:	6822      	ldr	r2, [r4, #0]
 80013ac:	6813      	ldr	r3, [r2, #0]
 80013ae:	f023 0301 	bic.w	r3, r3, #1
 80013b2:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 80013b4:	9b01      	ldr	r3, [sp, #4]
 80013b6:	3301      	adds	r3, #1
 80013b8:	9301      	str	r3, [sp, #4]
 80013ba:	42ab      	cmp	r3, r5
 80013bc:	d804      	bhi.n	80013c8 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80013be:	6823      	ldr	r3, [r4, #0]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f013 0f01 	tst.w	r3, #1
 80013c6:	d1f5      	bne.n	80013b4 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 80013c8:	2301      	movs	r3, #1
 80013ca:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 80013ce:	2300      	movs	r3, #0
 80013d0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 80013d4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80013d6:	b10b      	cbz	r3, 80013dc <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 80013d8:	4620      	mov	r0, r4
 80013da:	4798      	blx	r3
}
 80013dc:	b003      	add	sp, #12
 80013de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013e0:	20000400 	.word	0x20000400
 80013e4:	1b4e81b5 	.word	0x1b4e81b5

080013e8 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013e8:	2300      	movs	r3, #0
 80013ea:	2b0f      	cmp	r3, #15
 80013ec:	f200 80dd 	bhi.w	80015aa <HAL_GPIO_Init+0x1c2>
{
 80013f0:	b4f0      	push	{r4, r5, r6, r7}
 80013f2:	b082      	sub	sp, #8
 80013f4:	e05d      	b.n	80014b2 <HAL_GPIO_Init+0xca>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013f6:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013f8:	005f      	lsls	r7, r3, #1
 80013fa:	2403      	movs	r4, #3
 80013fc:	40bc      	lsls	r4, r7
 80013fe:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001402:	68cc      	ldr	r4, [r1, #12]
 8001404:	40bc      	lsls	r4, r7
 8001406:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8001408:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800140a:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800140c:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001410:	684c      	ldr	r4, [r1, #4]
 8001412:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8001416:	409a      	lsls	r2, r3
 8001418:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 800141a:	6042      	str	r2, [r0, #4]
 800141c:	e057      	b.n	80014ce <HAL_GPIO_Init+0xe6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800141e:	08dc      	lsrs	r4, r3, #3
 8001420:	3408      	adds	r4, #8
 8001422:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001426:	f003 0207 	and.w	r2, r3, #7
 800142a:	0096      	lsls	r6, r2, #2
 800142c:	220f      	movs	r2, #15
 800142e:	40b2      	lsls	r2, r6
 8001430:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001434:	690a      	ldr	r2, [r1, #16]
 8001436:	40b2      	lsls	r2, r6
 8001438:	433a      	orrs	r2, r7
        GPIOx->AFR[position >> 3U] = temp;
 800143a:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800143e:	e05a      	b.n	80014f6 <HAL_GPIO_Init+0x10e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001440:	2207      	movs	r2, #7
 8001442:	e000      	b.n	8001446 <HAL_GPIO_Init+0x5e>
 8001444:	2200      	movs	r2, #0
 8001446:	40b2      	lsls	r2, r6
 8001448:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 800144a:	3402      	adds	r4, #2
 800144c:	4e57      	ldr	r6, [pc, #348]	; (80015ac <HAL_GPIO_Init+0x1c4>)
 800144e:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001452:	4a57      	ldr	r2, [pc, #348]	; (80015b0 <HAL_GPIO_Init+0x1c8>)
 8001454:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001456:	43ea      	mvns	r2, r5
 8001458:	ea24 0605 	bic.w	r6, r4, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800145c:	684f      	ldr	r7, [r1, #4]
 800145e:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001462:	d001      	beq.n	8001468 <HAL_GPIO_Init+0x80>
        {
          temp |= iocurrent;
 8001464:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8001468:	4c51      	ldr	r4, [pc, #324]	; (80015b0 <HAL_GPIO_Init+0x1c8>)
 800146a:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 800146c:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 800146e:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001472:	684f      	ldr	r7, [r1, #4]
 8001474:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001478:	d001      	beq.n	800147e <HAL_GPIO_Init+0x96>
        {
          temp |= iocurrent;
 800147a:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 800147e:	4c4c      	ldr	r4, [pc, #304]	; (80015b0 <HAL_GPIO_Init+0x1c8>)
 8001480:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001482:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8001484:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001488:	684f      	ldr	r7, [r1, #4]
 800148a:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 800148e:	d001      	beq.n	8001494 <HAL_GPIO_Init+0xac>
        {
          temp |= iocurrent;
 8001490:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8001494:	4c46      	ldr	r4, [pc, #280]	; (80015b0 <HAL_GPIO_Init+0x1c8>)
 8001496:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8001498:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 800149a:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800149c:	684e      	ldr	r6, [r1, #4]
 800149e:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 80014a2:	d001      	beq.n	80014a8 <HAL_GPIO_Init+0xc0>
        {
          temp |= iocurrent;
 80014a4:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 80014a8:	4c41      	ldr	r4, [pc, #260]	; (80015b0 <HAL_GPIO_Init+0x1c8>)
 80014aa:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ac:	3301      	adds	r3, #1
 80014ae:	2b0f      	cmp	r3, #15
 80014b0:	d878      	bhi.n	80015a4 <HAL_GPIO_Init+0x1bc>
    ioposition = 0x01U << position;
 80014b2:	2201      	movs	r2, #1
 80014b4:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014b6:	680c      	ldr	r4, [r1, #0]
 80014b8:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 80014bc:	ea32 0404 	bics.w	r4, r2, r4
 80014c0:	d1f4      	bne.n	80014ac <HAL_GPIO_Init+0xc4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014c2:	684c      	ldr	r4, [r1, #4]
 80014c4:	f004 0403 	and.w	r4, r4, #3
 80014c8:	3c01      	subs	r4, #1
 80014ca:	2c01      	cmp	r4, #1
 80014cc:	d993      	bls.n	80013f6 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014ce:	684a      	ldr	r2, [r1, #4]
 80014d0:	f002 0203 	and.w	r2, r2, #3
 80014d4:	2a03      	cmp	r2, #3
 80014d6:	d009      	beq.n	80014ec <HAL_GPIO_Init+0x104>
        temp = GPIOx->PUPDR;
 80014d8:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014da:	005e      	lsls	r6, r3, #1
 80014dc:	2203      	movs	r2, #3
 80014de:	40b2      	lsls	r2, r6
 80014e0:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014e4:	688a      	ldr	r2, [r1, #8]
 80014e6:	40b2      	lsls	r2, r6
 80014e8:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 80014ea:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ec:	684a      	ldr	r2, [r1, #4]
 80014ee:	f002 0203 	and.w	r2, r2, #3
 80014f2:	2a02      	cmp	r2, #2
 80014f4:	d093      	beq.n	800141e <HAL_GPIO_Init+0x36>
      temp = GPIOx->MODER;
 80014f6:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014f8:	005e      	lsls	r6, r3, #1
 80014fa:	2203      	movs	r2, #3
 80014fc:	40b2      	lsls	r2, r6
 80014fe:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001502:	684a      	ldr	r2, [r1, #4]
 8001504:	f002 0203 	and.w	r2, r2, #3
 8001508:	40b2      	lsls	r2, r6
 800150a:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 800150c:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800150e:	684a      	ldr	r2, [r1, #4]
 8001510:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 8001514:	d0ca      	beq.n	80014ac <HAL_GPIO_Init+0xc4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001516:	2200      	movs	r2, #0
 8001518:	9201      	str	r2, [sp, #4]
 800151a:	4a26      	ldr	r2, [pc, #152]	; (80015b4 <HAL_GPIO_Init+0x1cc>)
 800151c:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800151e:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8001522:	6454      	str	r4, [r2, #68]	; 0x44
 8001524:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001526:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800152a:	9201      	str	r2, [sp, #4]
 800152c:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800152e:	089c      	lsrs	r4, r3, #2
 8001530:	1ca6      	adds	r6, r4, #2
 8001532:	4a1e      	ldr	r2, [pc, #120]	; (80015ac <HAL_GPIO_Init+0x1c4>)
 8001534:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001538:	f003 0203 	and.w	r2, r3, #3
 800153c:	0096      	lsls	r6, r2, #2
 800153e:	220f      	movs	r2, #15
 8001540:	40b2      	lsls	r2, r6
 8001542:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001546:	4a1c      	ldr	r2, [pc, #112]	; (80015b8 <HAL_GPIO_Init+0x1d0>)
 8001548:	4290      	cmp	r0, r2
 800154a:	f43f af7b 	beq.w	8001444 <HAL_GPIO_Init+0x5c>
 800154e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001552:	4290      	cmp	r0, r2
 8001554:	d01a      	beq.n	800158c <HAL_GPIO_Init+0x1a4>
 8001556:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800155a:	4290      	cmp	r0, r2
 800155c:	d018      	beq.n	8001590 <HAL_GPIO_Init+0x1a8>
 800155e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001562:	4290      	cmp	r0, r2
 8001564:	d016      	beq.n	8001594 <HAL_GPIO_Init+0x1ac>
 8001566:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800156a:	4290      	cmp	r0, r2
 800156c:	d014      	beq.n	8001598 <HAL_GPIO_Init+0x1b0>
 800156e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001572:	4290      	cmp	r0, r2
 8001574:	d012      	beq.n	800159c <HAL_GPIO_Init+0x1b4>
 8001576:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800157a:	4290      	cmp	r0, r2
 800157c:	d010      	beq.n	80015a0 <HAL_GPIO_Init+0x1b8>
 800157e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001582:	4290      	cmp	r0, r2
 8001584:	f43f af5c 	beq.w	8001440 <HAL_GPIO_Init+0x58>
 8001588:	2208      	movs	r2, #8
 800158a:	e75c      	b.n	8001446 <HAL_GPIO_Init+0x5e>
 800158c:	2201      	movs	r2, #1
 800158e:	e75a      	b.n	8001446 <HAL_GPIO_Init+0x5e>
 8001590:	2202      	movs	r2, #2
 8001592:	e758      	b.n	8001446 <HAL_GPIO_Init+0x5e>
 8001594:	2203      	movs	r2, #3
 8001596:	e756      	b.n	8001446 <HAL_GPIO_Init+0x5e>
 8001598:	2204      	movs	r2, #4
 800159a:	e754      	b.n	8001446 <HAL_GPIO_Init+0x5e>
 800159c:	2205      	movs	r2, #5
 800159e:	e752      	b.n	8001446 <HAL_GPIO_Init+0x5e>
 80015a0:	2206      	movs	r2, #6
 80015a2:	e750      	b.n	8001446 <HAL_GPIO_Init+0x5e>
      }
    }
  }
}
 80015a4:	b002      	add	sp, #8
 80015a6:	bcf0      	pop	{r4, r5, r6, r7}
 80015a8:	4770      	bx	lr
 80015aa:	4770      	bx	lr
 80015ac:	40013800 	.word	0x40013800
 80015b0:	40013c00 	.word	0x40013c00
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40020000 	.word	0x40020000

080015bc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015bc:	b10a      	cbz	r2, 80015c2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015be:	6181      	str	r1, [r0, #24]
 80015c0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015c2:	0409      	lsls	r1, r1, #16
 80015c4:	6181      	str	r1, [r0, #24]
  }
}
 80015c6:	4770      	bx	lr

080015c8 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80015c8:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015ca:	ea01 0203 	and.w	r2, r1, r3
 80015ce:	ea21 0103 	bic.w	r1, r1, r3
 80015d2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80015d6:	6181      	str	r1, [r0, #24]
}
 80015d8:	4770      	bx	lr
	...

080015dc <HAL_I2S_Init>:
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80015dc:	2800      	cmp	r0, #0
 80015de:	f000 80bd 	beq.w	800175c <HAL_I2S_Init+0x180>
{
 80015e2:	b570      	push	{r4, r5, r6, lr}
 80015e4:	4604      	mov	r4, r0
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80015e6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d051      	beq.n	8001692 <HAL_I2S_Init+0xb6>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80015ee:	2202      	movs	r2, #2
 80015f0:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80015f4:	6821      	ldr	r1, [r4, #0]
 80015f6:	69cb      	ldr	r3, [r1, #28]
 80015f8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80015fc:	f023 030f 	bic.w	r3, r3, #15
 8001600:	61cb      	str	r3, [r1, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001602:	6823      	ldr	r3, [r4, #0]
 8001604:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001606:	6963      	ldr	r3, [r4, #20]
 8001608:	4293      	cmp	r3, r2
 800160a:	d063      	beq.n	80016d4 <HAL_I2S_Init+0xf8>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800160c:	68e3      	ldr	r3, [r4, #12]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d146      	bne.n	80016a0 <HAL_I2S_Init+0xc4>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001612:	2510      	movs	r5, #16
      /* Packet length is 32 bits */
      packetlength = 32U;
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001614:	68a3      	ldr	r3, [r4, #8]
 8001616:	2b20      	cmp	r3, #32
 8001618:	d800      	bhi.n	800161c <HAL_I2S_Init+0x40>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800161a:	006d      	lsls	r5, r5, #1
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800161c:	2001      	movs	r0, #1
 800161e:	f000 ff67 	bl	80024f0 <HAL_RCCEx_GetPeriphCLKFreq>
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001622:	6923      	ldr	r3, [r4, #16]
 8001624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001628:	d03c      	beq.n	80016a4 <HAL_I2S_Init+0xc8>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800162a:	fbb0 f0f5 	udiv	r0, r0, r5
 800162e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001632:	0043      	lsls	r3, r0, #1
 8001634:	6960      	ldr	r0, [r4, #20]
 8001636:	fbb3 f3f0 	udiv	r3, r3, r0
 800163a:	3305      	adds	r3, #5
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800163c:	4a48      	ldr	r2, [pc, #288]	; (8001760 <HAL_I2S_Init+0x184>)
 800163e:	fba2 2303 	umull	r2, r3, r2, r3

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001642:	f3c3 02c0 	ubfx	r2, r3, #3, #1

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001646:	ebc2 03d3 	rsb	r3, r2, r3, lsr #3
 800164a:	085b      	lsrs	r3, r3, #1

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800164c:	0211      	lsls	r1, r2, #8
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800164e:	1e9a      	subs	r2, r3, #2
 8001650:	2afd      	cmp	r2, #253	; 0xfd
 8001652:	d841      	bhi.n	80016d8 <HAL_I2S_Init+0xfc>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001654:	6922      	ldr	r2, [r4, #16]
 8001656:	430a      	orrs	r2, r1
 8001658:	6821      	ldr	r1, [r4, #0]
 800165a:	4313      	orrs	r3, r2
 800165c:	620b      	str	r3, [r1, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800165e:	6821      	ldr	r1, [r4, #0]
 8001660:	69cb      	ldr	r3, [r1, #28]
 8001662:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001666:	f023 030f 	bic.w	r3, r3, #15
 800166a:	6862      	ldr	r2, [r4, #4]
 800166c:	68a0      	ldr	r0, [r4, #8]
 800166e:	4302      	orrs	r2, r0
 8001670:	68e0      	ldr	r0, [r4, #12]
 8001672:	4302      	orrs	r2, r0
 8001674:	69a0      	ldr	r0, [r4, #24]
 8001676:	4302      	orrs	r2, r0
 8001678:	4313      	orrs	r3, r2
 800167a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800167e:	61cb      	str	r3, [r1, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001680:	6a23      	ldr	r3, [r4, #32]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d02e      	beq.n	80016e4 <HAL_I2S_Init+0x108>
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001686:	2000      	movs	r0, #0
 8001688:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800168a:	2301      	movs	r3, #1
 800168c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  return HAL_OK;
}
 8001690:	bd70      	pop	{r4, r5, r6, pc}
    hi2s->Lock = HAL_UNLOCKED;
 8001692:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001696:	4b33      	ldr	r3, [pc, #204]	; (8001764 <HAL_I2S_Init+0x188>)
 8001698:	6343      	str	r3, [r0, #52]	; 0x34
    HAL_I2S_MspInit(hi2s);
 800169a:	f7ff f85b 	bl	8000754 <HAL_I2S_MspInit>
 800169e:	e7a6      	b.n	80015ee <HAL_I2S_Init+0x12>
      packetlength = 32U;
 80016a0:	2520      	movs	r5, #32
 80016a2:	e7b7      	b.n	8001614 <HAL_I2S_Init+0x38>
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80016a4:	68e3      	ldr	r3, [r4, #12]
 80016a6:	b153      	cbz	r3, 80016be <HAL_I2S_Init+0xe2>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80016a8:	00ad      	lsls	r5, r5, #2
 80016aa:	fbb0 f0f5 	udiv	r0, r0, r5
 80016ae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80016b2:	0043      	lsls	r3, r0, #1
 80016b4:	6960      	ldr	r0, [r4, #20]
 80016b6:	fbb3 f3f0 	udiv	r3, r3, r0
 80016ba:	3305      	adds	r3, #5
 80016bc:	e7be      	b.n	800163c <HAL_I2S_Init+0x60>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80016be:	00ed      	lsls	r5, r5, #3
 80016c0:	fbb0 f0f5 	udiv	r0, r0, r5
 80016c4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80016c8:	0043      	lsls	r3, r0, #1
 80016ca:	6960      	ldr	r0, [r4, #20]
 80016cc:	fbb3 f3f0 	udiv	r3, r3, r0
 80016d0:	3305      	adds	r3, #5
 80016d2:	e7b3      	b.n	800163c <HAL_I2S_Init+0x60>
    i2sodd = 0U;
 80016d4:	2100      	movs	r1, #0
 80016d6:	e7ba      	b.n	800164e <HAL_I2S_Init+0x72>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80016d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80016da:	f043 0310 	orr.w	r3, r3, #16
 80016de:	6463      	str	r3, [r4, #68]	; 0x44
    return  HAL_ERROR;
 80016e0:	2001      	movs	r0, #1
 80016e2:	e7d5      	b.n	8001690 <HAL_I2S_Init+0xb4>
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80016e4:	4b20      	ldr	r3, [pc, #128]	; (8001768 <HAL_I2S_Init+0x18c>)
 80016e6:	6363      	str	r3, [r4, #52]	; 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80016e8:	6822      	ldr	r2, [r4, #0]
 80016ea:	4b20      	ldr	r3, [pc, #128]	; (800176c <HAL_I2S_Init+0x190>)
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d01f      	beq.n	8001730 <HAL_I2S_Init+0x154>
 80016f0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80016f4:	69d3      	ldr	r3, [r2, #28]
 80016f6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80016fa:	f023 030f 	bic.w	r3, r3, #15
 80016fe:	61d3      	str	r3, [r2, #28]
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001700:	6822      	ldr	r2, [r4, #0]
 8001702:	4b1a      	ldr	r3, [pc, #104]	; (800176c <HAL_I2S_Init+0x190>)
 8001704:	429a      	cmp	r2, r3
 8001706:	d015      	beq.n	8001734 <HAL_I2S_Init+0x158>
 8001708:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800170c:	2202      	movs	r2, #2
 800170e:	621a      	str	r2, [r3, #32]
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001710:	6822      	ldr	r2, [r4, #0]
 8001712:	4b16      	ldr	r3, [pc, #88]	; (800176c <HAL_I2S_Init+0x190>)
 8001714:	429a      	cmp	r2, r3
 8001716:	d010      	beq.n	800173a <HAL_I2S_Init+0x15e>
 8001718:	f04f 2540 	mov.w	r5, #1073758208	; 0x40004000
 800171c:	69eb      	ldr	r3, [r5, #28]
 800171e:	b29b      	uxth	r3, r3
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001720:	6862      	ldr	r2, [r4, #4]
 8001722:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001726:	d00a      	beq.n	800173e <HAL_I2S_Init+0x162>
 8001728:	b9b2      	cbnz	r2, 8001758 <HAL_I2S_Init+0x17c>
      tmp = I2S_MODE_SLAVE_RX;
 800172a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800172e:	e008      	b.n	8001742 <HAL_I2S_Init+0x166>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001730:	4a0f      	ldr	r2, [pc, #60]	; (8001770 <HAL_I2S_Init+0x194>)
 8001732:	e7df      	b.n	80016f4 <HAL_I2S_Init+0x118>
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001734:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001738:	e7e8      	b.n	800170c <HAL_I2S_Init+0x130>
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800173a:	4d0d      	ldr	r5, [pc, #52]	; (8001770 <HAL_I2S_Init+0x194>)
 800173c:	e7ee      	b.n	800171c <HAL_I2S_Init+0x140>
      tmp = I2S_MODE_SLAVE_RX;
 800173e:	f44f 7080 	mov.w	r0, #256	; 0x100
                         (uint16_t)hi2s->Init.Standard   | \
 8001742:	8926      	ldrh	r6, [r4, #8]
                         (uint16_t)hi2s->Init.DataFormat | \
 8001744:	89a1      	ldrh	r1, [r4, #12]
                         (uint16_t)hi2s->Init.CPOL);
 8001746:	8b22      	ldrh	r2, [r4, #24]
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001748:	4330      	orrs	r0, r6
 800174a:	4301      	orrs	r1, r0
 800174c:	430a      	orrs	r2, r1
 800174e:	4313      	orrs	r3, r2
 8001750:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001754:	61eb      	str	r3, [r5, #28]
 8001756:	e796      	b.n	8001686 <HAL_I2S_Init+0xaa>
      tmp = I2S_MODE_SLAVE_TX;
 8001758:	2000      	movs	r0, #0
 800175a:	e7f2      	b.n	8001742 <HAL_I2S_Init+0x166>
    return HAL_ERROR;
 800175c:	2001      	movs	r0, #1
}
 800175e:	4770      	bx	lr
 8001760:	cccccccd 	.word	0xcccccccd
 8001764:	0800191b 	.word	0x0800191b
 8001768:	08001b55 	.word	0x08001b55
 800176c:	40003800 	.word	0x40003800
 8001770:	40003400 	.word	0x40003400

08001774 <HAL_I2S_Receive_DMA>:
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8001774:	2900      	cmp	r1, #0
 8001776:	d06d      	beq.n	8001854 <HAL_I2S_Receive_DMA+0xe0>
{
 8001778:	b530      	push	{r4, r5, lr}
 800177a:	b083      	sub	sp, #12
 800177c:	4604      	mov	r4, r0
  if ((pData == NULL) || (Size == 0U))
 800177e:	2a00      	cmp	r2, #0
 8001780:	d06a      	beq.n	8001858 <HAL_I2S_Receive_DMA+0xe4>
  {
    return  HAL_ERROR;
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8001782:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8001786:	b2db      	uxtb	r3, r3
 8001788:	2b01      	cmp	r3, #1
 800178a:	d068      	beq.n	800185e <HAL_I2S_Receive_DMA+0xea>
 800178c:	2301      	movs	r3, #1
 800178e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8001792:	f894 5041 	ldrb.w	r5, [r4, #65]	; 0x41
 8001796:	b2ed      	uxtb	r5, r5
 8001798:	429d      	cmp	r5, r3
 800179a:	d110      	bne.n	80017be <HAL_I2S_Receive_DMA+0x4a>
    __HAL_UNLOCK(hi2s);
    return HAL_BUSY;
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800179c:	2304      	movs	r3, #4
 800179e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80017a2:	2300      	movs	r3, #0
 80017a4:	6463      	str	r3, [r4, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 80017a6:	62e1      	str	r1, [r4, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80017a8:	6823      	ldr	r3, [r4, #0]
 80017aa:	69db      	ldr	r3, [r3, #28]
 80017ac:	f003 0307 	and.w	r3, r3, #7

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80017b0:	2b03      	cmp	r3, #3
 80017b2:	d009      	beq.n	80017c8 <HAL_I2S_Receive_DMA+0x54>
 80017b4:	2b05      	cmp	r3, #5
 80017b6:	d007      	beq.n	80017c8 <HAL_I2S_Receive_DMA+0x54>
    hi2s->RxXferSize = (Size << 1U);
    hi2s->RxXferCount = (Size << 1U);
  }
  else
  {
    hi2s->RxXferSize = Size;
 80017b8:	8622      	strh	r2, [r4, #48]	; 0x30
    hi2s->RxXferCount = Size;
 80017ba:	8662      	strh	r2, [r4, #50]	; 0x32
 80017bc:	e008      	b.n	80017d0 <HAL_I2S_Receive_DMA+0x5c>
    __HAL_UNLOCK(hi2s);
 80017be:	2300      	movs	r3, #0
 80017c0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_BUSY;
 80017c4:	2002      	movs	r0, #2
 80017c6:	e048      	b.n	800185a <HAL_I2S_Receive_DMA+0xe6>
    hi2s->RxXferSize = (Size << 1U);
 80017c8:	0052      	lsls	r2, r2, #1
 80017ca:	b292      	uxth	r2, r2
 80017cc:	8622      	strh	r2, [r4, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 80017ce:	8662      	strh	r2, [r4, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80017d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80017d2:	4a24      	ldr	r2, [pc, #144]	; (8001864 <HAL_I2S_Receive_DMA+0xf0>)
 80017d4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80017d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80017d8:	4a23      	ldr	r2, [pc, #140]	; (8001868 <HAL_I2S_Receive_DMA+0xf4>)
 80017da:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80017dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80017de:	4a23      	ldr	r2, [pc, #140]	; (800186c <HAL_I2S_Receive_DMA+0xf8>)
 80017e0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80017e2:	6821      	ldr	r1, [r4, #0]
 80017e4:	69cb      	ldr	r3, [r1, #28]
 80017e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80017ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80017ee:	d01d      	beq.n	800182c <HAL_I2S_Receive_DMA+0xb8>
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
                                 hi2s->RxXferSize))
 80017f0:	8e23      	ldrh	r3, [r4, #48]	; 0x30
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80017f6:	310c      	adds	r1, #12
 80017f8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80017fa:	f7ff fc75 	bl	80010e8 <HAL_DMA_Start_IT>
 80017fe:	b9e8      	cbnz	r0, 800183c <HAL_I2S_Receive_DMA+0xc8>
    __HAL_UNLOCK(hi2s);
    return HAL_ERROR;
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8001800:	6823      	ldr	r3, [r4, #0]
 8001802:	69da      	ldr	r2, [r3, #28]
 8001804:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001808:	d103      	bne.n	8001812 <HAL_I2S_Receive_DMA+0x9e>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800180a:	69da      	ldr	r2, [r3, #28]
 800180c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001810:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8001812:	6823      	ldr	r3, [r4, #0]
 8001814:	685a      	ldr	r2, [r3, #4]
 8001816:	f012 0f01 	tst.w	r2, #1
 800181a:	d103      	bne.n	8001824 <HAL_I2S_Receive_DMA+0xb0>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800181c:	685a      	ldr	r2, [r3, #4]
 800181e:	f042 0201 	orr.w	r2, r2, #1
 8001822:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8001824:	2300      	movs	r3, #0
 8001826:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  return HAL_OK;
 800182a:	e016      	b.n	800185a <HAL_I2S_Receive_DMA+0xe6>
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800182c:	2300      	movs	r3, #0
 800182e:	9301      	str	r3, [sp, #4]
 8001830:	68cb      	ldr	r3, [r1, #12]
 8001832:	9301      	str	r3, [sp, #4]
 8001834:	688b      	ldr	r3, [r1, #8]
 8001836:	9301      	str	r3, [sp, #4]
 8001838:	9b01      	ldr	r3, [sp, #4]
 800183a:	e7d9      	b.n	80017f0 <HAL_I2S_Receive_DMA+0x7c>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800183c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800183e:	f043 0308 	orr.w	r3, r3, #8
 8001842:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8001844:	2301      	movs	r3, #1
 8001846:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 800184a:	2300      	movs	r3, #0
 800184c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001850:	4628      	mov	r0, r5
 8001852:	e002      	b.n	800185a <HAL_I2S_Receive_DMA+0xe6>
    return  HAL_ERROR;
 8001854:	2001      	movs	r0, #1
}
 8001856:	4770      	bx	lr
    return  HAL_ERROR;
 8001858:	2001      	movs	r0, #1
}
 800185a:	b003      	add	sp, #12
 800185c:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hi2s);
 800185e:	2002      	movs	r0, #2
 8001860:	e7fb      	b.n	800185a <HAL_I2S_Receive_DMA+0xe6>
 8001862:	bf00      	nop
 8001864:	080018b3 	.word	0x080018b3
 8001868:	080018f5 	.word	0x080018f5
 800186c:	080019eb 	.word	0x080019eb

08001870 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001870:	b508      	push	{r3, lr}
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8001872:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001874:	4798      	blx	r3
}
 8001876:	bd08      	pop	{r3, pc}

08001878 <HAL_I2S_TxCpltCallback>:
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8001878:	4770      	bx	lr

0800187a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800187a:	b508      	push	{r3, lr}
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800187c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800187e:	6803      	ldr	r3, [r0, #0]
 8001880:	8812      	ldrh	r2, [r2, #0]
 8001882:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001884:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001886:	3302      	adds	r3, #2
 8001888:	6243      	str	r3, [r0, #36]	; 0x24
  hi2s->TxXferCount--;
 800188a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800188c:	b29b      	uxth	r3, r3
 800188e:	3b01      	subs	r3, #1
 8001890:	b29b      	uxth	r3, r3
 8001892:	8543      	strh	r3, [r0, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8001894:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001896:	b29b      	uxth	r3, r3
 8001898:	b103      	cbz	r3, 800189c <I2S_Transmit_IT+0x22>
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800189a:	bd08      	pop	{r3, pc}
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800189c:	6802      	ldr	r2, [r0, #0]
 800189e:	6853      	ldr	r3, [r2, #4]
 80018a0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80018a4:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 80018a6:	2301      	movs	r3, #1
 80018a8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 80018ac:	f7ff ffe4 	bl	8001878 <HAL_I2S_TxCpltCallback>
}
 80018b0:	e7f3      	b.n	800189a <I2S_Transmit_IT+0x20>

080018b2 <I2S_DMARxHalfCplt>:
{
 80018b2:	b508      	push	{r3, lr}
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80018b4:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80018b6:	f7ff f9e5 	bl	8000c84 <HAL_I2S_RxHalfCpltCallback>
}
 80018ba:	bd08      	pop	{r3, pc}

080018bc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80018bc:	b508      	push	{r3, lr}
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80018be:	6803      	ldr	r3, [r0, #0]
 80018c0:	68da      	ldr	r2, [r3, #12]
 80018c2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80018c4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80018c6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80018c8:	3302      	adds	r3, #2
 80018ca:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2s->RxXferCount--;
 80018cc:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	3b01      	subs	r3, #1
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	8643      	strh	r3, [r0, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80018d6:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 80018d8:	b29b      	uxth	r3, r3
 80018da:	b103      	cbz	r3, 80018de <I2S_Receive_IT+0x22>
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80018dc:	bd08      	pop	{r3, pc}
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80018de:	6802      	ldr	r2, [r0, #0]
 80018e0:	6853      	ldr	r3, [r2, #4]
 80018e2:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80018e6:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 80018e8:	2301      	movs	r3, #1
 80018ea:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 80018ee:	f7ff f9eb 	bl	8000cc8 <HAL_I2S_RxCpltCallback>
}
 80018f2:	e7f3      	b.n	80018dc <I2S_Receive_IT+0x20>

080018f4 <I2S_DMARxCplt>:
{
 80018f4:	b508      	push	{r3, lr}
 80018f6:	4603      	mov	r3, r0
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80018f8:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 80018fa:	69db      	ldr	r3, [r3, #28]
 80018fc:	b94b      	cbnz	r3, 8001912 <I2S_DMARxCplt+0x1e>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80018fe:	6802      	ldr	r2, [r0, #0]
 8001900:	6853      	ldr	r3, [r2, #4]
 8001902:	f023 0301 	bic.w	r3, r3, #1
 8001906:	6053      	str	r3, [r2, #4]
    hi2s->RxXferCount = 0U;
 8001908:	2300      	movs	r3, #0
 800190a:	8643      	strh	r3, [r0, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 800190c:	2301      	movs	r3, #1
 800190e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  HAL_I2S_RxCpltCallback(hi2s);
 8001912:	f7ff f9d9 	bl	8000cc8 <HAL_I2S_RxCpltCallback>
}
 8001916:	bd08      	pop	{r3, pc}

08001918 <HAL_I2S_ErrorCallback>:
}
 8001918:	4770      	bx	lr

0800191a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800191a:	b510      	push	{r4, lr}
 800191c:	b084      	sub	sp, #16
 800191e:	4604      	mov	r4, r0
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001920:	6802      	ldr	r2, [r0, #0]
 8001922:	6893      	ldr	r3, [r2, #8]
 8001924:	9303      	str	r3, [sp, #12]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001926:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800192a:	b2db      	uxtb	r3, r3
 800192c:	2b04      	cmp	r3, #4
 800192e:	d006      	beq.n	800193e <I2S_IRQHandler+0x24>
      HAL_I2S_ErrorCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001930:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b03      	cmp	r3, #3
 8001938:	d02c      	beq.n	8001994 <I2S_IRQHandler+0x7a>
#else
      HAL_I2S_ErrorCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800193a:	b004      	add	sp, #16
 800193c:	bd10      	pop	{r4, pc}
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800193e:	9b03      	ldr	r3, [sp, #12]
 8001940:	f013 0f01 	tst.w	r3, #1
 8001944:	d003      	beq.n	800194e <I2S_IRQHandler+0x34>
 8001946:	6853      	ldr	r3, [r2, #4]
 8001948:	f013 0f40 	tst.w	r3, #64	; 0x40
 800194c:	d11f      	bne.n	800198e <I2S_IRQHandler+0x74>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800194e:	9b03      	ldr	r3, [sp, #12]
 8001950:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001954:	d0ec      	beq.n	8001930 <I2S_IRQHandler+0x16>
 8001956:	6823      	ldr	r3, [r4, #0]
 8001958:	685a      	ldr	r2, [r3, #4]
 800195a:	f012 0f20 	tst.w	r2, #32
 800195e:	d0e7      	beq.n	8001930 <I2S_IRQHandler+0x16>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001966:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001968:	2300      	movs	r3, #0
 800196a:	9301      	str	r3, [sp, #4]
 800196c:	6823      	ldr	r3, [r4, #0]
 800196e:	68da      	ldr	r2, [r3, #12]
 8001970:	9201      	str	r2, [sp, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	9301      	str	r3, [sp, #4]
 8001976:	9b01      	ldr	r3, [sp, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8001978:	2301      	movs	r3, #1
 800197a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800197e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001980:	f043 0302 	orr.w	r3, r3, #2
 8001984:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001986:	4620      	mov	r0, r4
 8001988:	f7ff ffc6 	bl	8001918 <HAL_I2S_ErrorCallback>
 800198c:	e7d0      	b.n	8001930 <I2S_IRQHandler+0x16>
      I2S_Receive_IT(hi2s);
 800198e:	f7ff ff95 	bl	80018bc <I2S_Receive_IT>
 8001992:	e7dc      	b.n	800194e <I2S_IRQHandler+0x34>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001994:	9b03      	ldr	r3, [sp, #12]
 8001996:	f013 0f02 	tst.w	r3, #2
 800199a:	d004      	beq.n	80019a6 <I2S_IRQHandler+0x8c>
 800199c:	6823      	ldr	r3, [r4, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80019a4:	d11d      	bne.n	80019e2 <I2S_IRQHandler+0xc8>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80019a6:	9b03      	ldr	r3, [sp, #12]
 80019a8:	f013 0f08 	tst.w	r3, #8
 80019ac:	d0c5      	beq.n	800193a <I2S_IRQHandler+0x20>
 80019ae:	6823      	ldr	r3, [r4, #0]
 80019b0:	685a      	ldr	r2, [r3, #4]
 80019b2:	f012 0f20 	tst.w	r2, #32
 80019b6:	d0c0      	beq.n	800193a <I2S_IRQHandler+0x20>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80019b8:	685a      	ldr	r2, [r3, #4]
 80019ba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80019be:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80019c0:	2300      	movs	r3, #0
 80019c2:	9302      	str	r3, [sp, #8]
 80019c4:	6823      	ldr	r3, [r4, #0]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	9302      	str	r3, [sp, #8]
 80019ca:	9b02      	ldr	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 80019cc:	2301      	movs	r3, #1
 80019ce:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80019d2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80019d4:	f043 0304 	orr.w	r3, r3, #4
 80019d8:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80019da:	4620      	mov	r0, r4
 80019dc:	f7ff ff9c 	bl	8001918 <HAL_I2S_ErrorCallback>
}
 80019e0:	e7ab      	b.n	800193a <I2S_IRQHandler+0x20>
      I2S_Transmit_IT(hi2s);
 80019e2:	4620      	mov	r0, r4
 80019e4:	f7ff ff49 	bl	800187a <I2S_Transmit_IT>
 80019e8:	e7dd      	b.n	80019a6 <I2S_IRQHandler+0x8c>

080019ea <I2S_DMAError>:
{
 80019ea:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80019ec:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80019ee:	6802      	ldr	r2, [r0, #0]
 80019f0:	6853      	ldr	r3, [r2, #4]
 80019f2:	f023 0303 	bic.w	r3, r3, #3
 80019f6:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 80019f8:	2300      	movs	r3, #0
 80019fa:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80019fc:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 80019fe:	2301      	movs	r3, #1
 8001a00:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001a04:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001a06:	f043 0308 	orr.w	r3, r3, #8
 8001a0a:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_I2S_ErrorCallback(hi2s);
 8001a0c:	f7ff ff84 	bl	8001918 <HAL_I2S_ErrorCallback>
}
 8001a10:	bd08      	pop	{r3, pc}

08001a12 <HAL_I2SEx_TxRxCpltCallback>:
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8001a12:	4770      	bx	lr

08001a14 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8001a14:	b508      	push	{r3, lr}
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8001a16:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001a18:	1c9a      	adds	r2, r3, #2
 8001a1a:	6242      	str	r2, [r0, #36]	; 0x24
 8001a1c:	6802      	ldr	r2, [r0, #0]
 8001a1e:	881b      	ldrh	r3, [r3, #0]
 8001a20:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 8001a22:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	3b01      	subs	r3, #1
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	8543      	strh	r3, [r0, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8001a2c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	b93b      	cbnz	r3, 8001a42 <I2SEx_TxISR_I2S+0x2e>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001a32:	6802      	ldr	r2, [r0, #0]
 8001a34:	6853      	ldr	r3, [r2, #4]
 8001a36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001a3a:	6053      	str	r3, [r2, #4]

    if (hi2s->RxXferCount == 0U)
 8001a3c:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	b103      	cbz	r3, 8001a44 <I2SEx_TxISR_I2S+0x30>
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001a42:	bd08      	pop	{r3, pc}
      hi2s->State = HAL_I2S_STATE_READY;
 8001a44:	2301      	movs	r3, #1
 8001a46:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001a4a:	f7ff ffe2 	bl	8001a12 <HAL_I2SEx_TxRxCpltCallback>
}
 8001a4e:	e7f8      	b.n	8001a42 <I2SEx_TxISR_I2S+0x2e>

08001a50 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8001a50:	b508      	push	{r3, lr}
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8001a52:	6802      	ldr	r2, [r0, #0]
 8001a54:	4b15      	ldr	r3, [pc, #84]	; (8001aac <I2SEx_RxISR_I2SExt+0x5c>)
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d01c      	beq.n	8001a94 <I2SEx_RxISR_I2SExt+0x44>
 8001a5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001a5e:	68da      	ldr	r2, [r3, #12]
 8001a60:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001a62:	1c99      	adds	r1, r3, #2
 8001a64:	62c1      	str	r1, [r0, #44]	; 0x2c
 8001a66:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8001a68:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	8643      	strh	r3, [r0, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8001a72:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	b963      	cbnz	r3, 8001a92 <I2SEx_RxISR_I2SExt+0x42>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001a78:	6802      	ldr	r2, [r0, #0]
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <I2SEx_RxISR_I2SExt+0x5c>)
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d00c      	beq.n	8001a9a <I2SEx_RxISR_I2SExt+0x4a>
 8001a80:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001a84:	6853      	ldr	r3, [r2, #4]
 8001a86:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001a8a:	6053      	str	r3, [r2, #4]

    if (hi2s->TxXferCount == 0U)
 8001a8c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	b12b      	cbz	r3, 8001a9e <I2SEx_RxISR_I2SExt+0x4e>
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001a92:	bd08      	pop	{r3, pc}
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8001a94:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001a98:	e7e1      	b.n	8001a5e <I2SEx_RxISR_I2SExt+0xe>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001a9a:	4a05      	ldr	r2, [pc, #20]	; (8001ab0 <I2SEx_RxISR_I2SExt+0x60>)
 8001a9c:	e7f2      	b.n	8001a84 <I2SEx_RxISR_I2SExt+0x34>
      hi2s->State = HAL_I2S_STATE_READY;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001aa4:	f7ff ffb5 	bl	8001a12 <HAL_I2SEx_TxRxCpltCallback>
}
 8001aa8:	e7f3      	b.n	8001a92 <I2SEx_RxISR_I2SExt+0x42>
 8001aaa:	bf00      	nop
 8001aac:	40003800 	.word	0x40003800
 8001ab0:	40003400 	.word	0x40003400

08001ab4 <I2SEx_TxISR_I2SExt>:
{
 8001ab4:	b508      	push	{r3, lr}
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8001ab6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ab8:	1c9a      	adds	r2, r3, #2
 8001aba:	6242      	str	r2, [r0, #36]	; 0x24
 8001abc:	881a      	ldrh	r2, [r3, #0]
 8001abe:	6801      	ldr	r1, [r0, #0]
 8001ac0:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <I2SEx_TxISR_I2SExt+0x5c>)
 8001ac2:	4299      	cmp	r1, r3
 8001ac4:	d018      	beq.n	8001af8 <I2SEx_TxISR_I2SExt+0x44>
 8001ac6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001aca:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8001acc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	3b01      	subs	r3, #1
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8001ad6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	b963      	cbnz	r3, 8001af6 <I2SEx_TxISR_I2SExt+0x42>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001adc:	6802      	ldr	r2, [r0, #0]
 8001ade:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <I2SEx_TxISR_I2SExt+0x5c>)
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d00c      	beq.n	8001afe <I2SEx_TxISR_I2SExt+0x4a>
 8001ae4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001ae8:	6853      	ldr	r3, [r2, #4]
 8001aea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001aee:	6053      	str	r3, [r2, #4]
    if (hi2s->RxXferCount == 0U)
 8001af0:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	b12b      	cbz	r3, 8001b02 <I2SEx_TxISR_I2SExt+0x4e>
}
 8001af6:	bd08      	pop	{r3, pc}
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8001af8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001afc:	e7e5      	b.n	8001aca <I2SEx_TxISR_I2SExt+0x16>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001afe:	4a05      	ldr	r2, [pc, #20]	; (8001b14 <I2SEx_TxISR_I2SExt+0x60>)
 8001b00:	e7f2      	b.n	8001ae8 <I2SEx_TxISR_I2SExt+0x34>
      hi2s->State = HAL_I2S_STATE_READY;
 8001b02:	2301      	movs	r3, #1
 8001b04:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001b08:	f7ff ff83 	bl	8001a12 <HAL_I2SEx_TxRxCpltCallback>
}
 8001b0c:	e7f3      	b.n	8001af6 <I2SEx_TxISR_I2SExt+0x42>
 8001b0e:	bf00      	nop
 8001b10:	40003800 	.word	0x40003800
 8001b14:	40003400 	.word	0x40003400

08001b18 <I2SEx_RxISR_I2S>:
{
 8001b18:	b508      	push	{r3, lr}
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8001b1a:	6803      	ldr	r3, [r0, #0]
 8001b1c:	68da      	ldr	r2, [r3, #12]
 8001b1e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001b20:	1c99      	adds	r1, r3, #2
 8001b22:	62c1      	str	r1, [r0, #44]	; 0x2c
 8001b24:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8001b26:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	8643      	strh	r3, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 8001b30:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	b93b      	cbnz	r3, 8001b46 <I2SEx_RxISR_I2S+0x2e>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001b36:	6802      	ldr	r2, [r0, #0]
 8001b38:	6853      	ldr	r3, [r2, #4]
 8001b3a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001b3e:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 8001b40:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	b103      	cbz	r3, 8001b48 <I2SEx_RxISR_I2S+0x30>
}
 8001b46:	bd08      	pop	{r3, pc}
      hi2s->State = HAL_I2S_STATE_READY;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001b4e:	f7ff ff60 	bl	8001a12 <HAL_I2SEx_TxRxCpltCallback>
}
 8001b52:	e7f8      	b.n	8001b46 <I2SEx_RxISR_I2S+0x2e>

08001b54 <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8001b54:	b510      	push	{r4, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001b5a:	6803      	ldr	r3, [r0, #0]
 8001b5c:	689a      	ldr	r2, [r3, #8]
 8001b5e:	9205      	str	r2, [sp, #20]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001b60:	4a70      	ldr	r2, [pc, #448]	; (8001d24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d06f      	beq.n	8001c46 <HAL_I2SEx_FullDuplex_IRQHandler+0xf2>
 8001b66:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001b6a:	6891      	ldr	r1, [r2, #8]
 8001b6c:	9104      	str	r1, [sp, #16]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	9303      	str	r3, [sp, #12]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001b72:	6853      	ldr	r3, [r2, #4]
 8001b74:	9302      	str	r3, [sp, #8]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001b76:	6863      	ldr	r3, [r4, #4]
 8001b78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b7c:	d001      	beq.n	8001b82 <HAL_I2SEx_FullDuplex_IRQHandler+0x2e>
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d170      	bne.n	8001c64 <HAL_I2SEx_FullDuplex_IRQHandler+0x110>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001b82:	9b05      	ldr	r3, [sp, #20]
 8001b84:	f013 0f02 	tst.w	r3, #2
 8001b88:	d003      	beq.n	8001b92 <HAL_I2SEx_FullDuplex_IRQHandler+0x3e>
 8001b8a:	9b03      	ldr	r3, [sp, #12]
 8001b8c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001b90:	d15c      	bne.n	8001c4c <HAL_I2SEx_FullDuplex_IRQHandler+0xf8>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001b92:	9b04      	ldr	r3, [sp, #16]
 8001b94:	f013 0f01 	tst.w	r3, #1
 8001b98:	d003      	beq.n	8001ba2 <HAL_I2SEx_FullDuplex_IRQHandler+0x4e>
 8001b9a:	9b02      	ldr	r3, [sp, #8]
 8001b9c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001ba0:	d158      	bne.n	8001c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x100>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001ba2:	9b04      	ldr	r3, [sp, #16]
 8001ba4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001ba8:	d024      	beq.n	8001bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0xa0>
 8001baa:	9b02      	ldr	r3, [sp, #8]
 8001bac:	f013 0f20 	tst.w	r3, #32
 8001bb0:	d020      	beq.n	8001bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0xa0>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001bb2:	6822      	ldr	r2, [r4, #0]
 8001bb4:	4b5b      	ldr	r3, [pc, #364]	; (8001d24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d050      	beq.n	8001c5c <HAL_I2SEx_FullDuplex_IRQHandler+0x108>
 8001bba:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001bbe:	6853      	ldr	r3, [r2, #4]
 8001bc0:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001bc4:	6053      	str	r3, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001bc6:	6822      	ldr	r2, [r4, #0]
 8001bc8:	6853      	ldr	r3, [r2, #4]
 8001bca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001bce:	6053      	str	r3, [r2, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	6823      	ldr	r3, [r4, #0]
 8001bd6:	68da      	ldr	r2, [r3, #12]
 8001bd8:	9200      	str	r2, [sp, #0]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	9300      	str	r3, [sp, #0]
 8001bde:	9b00      	ldr	r3, [sp, #0]
      hi2s->State = HAL_I2S_STATE_READY;
 8001be0:	2301      	movs	r3, #1
 8001be2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001be6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001be8:	f043 0302 	orr.w	r3, r3, #2
 8001bec:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001bee:	4620      	mov	r0, r4
 8001bf0:	f7ff fe92 	bl	8001918 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001bf4:	9b05      	ldr	r3, [sp, #20]
 8001bf6:	f013 0f08 	tst.w	r3, #8
 8001bfa:	d022      	beq.n	8001c42 <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
 8001bfc:	9b03      	ldr	r3, [sp, #12]
 8001bfe:	f013 0f20 	tst.w	r3, #32
 8001c02:	d01e      	beq.n	8001c42 <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001c04:	6822      	ldr	r2, [r4, #0]
 8001c06:	6853      	ldr	r3, [r2, #4]
 8001c08:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001c0c:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c0e:	6822      	ldr	r2, [r4, #0]
 8001c10:	4b44      	ldr	r3, [pc, #272]	; (8001d24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d024      	beq.n	8001c60 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8001c16:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001c1a:	6853      	ldr	r3, [r2, #4]
 8001c1c:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001c20:	6053      	str	r3, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001c22:	2300      	movs	r3, #0
 8001c24:	9301      	str	r3, [sp, #4]
 8001c26:	6823      	ldr	r3, [r4, #0]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	9301      	str	r3, [sp, #4]
 8001c2c:	9b01      	ldr	r3, [sp, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001c34:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c36:	f043 0304 	orr.w	r3, r3, #4
 8001c3a:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001c3c:	4620      	mov	r0, r4
 8001c3e:	f7ff fe6b 	bl	8001918 <HAL_I2S_ErrorCallback>
}
 8001c42:	b006      	add	sp, #24
 8001c44:	bd10      	pop	{r4, pc}
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001c46:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8001c4a:	e78e      	b.n	8001b6a <HAL_I2SEx_FullDuplex_IRQHandler+0x16>
      I2SEx_TxISR_I2S(hi2s);
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	f7ff fee1 	bl	8001a14 <I2SEx_TxISR_I2S>
 8001c52:	e79e      	b.n	8001b92 <HAL_I2SEx_FullDuplex_IRQHandler+0x3e>
      I2SEx_RxISR_I2SExt(hi2s);
 8001c54:	4620      	mov	r0, r4
 8001c56:	f7ff fefb 	bl	8001a50 <I2SEx_RxISR_I2SExt>
 8001c5a:	e7a2      	b.n	8001ba2 <HAL_I2SEx_FullDuplex_IRQHandler+0x4e>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c5c:	4a32      	ldr	r2, [pc, #200]	; (8001d28 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8001c5e:	e7ae      	b.n	8001bbe <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c60:	4a31      	ldr	r2, [pc, #196]	; (8001d28 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8001c62:	e7da      	b.n	8001c1a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8001c64:	9b04      	ldr	r3, [sp, #16]
 8001c66:	f013 0f02 	tst.w	r3, #2
 8001c6a:	d003      	beq.n	8001c74 <HAL_I2SEx_FullDuplex_IRQHandler+0x120>
 8001c6c:	9b02      	ldr	r3, [sp, #8]
 8001c6e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001c72:	d14a      	bne.n	8001d0a <HAL_I2SEx_FullDuplex_IRQHandler+0x1b6>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8001c74:	9b05      	ldr	r3, [sp, #20]
 8001c76:	f013 0f01 	tst.w	r3, #1
 8001c7a:	d003      	beq.n	8001c84 <HAL_I2SEx_FullDuplex_IRQHandler+0x130>
 8001c7c:	9b03      	ldr	r3, [sp, #12]
 8001c7e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001c82:	d146      	bne.n	8001d12 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001c84:	9b05      	ldr	r3, [sp, #20]
 8001c86:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001c8a:	d01c      	beq.n	8001cc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x172>
 8001c8c:	9b03      	ldr	r3, [sp, #12]
 8001c8e:	f013 0f20 	tst.w	r3, #32
 8001c92:	d018      	beq.n	8001cc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x172>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c94:	6822      	ldr	r2, [r4, #0]
 8001c96:	6853      	ldr	r3, [r2, #4]
 8001c98:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001c9c:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001c9e:	6822      	ldr	r2, [r4, #0]
 8001ca0:	4b20      	ldr	r3, [pc, #128]	; (8001d24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	d039      	beq.n	8001d1a <HAL_I2SEx_FullDuplex_IRQHandler+0x1c6>
 8001ca6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001caa:	6853      	ldr	r3, [r2, #4]
 8001cac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001cb0:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001cb8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001cba:	f043 0302 	orr.w	r3, r3, #2
 8001cbe:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001cc0:	4620      	mov	r0, r4
 8001cc2:	f7ff fe29 	bl	8001918 <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001cc6:	9b04      	ldr	r3, [sp, #16]
 8001cc8:	f013 0f08 	tst.w	r3, #8
 8001ccc:	d0b9      	beq.n	8001c42 <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
 8001cce:	9b02      	ldr	r3, [sp, #8]
 8001cd0:	f013 0f20 	tst.w	r3, #32
 8001cd4:	d0b5      	beq.n	8001c42 <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001cd6:	6822      	ldr	r2, [r4, #0]
 8001cd8:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d01f      	beq.n	8001d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
 8001cde:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001ce2:	6853      	ldr	r3, [r2, #4]
 8001ce4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001ce8:	6053      	str	r3, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001cea:	6822      	ldr	r2, [r4, #0]
 8001cec:	6853      	ldr	r3, [r2, #4]
 8001cee:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001cf2:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001cfa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001cfc:	f043 0304 	orr.w	r3, r3, #4
 8001d00:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001d02:	4620      	mov	r0, r4
 8001d04:	f7ff fe08 	bl	8001918 <HAL_I2S_ErrorCallback>
}
 8001d08:	e79b      	b.n	8001c42 <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      I2SEx_TxISR_I2SExt(hi2s);
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	f7ff fed2 	bl	8001ab4 <I2SEx_TxISR_I2SExt>
 8001d10:	e7b0      	b.n	8001c74 <HAL_I2SEx_FullDuplex_IRQHandler+0x120>
      I2SEx_RxISR_I2S(hi2s);
 8001d12:	4620      	mov	r0, r4
 8001d14:	f7ff ff00 	bl	8001b18 <I2SEx_RxISR_I2S>
 8001d18:	e7b4      	b.n	8001c84 <HAL_I2SEx_FullDuplex_IRQHandler+0x130>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d1a:	4a03      	ldr	r2, [pc, #12]	; (8001d28 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8001d1c:	e7c5      	b.n	8001caa <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d1e:	4a02      	ldr	r2, [pc, #8]	; (8001d28 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8001d20:	e7df      	b.n	8001ce2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18e>
 8001d22:	bf00      	nop
 8001d24:	40003800 	.word	0x40003800
 8001d28:	40003400 	.word	0x40003400

08001d2c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d2c:	2800      	cmp	r0, #0
 8001d2e:	f000 81df 	beq.w	80020f0 <HAL_RCC_OscConfig+0x3c4>
{
 8001d32:	b570      	push	{r4, r5, r6, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d38:	6803      	ldr	r3, [r0, #0]
 8001d3a:	f013 0f01 	tst.w	r3, #1
 8001d3e:	d03b      	beq.n	8001db8 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d40:	4ba6      	ldr	r3, [pc, #664]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f003 030c 	and.w	r3, r3, #12
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d02c      	beq.n	8001da6 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d4c:	4ba3      	ldr	r3, [pc, #652]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d021      	beq.n	8001d9c <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d58:	6863      	ldr	r3, [r4, #4]
 8001d5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d5e:	d04f      	beq.n	8001e00 <HAL_RCC_OscConfig+0xd4>
 8001d60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d64:	d052      	beq.n	8001e0c <HAL_RCC_OscConfig+0xe0>
 8001d66:	4b9d      	ldr	r3, [pc, #628]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d76:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d78:	6863      	ldr	r3, [r4, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d050      	beq.n	8001e20 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d7e:	f7ff f839 	bl	8000df4 <HAL_GetTick>
 8001d82:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d84:	4b95      	ldr	r3, [pc, #596]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001d8c:	d114      	bne.n	8001db8 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d8e:	f7ff f831 	bl	8000df4 <HAL_GetTick>
 8001d92:	1b40      	subs	r0, r0, r5
 8001d94:	2864      	cmp	r0, #100	; 0x64
 8001d96:	d9f5      	bls.n	8001d84 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8001d98:	2003      	movs	r0, #3
 8001d9a:	e1b0      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d9c:	4b8f      	ldr	r3, [pc, #572]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001da4:	d0d8      	beq.n	8001d58 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001da6:	4b8d      	ldr	r3, [pc, #564]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001dae:	d003      	beq.n	8001db8 <HAL_RCC_OscConfig+0x8c>
 8001db0:	6863      	ldr	r3, [r4, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	f000 819e 	beq.w	80020f4 <HAL_RCC_OscConfig+0x3c8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001db8:	6823      	ldr	r3, [r4, #0]
 8001dba:	f013 0f02 	tst.w	r3, #2
 8001dbe:	d054      	beq.n	8001e6a <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dc0:	4b86      	ldr	r3, [pc, #536]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f013 0f0c 	tst.w	r3, #12
 8001dc8:	d03e      	beq.n	8001e48 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dca:	4b84      	ldr	r3, [pc, #528]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dd2:	2b08      	cmp	r3, #8
 8001dd4:	d033      	beq.n	8001e3e <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001dd6:	68e3      	ldr	r3, [r4, #12]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d067      	beq.n	8001eac <HAL_RCC_OscConfig+0x180>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ddc:	4b80      	ldr	r3, [pc, #512]	; (8001fe0 <HAL_RCC_OscConfig+0x2b4>)
 8001dde:	2201      	movs	r2, #1
 8001de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de2:	f7ff f807 	bl	8000df4 <HAL_GetTick>
 8001de6:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001de8:	4b7c      	ldr	r3, [pc, #496]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f013 0f02 	tst.w	r3, #2
 8001df0:	d153      	bne.n	8001e9a <HAL_RCC_OscConfig+0x16e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001df2:	f7fe ffff 	bl	8000df4 <HAL_GetTick>
 8001df6:	1b40      	subs	r0, r0, r5
 8001df8:	2802      	cmp	r0, #2
 8001dfa:	d9f5      	bls.n	8001de8 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001dfc:	2003      	movs	r0, #3
 8001dfe:	e17e      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e00:	4a76      	ldr	r2, [pc, #472]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001e02:	6813      	ldr	r3, [r2, #0]
 8001e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e08:	6013      	str	r3, [r2, #0]
 8001e0a:	e7b5      	b.n	8001d78 <HAL_RCC_OscConfig+0x4c>
 8001e0c:	4b73      	ldr	r3, [pc, #460]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	e7ab      	b.n	8001d78 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8001e20:	f7fe ffe8 	bl	8000df4 <HAL_GetTick>
 8001e24:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e26:	4b6d      	ldr	r3, [pc, #436]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001e2e:	d0c3      	beq.n	8001db8 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e30:	f7fe ffe0 	bl	8000df4 <HAL_GetTick>
 8001e34:	1b40      	subs	r0, r0, r5
 8001e36:	2864      	cmp	r0, #100	; 0x64
 8001e38:	d9f5      	bls.n	8001e26 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8001e3a:	2003      	movs	r0, #3
 8001e3c:	e15f      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e3e:	4b67      	ldr	r3, [pc, #412]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001e46:	d1c6      	bne.n	8001dd6 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e48:	4b64      	ldr	r3, [pc, #400]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f013 0f02 	tst.w	r3, #2
 8001e50:	d003      	beq.n	8001e5a <HAL_RCC_OscConfig+0x12e>
 8001e52:	68e3      	ldr	r3, [r4, #12]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	f040 814f 	bne.w	80020f8 <HAL_RCC_OscConfig+0x3cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e5a:	4a60      	ldr	r2, [pc, #384]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001e5c:	6813      	ldr	r3, [r2, #0]
 8001e5e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001e62:	6921      	ldr	r1, [r4, #16]
 8001e64:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001e68:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e6a:	6823      	ldr	r3, [r4, #0]
 8001e6c:	f013 0f08 	tst.w	r3, #8
 8001e70:	d040      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e72:	6963      	ldr	r3, [r4, #20]
 8001e74:	b363      	cbz	r3, 8001ed0 <HAL_RCC_OscConfig+0x1a4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e76:	4b5b      	ldr	r3, [pc, #364]	; (8001fe4 <HAL_RCC_OscConfig+0x2b8>)
 8001e78:	2201      	movs	r2, #1
 8001e7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e7c:	f7fe ffba 	bl	8000df4 <HAL_GetTick>
 8001e80:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e82:	4b56      	ldr	r3, [pc, #344]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001e84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e86:	f013 0f02 	tst.w	r3, #2
 8001e8a:	d133      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e8c:	f7fe ffb2 	bl	8000df4 <HAL_GetTick>
 8001e90:	1b40      	subs	r0, r0, r5
 8001e92:	2802      	cmp	r0, #2
 8001e94:	d9f5      	bls.n	8001e82 <HAL_RCC_OscConfig+0x156>
        {
          return HAL_TIMEOUT;
 8001e96:	2003      	movs	r0, #3
 8001e98:	e131      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e9a:	4a50      	ldr	r2, [pc, #320]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001e9c:	6813      	ldr	r3, [r2, #0]
 8001e9e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001ea2:	6921      	ldr	r1, [r4, #16]
 8001ea4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ea8:	6013      	str	r3, [r2, #0]
 8001eaa:	e7de      	b.n	8001e6a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8001eac:	4b4c      	ldr	r3, [pc, #304]	; (8001fe0 <HAL_RCC_OscConfig+0x2b4>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001eb2:	f7fe ff9f 	bl	8000df4 <HAL_GetTick>
 8001eb6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eb8:	4b48      	ldr	r3, [pc, #288]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f013 0f02 	tst.w	r3, #2
 8001ec0:	d0d3      	beq.n	8001e6a <HAL_RCC_OscConfig+0x13e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ec2:	f7fe ff97 	bl	8000df4 <HAL_GetTick>
 8001ec6:	1b40      	subs	r0, r0, r5
 8001ec8:	2802      	cmp	r0, #2
 8001eca:	d9f5      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x18c>
            return HAL_TIMEOUT;
 8001ecc:	2003      	movs	r0, #3
 8001ece:	e116      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ed0:	4b44      	ldr	r3, [pc, #272]	; (8001fe4 <HAL_RCC_OscConfig+0x2b8>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed6:	f7fe ff8d 	bl	8000df4 <HAL_GetTick>
 8001eda:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001edc:	4b3f      	ldr	r3, [pc, #252]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ee0:	f013 0f02 	tst.w	r3, #2
 8001ee4:	d006      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ee6:	f7fe ff85 	bl	8000df4 <HAL_GetTick>
 8001eea:	1b40      	subs	r0, r0, r5
 8001eec:	2802      	cmp	r0, #2
 8001eee:	d9f5      	bls.n	8001edc <HAL_RCC_OscConfig+0x1b0>
        {
          return HAL_TIMEOUT;
 8001ef0:	2003      	movs	r0, #3
 8001ef2:	e104      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ef4:	6823      	ldr	r3, [r4, #0]
 8001ef6:	f013 0f04 	tst.w	r3, #4
 8001efa:	d078      	beq.n	8001fee <HAL_RCC_OscConfig+0x2c2>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001efc:	4b37      	ldr	r3, [pc, #220]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f00:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001f04:	d10d      	bne.n	8001f22 <HAL_RCC_OscConfig+0x1f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	9301      	str	r3, [sp, #4]
 8001f0a:	4b34      	ldr	r3, [pc, #208]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001f0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f0e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f12:	641a      	str	r2, [r3, #64]	; 0x40
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f1a:	9301      	str	r3, [sp, #4]
 8001f1c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001f1e:	2501      	movs	r5, #1
 8001f20:	e000      	b.n	8001f24 <HAL_RCC_OscConfig+0x1f8>
    FlagStatus       pwrclkchanged = RESET;
 8001f22:	2500      	movs	r5, #0
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f24:	4b30      	ldr	r3, [pc, #192]	; (8001fe8 <HAL_RCC_OscConfig+0x2bc>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001f2c:	d021      	beq.n	8001f72 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f2e:	68a3      	ldr	r3, [r4, #8]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d032      	beq.n	8001f9a <HAL_RCC_OscConfig+0x26e>
 8001f34:	2b05      	cmp	r3, #5
 8001f36:	d036      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x27a>
 8001f38:	4b28      	ldr	r3, [pc, #160]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001f3a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001f3c:	f022 0201 	bic.w	r2, r2, #1
 8001f40:	671a      	str	r2, [r3, #112]	; 0x70
 8001f42:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001f44:	f022 0204 	bic.w	r2, r2, #4
 8001f48:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f4a:	68a3      	ldr	r3, [r4, #8]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d034      	beq.n	8001fba <HAL_RCC_OscConfig+0x28e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f50:	f7fe ff50 	bl	8000df4 <HAL_GetTick>
 8001f54:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f56:	4b21      	ldr	r3, [pc, #132]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001f58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f5a:	f013 0f02 	tst.w	r3, #2
 8001f5e:	d145      	bne.n	8001fec <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f60:	f7fe ff48 	bl	8000df4 <HAL_GetTick>
 8001f64:	1b80      	subs	r0, r0, r6
 8001f66:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f6a:	4298      	cmp	r0, r3
 8001f6c:	d9f3      	bls.n	8001f56 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8001f6e:	2003      	movs	r0, #3
 8001f70:	e0c5      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f72:	4a1d      	ldr	r2, [pc, #116]	; (8001fe8 <HAL_RCC_OscConfig+0x2bc>)
 8001f74:	6813      	ldr	r3, [r2, #0]
 8001f76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f7a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001f7c:	f7fe ff3a 	bl	8000df4 <HAL_GetTick>
 8001f80:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f82:	4b19      	ldr	r3, [pc, #100]	; (8001fe8 <HAL_RCC_OscConfig+0x2bc>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001f8a:	d1d0      	bne.n	8001f2e <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f8c:	f7fe ff32 	bl	8000df4 <HAL_GetTick>
 8001f90:	1b80      	subs	r0, r0, r6
 8001f92:	2802      	cmp	r0, #2
 8001f94:	d9f5      	bls.n	8001f82 <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 8001f96:	2003      	movs	r0, #3
 8001f98:	e0b1      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f9a:	4a10      	ldr	r2, [pc, #64]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001f9c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001f9e:	f043 0301 	orr.w	r3, r3, #1
 8001fa2:	6713      	str	r3, [r2, #112]	; 0x70
 8001fa4:	e7d1      	b.n	8001f4a <HAL_RCC_OscConfig+0x21e>
 8001fa6:	4b0d      	ldr	r3, [pc, #52]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001fa8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001faa:	f042 0204 	orr.w	r2, r2, #4
 8001fae:	671a      	str	r2, [r3, #112]	; 0x70
 8001fb0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001fb2:	f042 0201 	orr.w	r2, r2, #1
 8001fb6:	671a      	str	r2, [r3, #112]	; 0x70
 8001fb8:	e7c7      	b.n	8001f4a <HAL_RCC_OscConfig+0x21e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fba:	f7fe ff1b 	bl	8000df4 <HAL_GetTick>
 8001fbe:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fc0:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <HAL_RCC_OscConfig+0x2b0>)
 8001fc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fc4:	f013 0f02 	tst.w	r3, #2
 8001fc8:	d010      	beq.n	8001fec <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fca:	f7fe ff13 	bl	8000df4 <HAL_GetTick>
 8001fce:	1b80      	subs	r0, r0, r6
 8001fd0:	f241 3388 	movw	r3, #5000	; 0x1388
 8001fd4:	4298      	cmp	r0, r3
 8001fd6:	d9f3      	bls.n	8001fc0 <HAL_RCC_OscConfig+0x294>
        {
          return HAL_TIMEOUT;
 8001fd8:	2003      	movs	r0, #3
 8001fda:	e090      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	42470000 	.word	0x42470000
 8001fe4:	42470e80 	.word	0x42470e80
 8001fe8:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fec:	b9ed      	cbnz	r5, 800202a <HAL_RCC_OscConfig+0x2fe>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fee:	69a3      	ldr	r3, [r4, #24]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f000 8083 	beq.w	80020fc <HAL_RCC_OscConfig+0x3d0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ff6:	4a49      	ldr	r2, [pc, #292]	; (800211c <HAL_RCC_OscConfig+0x3f0>)
 8001ff8:	6892      	ldr	r2, [r2, #8]
 8001ffa:	f002 020c 	and.w	r2, r2, #12
 8001ffe:	2a08      	cmp	r2, #8
 8002000:	d051      	beq.n	80020a6 <HAL_RCC_OscConfig+0x37a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002002:	2b02      	cmp	r3, #2
 8002004:	d017      	beq.n	8002036 <HAL_RCC_OscConfig+0x30a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002006:	4b46      	ldr	r3, [pc, #280]	; (8002120 <HAL_RCC_OscConfig+0x3f4>)
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200c:	f7fe fef2 	bl	8000df4 <HAL_GetTick>
 8002010:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002012:	4b42      	ldr	r3, [pc, #264]	; (800211c <HAL_RCC_OscConfig+0x3f0>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800201a:	d042      	beq.n	80020a2 <HAL_RCC_OscConfig+0x376>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800201c:	f7fe feea 	bl	8000df4 <HAL_GetTick>
 8002020:	1b00      	subs	r0, r0, r4
 8002022:	2802      	cmp	r0, #2
 8002024:	d9f5      	bls.n	8002012 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8002026:	2003      	movs	r0, #3
 8002028:	e069      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
      __HAL_RCC_PWR_CLK_DISABLE();
 800202a:	4a3c      	ldr	r2, [pc, #240]	; (800211c <HAL_RCC_OscConfig+0x3f0>)
 800202c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800202e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002032:	6413      	str	r3, [r2, #64]	; 0x40
 8002034:	e7db      	b.n	8001fee <HAL_RCC_OscConfig+0x2c2>
        __HAL_RCC_PLL_DISABLE();
 8002036:	4b3a      	ldr	r3, [pc, #232]	; (8002120 <HAL_RCC_OscConfig+0x3f4>)
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800203c:	f7fe feda 	bl	8000df4 <HAL_GetTick>
 8002040:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002042:	4b36      	ldr	r3, [pc, #216]	; (800211c <HAL_RCC_OscConfig+0x3f0>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800204a:	d006      	beq.n	800205a <HAL_RCC_OscConfig+0x32e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800204c:	f7fe fed2 	bl	8000df4 <HAL_GetTick>
 8002050:	1b40      	subs	r0, r0, r5
 8002052:	2802      	cmp	r0, #2
 8002054:	d9f5      	bls.n	8002042 <HAL_RCC_OscConfig+0x316>
            return HAL_TIMEOUT;
 8002056:	2003      	movs	r0, #3
 8002058:	e051      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800205a:	69e3      	ldr	r3, [r4, #28]
 800205c:	6a22      	ldr	r2, [r4, #32]
 800205e:	4313      	orrs	r3, r2
 8002060:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002062:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002066:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002068:	0852      	lsrs	r2, r2, #1
 800206a:	3a01      	subs	r2, #1
 800206c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002070:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002072:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002076:	4a29      	ldr	r2, [pc, #164]	; (800211c <HAL_RCC_OscConfig+0x3f0>)
 8002078:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 800207a:	4b29      	ldr	r3, [pc, #164]	; (8002120 <HAL_RCC_OscConfig+0x3f4>)
 800207c:	2201      	movs	r2, #1
 800207e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002080:	f7fe feb8 	bl	8000df4 <HAL_GetTick>
 8002084:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002086:	4b25      	ldr	r3, [pc, #148]	; (800211c <HAL_RCC_OscConfig+0x3f0>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800208e:	d106      	bne.n	800209e <HAL_RCC_OscConfig+0x372>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002090:	f7fe feb0 	bl	8000df4 <HAL_GetTick>
 8002094:	1b00      	subs	r0, r0, r4
 8002096:	2802      	cmp	r0, #2
 8002098:	d9f5      	bls.n	8002086 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 800209a:	2003      	movs	r0, #3
 800209c:	e02f      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800209e:	2000      	movs	r0, #0
 80020a0:	e02d      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
 80020a2:	2000      	movs	r0, #0
 80020a4:	e02b      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d02b      	beq.n	8002102 <HAL_RCC_OscConfig+0x3d6>
        pll_config = RCC->PLLCFGR;
 80020aa:	4b1c      	ldr	r3, [pc, #112]	; (800211c <HAL_RCC_OscConfig+0x3f0>)
 80020ac:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ae:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 80020b2:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020b4:	4291      	cmp	r1, r2
 80020b6:	d126      	bne.n	8002106 <HAL_RCC_OscConfig+0x3da>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020b8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80020bc:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020be:	428a      	cmp	r2, r1
 80020c0:	d123      	bne.n	800210a <HAL_RCC_OscConfig+0x3de>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020c4:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80020c8:	401a      	ands	r2, r3
 80020ca:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80020ce:	d11e      	bne.n	800210e <HAL_RCC_OscConfig+0x3e2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020d0:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 80020d4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80020d6:	0852      	lsrs	r2, r2, #1
 80020d8:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020da:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80020de:	d118      	bne.n	8002112 <HAL_RCC_OscConfig+0x3e6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80020e0:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80020e4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020e6:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 80020ea:	d114      	bne.n	8002116 <HAL_RCC_OscConfig+0x3ea>
  return HAL_OK;
 80020ec:	2000      	movs	r0, #0
 80020ee:	e006      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
    return HAL_ERROR;
 80020f0:	2001      	movs	r0, #1
}
 80020f2:	4770      	bx	lr
        return HAL_ERROR;
 80020f4:	2001      	movs	r0, #1
 80020f6:	e002      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
        return HAL_ERROR;
 80020f8:	2001      	movs	r0, #1
 80020fa:	e000      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
  return HAL_OK;
 80020fc:	2000      	movs	r0, #0
}
 80020fe:	b002      	add	sp, #8
 8002100:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002102:	2001      	movs	r0, #1
 8002104:	e7fb      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
          return HAL_ERROR;
 8002106:	2001      	movs	r0, #1
 8002108:	e7f9      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
 800210a:	2001      	movs	r0, #1
 800210c:	e7f7      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
 800210e:	2001      	movs	r0, #1
 8002110:	e7f5      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
 8002112:	2001      	movs	r0, #1
 8002114:	e7f3      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
 8002116:	2001      	movs	r0, #1
 8002118:	e7f1      	b.n	80020fe <HAL_RCC_OscConfig+0x3d2>
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800
 8002120:	42470060 	.word	0x42470060

08002124 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002126:	4b2f      	ldr	r3, [pc, #188]	; (80021e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	f003 030c 	and.w	r3, r3, #12
 800212e:	2b04      	cmp	r3, #4
 8002130:	d053      	beq.n	80021da <HAL_RCC_GetSysClockFreq+0xb6>
 8002132:	2b08      	cmp	r3, #8
 8002134:	d153      	bne.n	80021de <HAL_RCC_GetSysClockFreq+0xba>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002136:	4b2b      	ldr	r3, [pc, #172]	; (80021e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002144:	d028      	beq.n	8002198 <HAL_RCC_GetSysClockFreq+0x74>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002146:	4b27      	ldr	r3, [pc, #156]	; (80021e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800214e:	0158      	lsls	r0, r3, #5
 8002150:	2100      	movs	r1, #0
 8002152:	1ac0      	subs	r0, r0, r3
 8002154:	f161 0100 	sbc.w	r1, r1, #0
 8002158:	018e      	lsls	r6, r1, #6
 800215a:	ea46 6690 	orr.w	r6, r6, r0, lsr #26
 800215e:	0187      	lsls	r7, r0, #6
 8002160:	1a3c      	subs	r4, r7, r0
 8002162:	eb66 0501 	sbc.w	r5, r6, r1
 8002166:	00e9      	lsls	r1, r5, #3
 8002168:	ea41 7154 	orr.w	r1, r1, r4, lsr #29
 800216c:	00e0      	lsls	r0, r4, #3
 800216e:	18c0      	adds	r0, r0, r3
 8002170:	f141 0100 	adc.w	r1, r1, #0
 8002174:	024b      	lsls	r3, r1, #9
 8002176:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 800217a:	0244      	lsls	r4, r0, #9
 800217c:	4620      	mov	r0, r4
 800217e:	4619      	mov	r1, r3
 8002180:	2300      	movs	r3, #0
 8002182:	f7fe f821 	bl	80001c8 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002186:	4b17      	ldr	r3, [pc, #92]	; (80021e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800218e:	3301      	adds	r3, #1
 8002190:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002192:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002196:	e023      	b.n	80021e0 <HAL_RCC_GetSysClockFreq+0xbc>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002198:	4b12      	ldr	r3, [pc, #72]	; (80021e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80021a0:	015c      	lsls	r4, r3, #5
 80021a2:	2500      	movs	r5, #0
 80021a4:	1ae4      	subs	r4, r4, r3
 80021a6:	f165 0500 	sbc.w	r5, r5, #0
 80021aa:	01ae      	lsls	r6, r5, #6
 80021ac:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 80021b0:	01a7      	lsls	r7, r4, #6
 80021b2:	1b38      	subs	r0, r7, r4
 80021b4:	eb66 0105 	sbc.w	r1, r6, r5
 80021b8:	00cc      	lsls	r4, r1, #3
 80021ba:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 80021be:	00c5      	lsls	r5, r0, #3
 80021c0:	18e8      	adds	r0, r5, r3
 80021c2:	f144 0100 	adc.w	r1, r4, #0
 80021c6:	028b      	lsls	r3, r1, #10
 80021c8:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 80021cc:	0284      	lsls	r4, r0, #10
 80021ce:	4620      	mov	r0, r4
 80021d0:	4619      	mov	r1, r3
 80021d2:	2300      	movs	r3, #0
 80021d4:	f7fd fff8 	bl	80001c8 <__aeabi_uldivmod>
 80021d8:	e7d5      	b.n	8002186 <HAL_RCC_GetSysClockFreq+0x62>
      sysclockfreq = HSE_VALUE;
 80021da:	4803      	ldr	r0, [pc, #12]	; (80021e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80021dc:	e000      	b.n	80021e0 <HAL_RCC_GetSysClockFreq+0xbc>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021de:	4803      	ldr	r0, [pc, #12]	; (80021ec <HAL_RCC_GetSysClockFreq+0xc8>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80021e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40023800 	.word	0x40023800
 80021e8:	007a1200 	.word	0x007a1200
 80021ec:	00f42400 	.word	0x00f42400

080021f0 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80021f0:	2800      	cmp	r0, #0
 80021f2:	f000 809b 	beq.w	800232c <HAL_RCC_ClockConfig+0x13c>
{
 80021f6:	b570      	push	{r4, r5, r6, lr}
 80021f8:	460d      	mov	r5, r1
 80021fa:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021fc:	4b4f      	ldr	r3, [pc, #316]	; (800233c <HAL_RCC_ClockConfig+0x14c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0307 	and.w	r3, r3, #7
 8002204:	428b      	cmp	r3, r1
 8002206:	d208      	bcs.n	800221a <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002208:	b2cb      	uxtb	r3, r1
 800220a:	4a4c      	ldr	r2, [pc, #304]	; (800233c <HAL_RCC_ClockConfig+0x14c>)
 800220c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800220e:	6813      	ldr	r3, [r2, #0]
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	428b      	cmp	r3, r1
 8002216:	f040 808b 	bne.w	8002330 <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800221a:	6823      	ldr	r3, [r4, #0]
 800221c:	f013 0f02 	tst.w	r3, #2
 8002220:	d017      	beq.n	8002252 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002222:	f013 0f04 	tst.w	r3, #4
 8002226:	d004      	beq.n	8002232 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002228:	4a45      	ldr	r2, [pc, #276]	; (8002340 <HAL_RCC_ClockConfig+0x150>)
 800222a:	6893      	ldr	r3, [r2, #8]
 800222c:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002230:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002232:	6823      	ldr	r3, [r4, #0]
 8002234:	f013 0f08 	tst.w	r3, #8
 8002238:	d004      	beq.n	8002244 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800223a:	4a41      	ldr	r2, [pc, #260]	; (8002340 <HAL_RCC_ClockConfig+0x150>)
 800223c:	6893      	ldr	r3, [r2, #8]
 800223e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002242:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002244:	4a3e      	ldr	r2, [pc, #248]	; (8002340 <HAL_RCC_ClockConfig+0x150>)
 8002246:	6893      	ldr	r3, [r2, #8]
 8002248:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800224c:	68a1      	ldr	r1, [r4, #8]
 800224e:	430b      	orrs	r3, r1
 8002250:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002252:	6823      	ldr	r3, [r4, #0]
 8002254:	f013 0f01 	tst.w	r3, #1
 8002258:	d032      	beq.n	80022c0 <HAL_RCC_ClockConfig+0xd0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800225a:	6863      	ldr	r3, [r4, #4]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d021      	beq.n	80022a4 <HAL_RCC_ClockConfig+0xb4>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002260:	1e9a      	subs	r2, r3, #2
 8002262:	2a01      	cmp	r2, #1
 8002264:	d925      	bls.n	80022b2 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002266:	4a36      	ldr	r2, [pc, #216]	; (8002340 <HAL_RCC_ClockConfig+0x150>)
 8002268:	6812      	ldr	r2, [r2, #0]
 800226a:	f012 0f02 	tst.w	r2, #2
 800226e:	d061      	beq.n	8002334 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002270:	4933      	ldr	r1, [pc, #204]	; (8002340 <HAL_RCC_ClockConfig+0x150>)
 8002272:	688a      	ldr	r2, [r1, #8]
 8002274:	f022 0203 	bic.w	r2, r2, #3
 8002278:	4313      	orrs	r3, r2
 800227a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800227c:	f7fe fdba 	bl	8000df4 <HAL_GetTick>
 8002280:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002282:	4b2f      	ldr	r3, [pc, #188]	; (8002340 <HAL_RCC_ClockConfig+0x150>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f003 030c 	and.w	r3, r3, #12
 800228a:	6862      	ldr	r2, [r4, #4]
 800228c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002290:	d016      	beq.n	80022c0 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002292:	f7fe fdaf 	bl	8000df4 <HAL_GetTick>
 8002296:	1b80      	subs	r0, r0, r6
 8002298:	f241 3388 	movw	r3, #5000	; 0x1388
 800229c:	4298      	cmp	r0, r3
 800229e:	d9f0      	bls.n	8002282 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 80022a0:	2003      	movs	r0, #3
 80022a2:	e042      	b.n	800232a <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022a4:	4a26      	ldr	r2, [pc, #152]	; (8002340 <HAL_RCC_ClockConfig+0x150>)
 80022a6:	6812      	ldr	r2, [r2, #0]
 80022a8:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80022ac:	d1e0      	bne.n	8002270 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80022ae:	2001      	movs	r0, #1
 80022b0:	e03b      	b.n	800232a <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022b2:	4a23      	ldr	r2, [pc, #140]	; (8002340 <HAL_RCC_ClockConfig+0x150>)
 80022b4:	6812      	ldr	r2, [r2, #0]
 80022b6:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80022ba:	d1d9      	bne.n	8002270 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80022bc:	2001      	movs	r0, #1
 80022be:	e034      	b.n	800232a <HAL_RCC_ClockConfig+0x13a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022c0:	4b1e      	ldr	r3, [pc, #120]	; (800233c <HAL_RCC_ClockConfig+0x14c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0307 	and.w	r3, r3, #7
 80022c8:	42ab      	cmp	r3, r5
 80022ca:	d907      	bls.n	80022dc <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022cc:	b2ea      	uxtb	r2, r5
 80022ce:	4b1b      	ldr	r3, [pc, #108]	; (800233c <HAL_RCC_ClockConfig+0x14c>)
 80022d0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0307 	and.w	r3, r3, #7
 80022d8:	42ab      	cmp	r3, r5
 80022da:	d12d      	bne.n	8002338 <HAL_RCC_ClockConfig+0x148>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022dc:	6823      	ldr	r3, [r4, #0]
 80022de:	f013 0f04 	tst.w	r3, #4
 80022e2:	d006      	beq.n	80022f2 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022e4:	4a16      	ldr	r2, [pc, #88]	; (8002340 <HAL_RCC_ClockConfig+0x150>)
 80022e6:	6893      	ldr	r3, [r2, #8]
 80022e8:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80022ec:	68e1      	ldr	r1, [r4, #12]
 80022ee:	430b      	orrs	r3, r1
 80022f0:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022f2:	6823      	ldr	r3, [r4, #0]
 80022f4:	f013 0f08 	tst.w	r3, #8
 80022f8:	d007      	beq.n	800230a <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022fa:	4a11      	ldr	r2, [pc, #68]	; (8002340 <HAL_RCC_ClockConfig+0x150>)
 80022fc:	6893      	ldr	r3, [r2, #8]
 80022fe:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002302:	6921      	ldr	r1, [r4, #16]
 8002304:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002308:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800230a:	f7ff ff0b 	bl	8002124 <HAL_RCC_GetSysClockFreq>
 800230e:	4b0c      	ldr	r3, [pc, #48]	; (8002340 <HAL_RCC_ClockConfig+0x150>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002316:	4a0b      	ldr	r2, [pc, #44]	; (8002344 <HAL_RCC_ClockConfig+0x154>)
 8002318:	5cd3      	ldrb	r3, [r2, r3]
 800231a:	40d8      	lsrs	r0, r3
 800231c:	4b0a      	ldr	r3, [pc, #40]	; (8002348 <HAL_RCC_ClockConfig+0x158>)
 800231e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8002320:	4b0a      	ldr	r3, [pc, #40]	; (800234c <HAL_RCC_ClockConfig+0x15c>)
 8002322:	6818      	ldr	r0, [r3, #0]
 8002324:	f7fe fd1a 	bl	8000d5c <HAL_InitTick>
  return HAL_OK;
 8002328:	2000      	movs	r0, #0
}
 800232a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800232c:	2001      	movs	r0, #1
}
 800232e:	4770      	bx	lr
      return HAL_ERROR;
 8002330:	2001      	movs	r0, #1
 8002332:	e7fa      	b.n	800232a <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8002334:	2001      	movs	r0, #1
 8002336:	e7f8      	b.n	800232a <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8002338:	2001      	movs	r0, #1
 800233a:	e7f6      	b.n	800232a <HAL_RCC_ClockConfig+0x13a>
 800233c:	40023c00 	.word	0x40023c00
 8002340:	40023800 	.word	0x40023800
 8002344:	080056e8 	.word	0x080056e8
 8002348:	20000400 	.word	0x20000400
 800234c:	20000408 	.word	0x20000408

08002350 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002350:	4b01      	ldr	r3, [pc, #4]	; (8002358 <HAL_RCC_GetHCLKFreq+0x8>)
 8002352:	6818      	ldr	r0, [r3, #0]
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	20000400 	.word	0x20000400

0800235c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800235c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800235e:	f7ff fff7 	bl	8002350 <HAL_RCC_GetHCLKFreq>
 8002362:	4b04      	ldr	r3, [pc, #16]	; (8002374 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800236a:	4a03      	ldr	r2, [pc, #12]	; (8002378 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800236c:	5cd3      	ldrb	r3, [r2, r3]
}
 800236e:	40d8      	lsrs	r0, r3
 8002370:	bd08      	pop	{r3, pc}
 8002372:	bf00      	nop
 8002374:	40023800 	.word	0x40023800
 8002378:	080056f8 	.word	0x080056f8

0800237c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800237c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800237e:	f7ff ffe7 	bl	8002350 <HAL_RCC_GetHCLKFreq>
 8002382:	4b04      	ldr	r3, [pc, #16]	; (8002394 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800238a:	4a03      	ldr	r2, [pc, #12]	; (8002398 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800238c:	5cd3      	ldrb	r3, [r2, r3]
}
 800238e:	40d8      	lsrs	r0, r3
 8002390:	bd08      	pop	{r3, pc}
 8002392:	bf00      	nop
 8002394:	40023800 	.word	0x40023800
 8002398:	080056f8 	.word	0x080056f8

0800239c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800239c:	b530      	push	{r4, r5, lr}
 800239e:	b083      	sub	sp, #12
 80023a0:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80023a2:	6803      	ldr	r3, [r0, #0]
 80023a4:	f013 0f05 	tst.w	r3, #5
 80023a8:	d106      	bne.n	80023b8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80023aa:	6823      	ldr	r3, [r4, #0]
 80023ac:	f013 0f02 	tst.w	r3, #2
 80023b0:	d12e      	bne.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x74>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80023b2:	2000      	movs	r0, #0
}
 80023b4:	b003      	add	sp, #12
 80023b6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 80023b8:	4b49      	ldr	r3, [pc, #292]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80023be:	f7fe fd19 	bl	8000df4 <HAL_GetTick>
 80023c2:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80023c4:	4b47      	ldr	r3, [pc, #284]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80023cc:	d006      	beq.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x40>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80023ce:	f7fe fd11 	bl	8000df4 <HAL_GetTick>
 80023d2:	1b43      	subs	r3, r0, r5
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d9f5      	bls.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x28>
        return HAL_TIMEOUT;
 80023d8:	2003      	movs	r0, #3
 80023da:	e7eb      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80023dc:	6862      	ldr	r2, [r4, #4]
 80023de:	68a3      	ldr	r3, [r4, #8]
 80023e0:	071b      	lsls	r3, r3, #28
 80023e2:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80023e6:	4a3f      	ldr	r2, [pc, #252]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80023e8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80023ec:	4b3c      	ldr	r3, [pc, #240]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80023ee:	2201      	movs	r2, #1
 80023f0:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80023f2:	f7fe fcff 	bl	8000df4 <HAL_GetTick>
 80023f6:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80023f8:	4b3a      	ldr	r3, [pc, #232]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002400:	d1d3      	bne.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0xe>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002402:	f7fe fcf7 	bl	8000df4 <HAL_GetTick>
 8002406:	1b43      	subs	r3, r0, r5
 8002408:	2b02      	cmp	r3, #2
 800240a:	d9f5      	bls.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
        return HAL_TIMEOUT;
 800240c:	2003      	movs	r0, #3
 800240e:	e7d1      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PWR_CLK_ENABLE();
 8002410:	2300      	movs	r3, #0
 8002412:	9301      	str	r3, [sp, #4]
 8002414:	4b33      	ldr	r3, [pc, #204]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002416:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002418:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800241c:	641a      	str	r2, [r3, #64]	; 0x40
 800241e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002420:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002424:	9301      	str	r3, [sp, #4]
 8002426:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8002428:	4a2f      	ldr	r2, [pc, #188]	; (80024e8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800242a:	6813      	ldr	r3, [r2, #0]
 800242c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002430:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002432:	f7fe fcdf 	bl	8000df4 <HAL_GetTick>
 8002436:	4605      	mov	r5, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002438:	4b2b      	ldr	r3, [pc, #172]	; (80024e8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002440:	d106      	bne.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002442:	f7fe fcd7 	bl	8000df4 <HAL_GetTick>
 8002446:	1b43      	subs	r3, r0, r5
 8002448:	2b02      	cmp	r3, #2
 800244a:	d9f5      	bls.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x9c>
        return HAL_TIMEOUT;
 800244c:	2003      	movs	r0, #3
 800244e:	e7b1      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x18>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002450:	4b24      	ldr	r3, [pc, #144]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002454:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002458:	d012      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 800245a:	68e2      	ldr	r2, [r4, #12]
 800245c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002460:	429a      	cmp	r2, r3
 8002462:	d00d      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002464:	4b1f      	ldr	r3, [pc, #124]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002466:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002468:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800246c:	491f      	ldr	r1, [pc, #124]	; (80024ec <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800246e:	2001      	movs	r0, #1
 8002470:	6008      	str	r0, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002472:	2000      	movs	r0, #0
 8002474:	6008      	str	r0, [r1, #0]
      RCC->BDCR = tmpreg1;
 8002476:	671a      	str	r2, [r3, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800247a:	f013 0f01 	tst.w	r3, #1
 800247e:	d113      	bne.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002480:	68e3      	ldr	r3, [r4, #12]
 8002482:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002486:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800248a:	d01e      	beq.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x12e>
 800248c:	4a15      	ldr	r2, [pc, #84]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 800248e:	6893      	ldr	r3, [r2, #8]
 8002490:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002494:	6093      	str	r3, [r2, #8]
 8002496:	4913      	ldr	r1, [pc, #76]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002498:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 800249a:	68e2      	ldr	r2, [r4, #12]
 800249c:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80024a0:	4313      	orrs	r3, r2
 80024a2:	670b      	str	r3, [r1, #112]	; 0x70
  return HAL_OK;
 80024a4:	2000      	movs	r0, #0
 80024a6:	e785      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x18>
        tickstart = HAL_GetTick();
 80024a8:	f7fe fca4 	bl	8000df4 <HAL_GetTick>
 80024ac:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ae:	4b0d      	ldr	r3, [pc, #52]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80024b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024b2:	f013 0f02 	tst.w	r3, #2
 80024b6:	d1e3      	bne.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0xe4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024b8:	f7fe fc9c 	bl	8000df4 <HAL_GetTick>
 80024bc:	1b40      	subs	r0, r0, r5
 80024be:	f241 3388 	movw	r3, #5000	; 0x1388
 80024c2:	4298      	cmp	r0, r3
 80024c4:	d9f3      	bls.n	80024ae <HAL_RCCEx_PeriphCLKConfig+0x112>
            return HAL_TIMEOUT;
 80024c6:	2003      	movs	r0, #3
 80024c8:	e774      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024ca:	4906      	ldr	r1, [pc, #24]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80024cc:	688a      	ldr	r2, [r1, #8]
 80024ce:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80024d2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80024d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024da:	4313      	orrs	r3, r2
 80024dc:	608b      	str	r3, [r1, #8]
 80024de:	e7da      	b.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 80024e0:	42470068 	.word	0x42470068
 80024e4:	40023800 	.word	0x40023800
 80024e8:	40007000 	.word	0x40007000
 80024ec:	42470e40 	.word	0x42470e40

080024f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 80024f0:	2801      	cmp	r0, #1
 80024f2:	d001      	beq.n	80024f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8>
  uint32_t frequency = 0U;
 80024f4:	2000      	movs	r0, #0
 80024f6:	4770      	bx	lr
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80024f8:	4b16      	ldr	r3, [pc, #88]	; (8002554 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 80024fa:	689b      	ldr	r3, [r3, #8]
      switch (srcclk)
 80024fc:	f413 0300 	ands.w	r3, r3, #8388608	; 0x800000
 8002500:	d003      	beq.n	800250a <HAL_RCCEx_GetPeriphCLKFreq+0x1a>
 8002502:	2b01      	cmp	r3, #1
 8002504:	d123      	bne.n	800254e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8002506:	4814      	ldr	r0, [pc, #80]	; (8002558 <HAL_RCCEx_GetPeriphCLKFreq+0x68>)
 8002508:	4770      	bx	lr
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800250a:	4b12      	ldr	r3, [pc, #72]	; (8002554 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002512:	d014      	beq.n	800253e <HAL_RCCEx_GetPeriphCLKFreq+0x4e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8002514:	4b0f      	ldr	r3, [pc, #60]	; (8002554 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800251c:	480f      	ldr	r0, [pc, #60]	; (800255c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>)
 800251e:	fbb0 f0f3 	udiv	r0, r0, r3
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8002522:	4a0c      	ldr	r2, [pc, #48]	; (8002554 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8002524:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8002528:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800252c:	fb00 f003 	mul.w	r0, r0, r3
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8002530:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8002534:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8002538:	fbb0 f0f3 	udiv	r0, r0, r3
          break;
 800253c:	4770      	bx	lr
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800253e:	4b05      	ldr	r3, [pc, #20]	; (8002554 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002546:	4806      	ldr	r0, [pc, #24]	; (8002560 <HAL_RCCEx_GetPeriphCLKFreq+0x70>)
 8002548:	fbb0 f0f3 	udiv	r0, r0, r3
 800254c:	e7e9      	b.n	8002522 <HAL_RCCEx_GetPeriphCLKFreq+0x32>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800254e:	2000      	movs	r0, #0
      }
      break;
    }
  }
  return frequency;
}
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	40023800 	.word	0x40023800
 8002558:	00bb8000 	.word	0x00bb8000
 800255c:	007a1200 	.word	0x007a1200
 8002560:	00f42400 	.word	0x00f42400

08002564 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002564:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002566:	f102 030c 	add.w	r3, r2, #12
 800256a:	e853 3f00 	ldrex	r3, [r3]
 800256e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002572:	320c      	adds	r2, #12
 8002574:	e842 3100 	strex	r1, r3, [r2]
 8002578:	2900      	cmp	r1, #0
 800257a:	d1f3      	bne.n	8002564 <UART_EndTxTransfer>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800257c:	2320      	movs	r3, #32
 800257e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8002582:	4770      	bx	lr

08002584 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002584:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002586:	f102 030c 	add.w	r3, r2, #12
 800258a:	e853 3f00 	ldrex	r3, [r3]
 800258e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002592:	320c      	adds	r2, #12
 8002594:	e842 3100 	strex	r1, r3, [r2]
 8002598:	2900      	cmp	r1, #0
 800259a:	d1f3      	bne.n	8002584 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800259c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800259e:	f102 0314 	add.w	r3, r2, #20
 80025a2:	e853 3f00 	ldrex	r3, [r3]
 80025a6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025aa:	3214      	adds	r2, #20
 80025ac:	e842 3100 	strex	r1, r3, [r2]
 80025b0:	2900      	cmp	r1, #0
 80025b2:	d1f3      	bne.n	800259c <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025b4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d005      	beq.n	80025c6 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025ba:	2320      	movs	r3, #32
 80025bc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025c0:	2300      	movs	r3, #0
 80025c2:	6303      	str	r3, [r0, #48]	; 0x30
}
 80025c4:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025c6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025c8:	f102 030c 	add.w	r3, r2, #12
 80025cc:	e853 3f00 	ldrex	r3, [r3]
 80025d0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025d4:	320c      	adds	r2, #12
 80025d6:	e842 3100 	strex	r1, r3, [r2]
 80025da:	2900      	cmp	r1, #0
 80025dc:	d1f3      	bne.n	80025c6 <UART_EndRxTransfer+0x42>
 80025de:	e7ec      	b.n	80025ba <UART_EndRxTransfer+0x36>

080025e0 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80025e0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b21      	cmp	r3, #33	; 0x21
 80025e8:	d001      	beq.n	80025ee <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80025ea:	2002      	movs	r0, #2
  }
}
 80025ec:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025ee:	6883      	ldr	r3, [r0, #8]
 80025f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025f4:	d017      	beq.n	8002626 <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80025f6:	6a03      	ldr	r3, [r0, #32]
 80025f8:	1c5a      	adds	r2, r3, #1
 80025fa:	6202      	str	r2, [r0, #32]
 80025fc:	781a      	ldrb	r2, [r3, #0]
 80025fe:	6803      	ldr	r3, [r0, #0]
 8002600:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8002602:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8002604:	b29b      	uxth	r3, r3
 8002606:	3b01      	subs	r3, #1
 8002608:	b29b      	uxth	r3, r3
 800260a:	84c3      	strh	r3, [r0, #38]	; 0x26
 800260c:	b94b      	cbnz	r3, 8002622 <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800260e:	6802      	ldr	r2, [r0, #0]
 8002610:	68d3      	ldr	r3, [r2, #12]
 8002612:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002616:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002618:	6802      	ldr	r2, [r0, #0]
 800261a:	68d3      	ldr	r3, [r2, #12]
 800261c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002620:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8002622:	2000      	movs	r0, #0
 8002624:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002626:	6903      	ldr	r3, [r0, #16]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1e4      	bne.n	80025f6 <UART_Transmit_IT+0x16>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800262c:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800262e:	881b      	ldrh	r3, [r3, #0]
 8002630:	6802      	ldr	r2, [r0, #0]
 8002632:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002636:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 8002638:	6a03      	ldr	r3, [r0, #32]
 800263a:	3302      	adds	r3, #2
 800263c:	6203      	str	r3, [r0, #32]
 800263e:	e7e0      	b.n	8002602 <UART_Transmit_IT+0x22>

08002640 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002644:	6802      	ldr	r2, [r0, #0]
 8002646:	6913      	ldr	r3, [r2, #16]
 8002648:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800264c:	68c1      	ldr	r1, [r0, #12]
 800264e:	430b      	orrs	r3, r1
 8002650:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002652:	6883      	ldr	r3, [r0, #8]
 8002654:	6902      	ldr	r2, [r0, #16]
 8002656:	4313      	orrs	r3, r2
 8002658:	6942      	ldr	r2, [r0, #20]
 800265a:	4313      	orrs	r3, r2
 800265c:	69c2      	ldr	r2, [r0, #28]
 800265e:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8002660:	6801      	ldr	r1, [r0, #0]
 8002662:	68cb      	ldr	r3, [r1, #12]
 8002664:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002668:	f023 030c 	bic.w	r3, r3, #12
 800266c:	4313      	orrs	r3, r2
 800266e:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002670:	6802      	ldr	r2, [r0, #0]
 8002672:	6953      	ldr	r3, [r2, #20]
 8002674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002678:	6981      	ldr	r1, [r0, #24]
 800267a:	430b      	orrs	r3, r1
 800267c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800267e:	6803      	ldr	r3, [r0, #0]
 8002680:	4a34      	ldr	r2, [pc, #208]	; (8002754 <UART_SetConfig+0x114>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d006      	beq.n	8002694 <UART_SetConfig+0x54>
 8002686:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800268a:	4293      	cmp	r3, r2
 800268c:	d002      	beq.n	8002694 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800268e:	f7ff fe65 	bl	800235c <HAL_RCC_GetPCLK1Freq>
 8002692:	e001      	b.n	8002698 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002694:	f7ff fe72 	bl	800237c <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002698:	69e3      	ldr	r3, [r4, #28]
 800269a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800269e:	d02a      	beq.n	80026f6 <UART_SetConfig+0xb6>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026a0:	2600      	movs	r6, #0
 80026a2:	1805      	adds	r5, r0, r0
 80026a4:	eb46 0106 	adc.w	r1, r6, r6
 80026a8:	182d      	adds	r5, r5, r0
 80026aa:	eb46 0101 	adc.w	r1, r6, r1
 80026ae:	00cb      	lsls	r3, r1, #3
 80026b0:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80026b4:	00ea      	lsls	r2, r5, #3
 80026b6:	4615      	mov	r5, r2
 80026b8:	4619      	mov	r1, r3
 80026ba:	6863      	ldr	r3, [r4, #4]
 80026bc:	009a      	lsls	r2, r3, #2
 80026be:	0f9b      	lsrs	r3, r3, #30
 80026c0:	1828      	adds	r0, r5, r0
 80026c2:	eb46 0101 	adc.w	r1, r6, r1
 80026c6:	f7fd fd7f 	bl	80001c8 <__aeabi_uldivmod>
 80026ca:	4d23      	ldr	r5, [pc, #140]	; (8002758 <UART_SetConfig+0x118>)
 80026cc:	fba5 3200 	umull	r3, r2, r5, r0
 80026d0:	0951      	lsrs	r1, r2, #5
 80026d2:	2364      	movs	r3, #100	; 0x64
 80026d4:	fb03 0311 	mls	r3, r3, r1, r0
 80026d8:	011b      	lsls	r3, r3, #4
 80026da:	3332      	adds	r3, #50	; 0x32
 80026dc:	fba5 2303 	umull	r2, r3, r5, r3
 80026e0:	095b      	lsrs	r3, r3, #5
 80026e2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80026e6:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80026ea:	f003 030f 	and.w	r3, r3, #15
 80026ee:	6821      	ldr	r1, [r4, #0]
 80026f0:	4413      	add	r3, r2
 80026f2:	608b      	str	r3, [r1, #8]
  }
}
 80026f4:	bd70      	pop	{r4, r5, r6, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80026f6:	2600      	movs	r6, #0
 80026f8:	1805      	adds	r5, r0, r0
 80026fa:	eb46 0106 	adc.w	r1, r6, r6
 80026fe:	182d      	adds	r5, r5, r0
 8002700:	eb46 0101 	adc.w	r1, r6, r1
 8002704:	00cb      	lsls	r3, r1, #3
 8002706:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800270a:	00ea      	lsls	r2, r5, #3
 800270c:	4615      	mov	r5, r2
 800270e:	4619      	mov	r1, r3
 8002710:	6862      	ldr	r2, [r4, #4]
 8002712:	4633      	mov	r3, r6
 8002714:	1892      	adds	r2, r2, r2
 8002716:	eb46 0303 	adc.w	r3, r6, r3
 800271a:	1828      	adds	r0, r5, r0
 800271c:	eb46 0101 	adc.w	r1, r6, r1
 8002720:	f7fd fd52 	bl	80001c8 <__aeabi_uldivmod>
 8002724:	4d0c      	ldr	r5, [pc, #48]	; (8002758 <UART_SetConfig+0x118>)
 8002726:	fba5 3200 	umull	r3, r2, r5, r0
 800272a:	0951      	lsrs	r1, r2, #5
 800272c:	2364      	movs	r3, #100	; 0x64
 800272e:	fb03 0311 	mls	r3, r3, r1, r0
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	3332      	adds	r3, #50	; 0x32
 8002736:	fba5 2303 	umull	r2, r3, r5, r3
 800273a:	095b      	lsrs	r3, r3, #5
 800273c:	005a      	lsls	r2, r3, #1
 800273e:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8002742:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002746:	f003 0307 	and.w	r3, r3, #7
 800274a:	6821      	ldr	r1, [r4, #0]
 800274c:	4413      	add	r3, r2
 800274e:	608b      	str	r3, [r1, #8]
 8002750:	e7d0      	b.n	80026f4 <UART_SetConfig+0xb4>
 8002752:	bf00      	nop
 8002754:	40011000 	.word	0x40011000
 8002758:	51eb851f 	.word	0x51eb851f

0800275c <HAL_UART_Init>:
  if (huart == NULL)
 800275c:	b358      	cbz	r0, 80027b6 <HAL_UART_Init+0x5a>
{
 800275e:	b510      	push	{r4, lr}
 8002760:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002762:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002766:	b30b      	cbz	r3, 80027ac <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002768:	2324      	movs	r3, #36	; 0x24
 800276a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 800276e:	6822      	ldr	r2, [r4, #0]
 8002770:	68d3      	ldr	r3, [r2, #12]
 8002772:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002776:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002778:	4620      	mov	r0, r4
 800277a:	f7ff ff61 	bl	8002640 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800277e:	6822      	ldr	r2, [r4, #0]
 8002780:	6913      	ldr	r3, [r2, #16]
 8002782:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002786:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002788:	6822      	ldr	r2, [r4, #0]
 800278a:	6953      	ldr	r3, [r2, #20]
 800278c:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002790:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002792:	6822      	ldr	r2, [r4, #0]
 8002794:	68d3      	ldr	r3, [r2, #12]
 8002796:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800279a:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800279c:	2000      	movs	r0, #0
 800279e:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80027a0:	2320      	movs	r3, #32
 80027a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80027a6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 80027aa:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80027ac:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 80027b0:	f7fe f95a 	bl	8000a68 <HAL_UART_MspInit>
 80027b4:	e7d8      	b.n	8002768 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80027b6:	2001      	movs	r0, #1
}
 80027b8:	4770      	bx	lr
	...

080027bc <HAL_UART_Transmit_DMA>:
{
 80027bc:	b538      	push	{r3, r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 80027be:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	2b20      	cmp	r3, #32
 80027c6:	d138      	bne.n	800283a <HAL_UART_Transmit_DMA+0x7e>
 80027c8:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 80027ca:	2900      	cmp	r1, #0
 80027cc:	d037      	beq.n	800283e <HAL_UART_Transmit_DMA+0x82>
 80027ce:	2a00      	cmp	r2, #0
 80027d0:	d037      	beq.n	8002842 <HAL_UART_Transmit_DMA+0x86>
    __HAL_LOCK(huart);
 80027d2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d035      	beq.n	8002846 <HAL_UART_Transmit_DMA+0x8a>
 80027da:	2301      	movs	r3, #1
 80027dc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    huart->pTxBuffPtr = pData;
 80027e0:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 80027e2:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 80027e4:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027e6:	2500      	movs	r5, #0
 80027e8:	6405      	str	r5, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027ea:	2321      	movs	r3, #33	; 0x21
 80027ec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80027f0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80027f2:	4816      	ldr	r0, [pc, #88]	; (800284c <HAL_UART_Transmit_DMA+0x90>)
 80027f4:	63d8      	str	r0, [r3, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80027f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80027f8:	4815      	ldr	r0, [pc, #84]	; (8002850 <HAL_UART_Transmit_DMA+0x94>)
 80027fa:	6418      	str	r0, [r3, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80027fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80027fe:	4815      	ldr	r0, [pc, #84]	; (8002854 <HAL_UART_Transmit_DMA+0x98>)
 8002800:	64d8      	str	r0, [r3, #76]	; 0x4c
    huart->hdmatx->XferAbortCallback = NULL;
 8002802:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002804:	651d      	str	r5, [r3, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002806:	6820      	ldr	r0, [r4, #0]
 8002808:	4613      	mov	r3, r2
 800280a:	1d02      	adds	r2, r0, #4
 800280c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800280e:	f7fe fc6b 	bl	80010e8 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002812:	6823      	ldr	r3, [r4, #0]
 8002814:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002818:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 800281a:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800281e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002820:	f102 0314 	add.w	r3, r2, #20
 8002824:	e853 3f00 	ldrex	r3, [r3]
 8002828:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800282c:	3214      	adds	r2, #20
 800282e:	e842 3100 	strex	r1, r3, [r2]
 8002832:	2900      	cmp	r1, #0
 8002834:	d1f3      	bne.n	800281e <HAL_UART_Transmit_DMA+0x62>
    return HAL_OK;
 8002836:	2000      	movs	r0, #0
 8002838:	e000      	b.n	800283c <HAL_UART_Transmit_DMA+0x80>
    return HAL_BUSY;
 800283a:	2002      	movs	r0, #2
}
 800283c:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800283e:	2001      	movs	r0, #1
 8002840:	e7fc      	b.n	800283c <HAL_UART_Transmit_DMA+0x80>
 8002842:	2001      	movs	r0, #1
 8002844:	e7fa      	b.n	800283c <HAL_UART_Transmit_DMA+0x80>
    __HAL_LOCK(huart);
 8002846:	2002      	movs	r0, #2
 8002848:	e7f8      	b.n	800283c <HAL_UART_Transmit_DMA+0x80>
 800284a:	bf00      	nop
 800284c:	08002859 	.word	0x08002859
 8002850:	080028c1 	.word	0x080028c1
 8002854:	080028cd 	.word	0x080028cd

08002858 <UART_DMATransmitCplt>:
{
 8002858:	b508      	push	{r3, lr}
 800285a:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800285c:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002866:	d11a      	bne.n	800289e <UART_DMATransmitCplt+0x46>
    huart->TxXferCount = 0x00U;
 8002868:	2300      	movs	r3, #0
 800286a:	84c3      	strh	r3, [r0, #38]	; 0x26
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800286c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800286e:	f102 0314 	add.w	r3, r2, #20
 8002872:	e853 3f00 	ldrex	r3, [r3]
 8002876:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800287a:	3214      	adds	r2, #20
 800287c:	e842 3100 	strex	r1, r3, [r2]
 8002880:	2900      	cmp	r1, #0
 8002882:	d1f3      	bne.n	800286c <UART_DMATransmitCplt+0x14>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002884:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002886:	f102 030c 	add.w	r3, r2, #12
 800288a:	e853 3f00 	ldrex	r3, [r3]
 800288e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002892:	320c      	adds	r2, #12
 8002894:	e842 3100 	strex	r1, r3, [r2]
 8002898:	2900      	cmp	r1, #0
 800289a:	d1f3      	bne.n	8002884 <UART_DMATransmitCplt+0x2c>
}
 800289c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800289e:	f7fe fa53 	bl	8000d48 <HAL_UART_TxCpltCallback>
}
 80028a2:	e7fb      	b.n	800289c <UART_DMATransmitCplt+0x44>

080028a4 <UART_EndTransmit_IT>:
{
 80028a4:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80028a6:	6801      	ldr	r1, [r0, #0]
 80028a8:	68ca      	ldr	r2, [r1, #12]
 80028aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028ae:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 80028b0:	2220      	movs	r2, #32
 80028b2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 80028b6:	f7fe fa47 	bl	8000d48 <HAL_UART_TxCpltCallback>
}
 80028ba:	2000      	movs	r0, #0
 80028bc:	bd08      	pop	{r3, pc}

080028be <HAL_UART_TxHalfCpltCallback>:
}
 80028be:	4770      	bx	lr

080028c0 <UART_DMATxHalfCplt>:
{
 80028c0:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80028c2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80028c4:	f7ff fffb 	bl	80028be <HAL_UART_TxHalfCpltCallback>
}
 80028c8:	bd08      	pop	{r3, pc}

080028ca <HAL_UART_ErrorCallback>:
}
 80028ca:	4770      	bx	lr

080028cc <UART_DMAError>:
{
 80028cc:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028ce:	6b84      	ldr	r4, [r0, #56]	; 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80028d0:	6823      	ldr	r3, [r4, #0]
 80028d2:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80028d4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b21      	cmp	r3, #33	; 0x21
 80028dc:	d010      	beq.n	8002900 <UART_DMAError+0x34>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80028de:	6823      	ldr	r3, [r4, #0]
 80028e0:	695a      	ldr	r2, [r3, #20]
 80028e2:	f002 0240 	and.w	r2, r2, #64	; 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80028e6:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	2b22      	cmp	r3, #34	; 0x22
 80028ee:	d011      	beq.n	8002914 <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80028f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028f2:	f043 0310 	orr.w	r3, r3, #16
 80028f6:	6423      	str	r3, [r4, #64]	; 0x40
  HAL_UART_ErrorCallback(huart);
 80028f8:	4620      	mov	r0, r4
 80028fa:	f7ff ffe6 	bl	80028ca <HAL_UART_ErrorCallback>
}
 80028fe:	bd10      	pop	{r4, pc}
 8002900:	f002 0280 	and.w	r2, r2, #128	; 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002904:	2a00      	cmp	r2, #0
 8002906:	d0ea      	beq.n	80028de <UART_DMAError+0x12>
    huart->TxXferCount = 0x00U;
 8002908:	2300      	movs	r3, #0
 800290a:	84e3      	strh	r3, [r4, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800290c:	4620      	mov	r0, r4
 800290e:	f7ff fe29 	bl	8002564 <UART_EndTxTransfer>
 8002912:	e7e4      	b.n	80028de <UART_DMAError+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002914:	2a00      	cmp	r2, #0
 8002916:	d0eb      	beq.n	80028f0 <UART_DMAError+0x24>
    huart->RxXferCount = 0x00U;
 8002918:	2300      	movs	r3, #0
 800291a:	85e3      	strh	r3, [r4, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800291c:	4620      	mov	r0, r4
 800291e:	f7ff fe31 	bl	8002584 <UART_EndRxTransfer>
 8002922:	e7e5      	b.n	80028f0 <UART_DMAError+0x24>

08002924 <UART_DMAAbortOnError>:
{
 8002924:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002926:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8002928:	2300      	movs	r3, #0
 800292a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800292c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800292e:	f7ff ffcc 	bl	80028ca <HAL_UART_ErrorCallback>
}
 8002932:	bd08      	pop	{r3, pc}

08002934 <HAL_UARTEx_RxEventCallback>:
}
 8002934:	4770      	bx	lr

08002936 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002936:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800293a:	b2db      	uxtb	r3, r3
 800293c:	2b22      	cmp	r3, #34	; 0x22
 800293e:	d167      	bne.n	8002a10 <UART_Receive_IT+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002940:	6883      	ldr	r3, [r0, #8]
 8002942:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002946:	d04d      	beq.n	80029e4 <UART_Receive_IT+0xae>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002948:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800294a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800294e:	d004      	beq.n	800295a <UART_Receive_IT+0x24>
 8002950:	2b00      	cmp	r3, #0
 8002952:	d154      	bne.n	80029fe <UART_Receive_IT+0xc8>
 8002954:	6903      	ldr	r3, [r0, #16]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d151      	bne.n	80029fe <UART_Receive_IT+0xc8>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800295a:	6803      	ldr	r3, [r0, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8002960:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002962:	3301      	adds	r3, #1
 8002964:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8002966:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8002968:	b29b      	uxth	r3, r3
 800296a:	3b01      	subs	r3, #1
 800296c:	b29b      	uxth	r3, r3
 800296e:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8002970:	2b00      	cmp	r3, #0
 8002972:	d14f      	bne.n	8002a14 <UART_Receive_IT+0xde>
{
 8002974:	b500      	push	{lr}
 8002976:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002978:	6802      	ldr	r2, [r0, #0]
 800297a:	68d3      	ldr	r3, [r2, #12]
 800297c:	f023 0320 	bic.w	r3, r3, #32
 8002980:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002982:	6802      	ldr	r2, [r0, #0]
 8002984:	68d3      	ldr	r3, [r2, #12]
 8002986:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800298a:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800298c:	6802      	ldr	r2, [r0, #0]
 800298e:	6953      	ldr	r3, [r2, #20]
 8002990:	f023 0301 	bic.w	r3, r3, #1
 8002994:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002996:	2320      	movs	r3, #32
 8002998:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800299c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d133      	bne.n	8002a0a <UART_Receive_IT+0xd4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029a2:	2300      	movs	r3, #0
 80029a4:	6303      	str	r3, [r0, #48]	; 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029a6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029a8:	f102 030c 	add.w	r3, r2, #12
 80029ac:	e853 3f00 	ldrex	r3, [r3]
 80029b0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029b4:	320c      	adds	r2, #12
 80029b6:	e842 3100 	strex	r1, r3, [r2]
 80029ba:	2900      	cmp	r1, #0
 80029bc:	d1f3      	bne.n	80029a6 <UART_Receive_IT+0x70>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80029be:	6803      	ldr	r3, [r0, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	f012 0f10 	tst.w	r2, #16
 80029c6:	d006      	beq.n	80029d6 <UART_Receive_IT+0xa0>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80029c8:	2200      	movs	r2, #0
 80029ca:	9201      	str	r2, [sp, #4]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	9201      	str	r2, [sp, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	9301      	str	r3, [sp, #4]
 80029d4:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80029d6:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 80029d8:	f7ff ffac 	bl	8002934 <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 80029dc:	2000      	movs	r0, #0
}
 80029de:	b003      	add	sp, #12
 80029e0:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029e4:	6902      	ldr	r2, [r0, #16]
 80029e6:	2a00      	cmp	r2, #0
 80029e8:	d1ae      	bne.n	8002948 <UART_Receive_IT+0x12>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80029ea:	6a82      	ldr	r2, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80029ec:	6803      	ldr	r3, [r0, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029f4:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 80029f6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80029f8:	3302      	adds	r3, #2
 80029fa:	6283      	str	r3, [r0, #40]	; 0x28
 80029fc:	e7b3      	b.n	8002966 <UART_Receive_IT+0x30>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80029fe:	6803      	ldr	r3, [r0, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a06:	7013      	strb	r3, [r2, #0]
 8002a08:	e7aa      	b.n	8002960 <UART_Receive_IT+0x2a>
        HAL_UART_RxCpltCallback(huart);
 8002a0a:	f7fe f981 	bl	8000d10 <HAL_UART_RxCpltCallback>
 8002a0e:	e7e5      	b.n	80029dc <UART_Receive_IT+0xa6>
    return HAL_BUSY;
 8002a10:	2002      	movs	r0, #2
 8002a12:	4770      	bx	lr
    return HAL_OK;
 8002a14:	2000      	movs	r0, #0
}
 8002a16:	4770      	bx	lr

08002a18 <HAL_UART_IRQHandler>:
{
 8002a18:	b530      	push	{r4, r5, lr}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002a1e:	6802      	ldr	r2, [r0, #0]
 8002a20:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a22:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a24:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 8002a26:	f013 050f 	ands.w	r5, r3, #15
 8002a2a:	d105      	bne.n	8002a38 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a2c:	f013 0f20 	tst.w	r3, #32
 8002a30:	d002      	beq.n	8002a38 <HAL_UART_IRQHandler+0x20>
 8002a32:	f010 0f20 	tst.w	r0, #32
 8002a36:	d119      	bne.n	8002a6c <HAL_UART_IRQHandler+0x54>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002a38:	b12d      	cbz	r5, 8002a46 <HAL_UART_IRQHandler+0x2e>
 8002a3a:	f011 0101 	ands.w	r1, r1, #1
 8002a3e:	d119      	bne.n	8002a74 <HAL_UART_IRQHandler+0x5c>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a40:	f410 7f90 	tst.w	r0, #288	; 0x120
 8002a44:	d116      	bne.n	8002a74 <HAL_UART_IRQHandler+0x5c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a46:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002a48:	2901      	cmp	r1, #1
 8002a4a:	d07d      	beq.n	8002b48 <HAL_UART_IRQHandler+0x130>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002a4c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002a50:	d003      	beq.n	8002a5a <HAL_UART_IRQHandler+0x42>
 8002a52:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002a56:	f040 8115 	bne.w	8002c84 <HAL_UART_IRQHandler+0x26c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002a5a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002a5e:	d003      	beq.n	8002a68 <HAL_UART_IRQHandler+0x50>
 8002a60:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002a64:	f040 8112 	bne.w	8002c8c <HAL_UART_IRQHandler+0x274>
}
 8002a68:	b003      	add	sp, #12
 8002a6a:	bd30      	pop	{r4, r5, pc}
      UART_Receive_IT(huart);
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	f7ff ff62 	bl	8002936 <UART_Receive_IT>
      return;
 8002a72:	e7f9      	b.n	8002a68 <HAL_UART_IRQHandler+0x50>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a74:	f013 0f01 	tst.w	r3, #1
 8002a78:	d006      	beq.n	8002a88 <HAL_UART_IRQHandler+0x70>
 8002a7a:	f410 7f80 	tst.w	r0, #256	; 0x100
 8002a7e:	d003      	beq.n	8002a88 <HAL_UART_IRQHandler+0x70>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a80:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002a82:	f042 0201 	orr.w	r2, r2, #1
 8002a86:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a88:	f013 0f04 	tst.w	r3, #4
 8002a8c:	d004      	beq.n	8002a98 <HAL_UART_IRQHandler+0x80>
 8002a8e:	b119      	cbz	r1, 8002a98 <HAL_UART_IRQHandler+0x80>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a90:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002a92:	f042 0202 	orr.w	r2, r2, #2
 8002a96:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a98:	f013 0f02 	tst.w	r3, #2
 8002a9c:	d004      	beq.n	8002aa8 <HAL_UART_IRQHandler+0x90>
 8002a9e:	b119      	cbz	r1, 8002aa8 <HAL_UART_IRQHandler+0x90>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002aa0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002aa2:	f042 0204 	orr.w	r2, r2, #4
 8002aa6:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002aa8:	f013 0f08 	tst.w	r3, #8
 8002aac:	d007      	beq.n	8002abe <HAL_UART_IRQHandler+0xa6>
 8002aae:	f010 0f20 	tst.w	r0, #32
 8002ab2:	d100      	bne.n	8002ab6 <HAL_UART_IRQHandler+0x9e>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002ab4:	b119      	cbz	r1, 8002abe <HAL_UART_IRQHandler+0xa6>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ab6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002ab8:	f042 0208 	orr.w	r2, r2, #8
 8002abc:	6422      	str	r2, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002abe:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002ac0:	2a00      	cmp	r2, #0
 8002ac2:	d0d1      	beq.n	8002a68 <HAL_UART_IRQHandler+0x50>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ac4:	f013 0f20 	tst.w	r3, #32
 8002ac8:	d002      	beq.n	8002ad0 <HAL_UART_IRQHandler+0xb8>
 8002aca:	f010 0f20 	tst.w	r0, #32
 8002ace:	d129      	bne.n	8002b24 <HAL_UART_IRQHandler+0x10c>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002ad0:	6823      	ldr	r3, [r4, #0]
 8002ad2:	695b      	ldr	r3, [r3, #20]
 8002ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002ad8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002ada:	f012 0f08 	tst.w	r2, #8
 8002ade:	d100      	bne.n	8002ae2 <HAL_UART_IRQHandler+0xca>
 8002ae0:	b363      	cbz	r3, 8002b3c <HAL_UART_IRQHandler+0x124>
        UART_EndRxTransfer(huart);
 8002ae2:	4620      	mov	r0, r4
 8002ae4:	f7ff fd4e 	bl	8002584 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ae8:	6823      	ldr	r3, [r4, #0]
 8002aea:	695b      	ldr	r3, [r3, #20]
 8002aec:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002af0:	d020      	beq.n	8002b34 <HAL_UART_IRQHandler+0x11c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002af2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002af4:	f102 0314 	add.w	r3, r2, #20
 8002af8:	e853 3f00 	ldrex	r3, [r3]
 8002afc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b00:	3214      	adds	r2, #20
 8002b02:	e842 3100 	strex	r1, r3, [r2]
 8002b06:	2900      	cmp	r1, #0
 8002b08:	d1f3      	bne.n	8002af2 <HAL_UART_IRQHandler+0xda>
          if (huart->hdmarx != NULL)
 8002b0a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b0c:	b173      	cbz	r3, 8002b2c <HAL_UART_IRQHandler+0x114>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b0e:	4a61      	ldr	r2, [pc, #388]	; (8002c94 <HAL_UART_IRQHandler+0x27c>)
 8002b10:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b12:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002b14:	f7fe fb67 	bl	80011e6 <HAL_DMA_Abort_IT>
 8002b18:	2800      	cmp	r0, #0
 8002b1a:	d0a5      	beq.n	8002a68 <HAL_UART_IRQHandler+0x50>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b1c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002b1e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002b20:	4798      	blx	r3
 8002b22:	e7a1      	b.n	8002a68 <HAL_UART_IRQHandler+0x50>
        UART_Receive_IT(huart);
 8002b24:	4620      	mov	r0, r4
 8002b26:	f7ff ff06 	bl	8002936 <UART_Receive_IT>
 8002b2a:	e7d1      	b.n	8002ad0 <HAL_UART_IRQHandler+0xb8>
            HAL_UART_ErrorCallback(huart);
 8002b2c:	4620      	mov	r0, r4
 8002b2e:	f7ff fecc 	bl	80028ca <HAL_UART_ErrorCallback>
 8002b32:	e799      	b.n	8002a68 <HAL_UART_IRQHandler+0x50>
          HAL_UART_ErrorCallback(huart);
 8002b34:	4620      	mov	r0, r4
 8002b36:	f7ff fec8 	bl	80028ca <HAL_UART_ErrorCallback>
 8002b3a:	e795      	b.n	8002a68 <HAL_UART_IRQHandler+0x50>
        HAL_UART_ErrorCallback(huart);
 8002b3c:	4620      	mov	r0, r4
 8002b3e:	f7ff fec4 	bl	80028ca <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b42:	2300      	movs	r3, #0
 8002b44:	6423      	str	r3, [r4, #64]	; 0x40
    return;
 8002b46:	e78f      	b.n	8002a68 <HAL_UART_IRQHandler+0x50>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002b48:	f013 0f10 	tst.w	r3, #16
 8002b4c:	f43f af7e 	beq.w	8002a4c <HAL_UART_IRQHandler+0x34>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002b50:	f010 0f10 	tst.w	r0, #16
 8002b54:	f43f af7a 	beq.w	8002a4c <HAL_UART_IRQHandler+0x34>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b58:	2300      	movs	r3, #0
 8002b5a:	9301      	str	r3, [sp, #4]
 8002b5c:	6813      	ldr	r3, [r2, #0]
 8002b5e:	9301      	str	r3, [sp, #4]
 8002b60:	6853      	ldr	r3, [r2, #4]
 8002b62:	9301      	str	r3, [sp, #4]
 8002b64:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b66:	6953      	ldr	r3, [r2, #20]
 8002b68:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002b6c:	d050      	beq.n	8002c10 <HAL_UART_IRQHandler+0x1f8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b6e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002b70:	6813      	ldr	r3, [r2, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f43f af76 	beq.w	8002a68 <HAL_UART_IRQHandler+0x50>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b7c:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8002b7e:	4299      	cmp	r1, r3
 8002b80:	f67f af72 	bls.w	8002a68 <HAL_UART_IRQHandler+0x50>
        huart->RxXferCount = nb_remaining_rx_data;
 8002b84:	85e3      	strh	r3, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b86:	69d3      	ldr	r3, [r2, #28]
 8002b88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b8c:	d037      	beq.n	8002bfe <HAL_UART_IRQHandler+0x1e6>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b8e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b90:	f102 030c 	add.w	r3, r2, #12
 8002b94:	e853 3f00 	ldrex	r3, [r3]
 8002b98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b9c:	320c      	adds	r2, #12
 8002b9e:	e842 3100 	strex	r1, r3, [r2]
 8002ba2:	2900      	cmp	r1, #0
 8002ba4:	d1f3      	bne.n	8002b8e <HAL_UART_IRQHandler+0x176>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ba6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba8:	f102 0314 	add.w	r3, r2, #20
 8002bac:	e853 3f00 	ldrex	r3, [r3]
 8002bb0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bb4:	3214      	adds	r2, #20
 8002bb6:	e842 3100 	strex	r1, r3, [r2]
 8002bba:	2900      	cmp	r1, #0
 8002bbc:	d1f3      	bne.n	8002ba6 <HAL_UART_IRQHandler+0x18e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bbe:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bc0:	f102 0314 	add.w	r3, r2, #20
 8002bc4:	e853 3f00 	ldrex	r3, [r3]
 8002bc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bcc:	3214      	adds	r2, #20
 8002bce:	e842 3100 	strex	r1, r3, [r2]
 8002bd2:	2900      	cmp	r1, #0
 8002bd4:	d1f3      	bne.n	8002bbe <HAL_UART_IRQHandler+0x1a6>
          huart->RxState = HAL_UART_STATE_READY;
 8002bd6:	2320      	movs	r3, #32
 8002bd8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	6323      	str	r3, [r4, #48]	; 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002be0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be2:	f102 030c 	add.w	r3, r2, #12
 8002be6:	e853 3f00 	ldrex	r3, [r3]
 8002bea:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bee:	320c      	adds	r2, #12
 8002bf0:	e842 3100 	strex	r1, r3, [r2]
 8002bf4:	2900      	cmp	r1, #0
 8002bf6:	d1f3      	bne.n	8002be0 <HAL_UART_IRQHandler+0x1c8>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002bf8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002bfa:	f7fe faaa 	bl	8001152 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002bfe:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8002c00:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	1ac9      	subs	r1, r1, r3
 8002c06:	b289      	uxth	r1, r1
 8002c08:	4620      	mov	r0, r4
 8002c0a:	f7ff fe93 	bl	8002934 <HAL_UARTEx_RxEventCallback>
      return;
 8002c0e:	e72b      	b.n	8002a68 <HAL_UART_IRQHandler+0x50>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c10:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8002c12:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	1ac9      	subs	r1, r1, r3
 8002c18:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8002c1a:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f43f af22 	beq.w	8002a68 <HAL_UART_IRQHandler+0x50>
          && (nb_rx_data > 0U))
 8002c24:	2900      	cmp	r1, #0
 8002c26:	f43f af1f 	beq.w	8002a68 <HAL_UART_IRQHandler+0x50>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c2a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c2c:	f102 030c 	add.w	r3, r2, #12
 8002c30:	e853 3f00 	ldrex	r3, [r3]
 8002c34:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c38:	320c      	adds	r2, #12
 8002c3a:	e842 3000 	strex	r0, r3, [r2]
 8002c3e:	2800      	cmp	r0, #0
 8002c40:	d1f3      	bne.n	8002c2a <HAL_UART_IRQHandler+0x212>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c42:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c44:	f102 0314 	add.w	r3, r2, #20
 8002c48:	e853 3f00 	ldrex	r3, [r3]
 8002c4c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c50:	3214      	adds	r2, #20
 8002c52:	e842 3000 	strex	r0, r3, [r2]
 8002c56:	2800      	cmp	r0, #0
 8002c58:	d1f3      	bne.n	8002c42 <HAL_UART_IRQHandler+0x22a>
        huart->RxState = HAL_UART_STATE_READY;
 8002c5a:	2320      	movs	r3, #32
 8002c5c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c60:	2300      	movs	r3, #0
 8002c62:	6323      	str	r3, [r4, #48]	; 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c64:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c66:	f102 030c 	add.w	r3, r2, #12
 8002c6a:	e853 3f00 	ldrex	r3, [r3]
 8002c6e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c72:	320c      	adds	r2, #12
 8002c74:	e842 3000 	strex	r0, r3, [r2]
 8002c78:	2800      	cmp	r0, #0
 8002c7a:	d1f3      	bne.n	8002c64 <HAL_UART_IRQHandler+0x24c>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c7c:	4620      	mov	r0, r4
 8002c7e:	f7ff fe59 	bl	8002934 <HAL_UARTEx_RxEventCallback>
      return;
 8002c82:	e6f1      	b.n	8002a68 <HAL_UART_IRQHandler+0x50>
    UART_Transmit_IT(huart);
 8002c84:	4620      	mov	r0, r4
 8002c86:	f7ff fcab 	bl	80025e0 <UART_Transmit_IT>
    return;
 8002c8a:	e6ed      	b.n	8002a68 <HAL_UART_IRQHandler+0x50>
    UART_EndTransmit_IT(huart);
 8002c8c:	4620      	mov	r0, r4
 8002c8e:	f7ff fe09 	bl	80028a4 <UART_EndTransmit_IT>
    return;
 8002c92:	e6e9      	b.n	8002a68 <HAL_UART_IRQHandler+0x50>
 8002c94:	08002925 	.word	0x08002925

08002c98 <UART_Start_Receive_IT>:
{
 8002c98:	4603      	mov	r3, r0
  huart->pRxBuffPtr = pData;
 8002c9a:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxXferSize = Size;
 8002c9c:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002c9e:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ca0:	2000      	movs	r0, #0
 8002ca2:	6418      	str	r0, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002ca4:	2222      	movs	r2, #34	; 0x22
 8002ca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  __HAL_UNLOCK(huart);
 8002caa:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002cae:	6819      	ldr	r1, [r3, #0]
 8002cb0:	68ca      	ldr	r2, [r1, #12]
 8002cb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cb6:	60ca      	str	r2, [r1, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002cb8:	6819      	ldr	r1, [r3, #0]
 8002cba:	694a      	ldr	r2, [r1, #20]
 8002cbc:	f042 0201 	orr.w	r2, r2, #1
 8002cc0:	614a      	str	r2, [r1, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	68d3      	ldr	r3, [r2, #12]
 8002cc6:	f043 0320 	orr.w	r3, r3, #32
 8002cca:	60d3      	str	r3, [r2, #12]
}
 8002ccc:	4770      	bx	lr

08002cce <HAL_UART_Receive_IT>:
{
 8002cce:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8002cd0:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b20      	cmp	r3, #32
 8002cd8:	d10d      	bne.n	8002cf6 <HAL_UART_Receive_IT+0x28>
    if ((pData == NULL) || (Size == 0U))
 8002cda:	b171      	cbz	r1, 8002cfa <HAL_UART_Receive_IT+0x2c>
 8002cdc:	b17a      	cbz	r2, 8002cfe <HAL_UART_Receive_IT+0x30>
    __HAL_LOCK(huart);
 8002cde:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d00d      	beq.n	8002d02 <HAL_UART_Receive_IT+0x34>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cec:	2300      	movs	r3, #0
 8002cee:	6303      	str	r3, [r0, #48]	; 0x30
    return (UART_Start_Receive_IT(huart, pData, Size));
 8002cf0:	f7ff ffd2 	bl	8002c98 <UART_Start_Receive_IT>
 8002cf4:	e000      	b.n	8002cf8 <HAL_UART_Receive_IT+0x2a>
    return HAL_BUSY;
 8002cf6:	2002      	movs	r0, #2
}
 8002cf8:	bd08      	pop	{r3, pc}
      return HAL_ERROR;
 8002cfa:	2001      	movs	r0, #1
 8002cfc:	e7fc      	b.n	8002cf8 <HAL_UART_Receive_IT+0x2a>
 8002cfe:	2001      	movs	r0, #1
 8002d00:	e7fa      	b.n	8002cf8 <HAL_UART_Receive_IT+0x2a>
    __HAL_LOCK(huart);
 8002d02:	2002      	movs	r0, #2
 8002d04:	e7f8      	b.n	8002cf8 <HAL_UART_Receive_IT+0x2a>
	...

08002d08 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8002d08:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 8002d0a:	4c0b      	ldr	r4, [pc, #44]	; (8002d38 <MX_PDM2PCM_Init+0x30>)
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	8023      	strh	r3, [r4, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 8002d10:	2301      	movs	r3, #1
 8002d12:	8063      	strh	r3, [r4, #2]
  PDM1_filter_handler.high_pass_tap = 2122358088;
 8002d14:	4a09      	ldr	r2, [pc, #36]	; (8002d3c <MX_PDM2PCM_Init+0x34>)
 8002d16:	6062      	str	r2, [r4, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 8002d18:	8123      	strh	r3, [r4, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 8002d1a:	8163      	strh	r3, [r4, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8002d1c:	4620      	mov	r0, r4
 8002d1e:	f001 fd61 	bl	80047e4 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8002d22:	4907      	ldr	r1, [pc, #28]	; (8002d40 <MX_PDM2PCM_Init+0x38>)
 8002d24:	2302      	movs	r3, #2
 8002d26:	800b      	strh	r3, [r1, #0]
  PDM1_filter_config.output_samples_number = 64;
 8002d28:	2340      	movs	r3, #64	; 0x40
 8002d2a:	804b      	strh	r3, [r1, #2]
  PDM1_filter_config.mic_gain = 32;
 8002d2c:	2320      	movs	r3, #32
 8002d2e:	808b      	strh	r3, [r1, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 8002d30:	4620      	mov	r0, r4
 8002d32:	f001 fde1 	bl	80048f8 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8002d36:	bd10      	pop	{r4, pc}
 8002d38:	20000678 	.word	0x20000678
 8002d3c:	7e809d48 	.word	0x7e809d48
 8002d40:	20000670 	.word	0x20000670

08002d44 <D16_GENERIC>:
 8002d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d48:	b089      	sub	sp, #36	; 0x24
 8002d4a:	68d4      	ldr	r4, [r2, #12]
 8002d4c:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8002d4e:	6993      	ldr	r3, [r2, #24]
 8002d50:	9407      	str	r4, [sp, #28]
 8002d52:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8002d54:	9306      	str	r3, [sp, #24]
 8002d56:	9402      	str	r4, [sp, #8]
 8002d58:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8002d5c:	f8d2 b014 	ldr.w	fp, [r2, #20]
 8002d60:	69d3      	ldr	r3, [r2, #28]
 8002d62:	6896      	ldr	r6, [r2, #8]
 8002d64:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8002d66:	9103      	str	r1, [sp, #12]
 8002d68:	2d00      	cmp	r5, #0
 8002d6a:	d066      	beq.n	8002e3a <D16_GENERIC+0xf6>
 8002d6c:	f004 0510 	and.w	r5, r4, #16
 8002d70:	f004 0420 	and.w	r4, r4, #32
 8002d74:	9504      	str	r5, [sp, #16]
 8002d76:	4938      	ldr	r1, [pc, #224]	; (8002e58 <D16_GENERIC+0x114>)
 8002d78:	9405      	str	r4, [sp, #20]
 8002d7a:	f04f 0e00 	mov.w	lr, #0
 8002d7e:	4635      	mov	r5, r6
 8002d80:	e04f      	b.n	8002e22 <D16_GENERIC+0xde>
 8002d82:	5d87      	ldrb	r7, [r0, r6]
 8002d84:	7804      	ldrb	r4, [r0, #0]
 8002d86:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8002d8a:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8002d8e:	b2e6      	uxtb	r6, r4
 8002d90:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8002d94:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8002d98:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8002d9c:	4433      	add	r3, r6
 8002d9e:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8002da2:	f3c4 0609 	ubfx	r6, r4, #0, #10
 8002da6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002daa:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8002dae:	0aa3      	lsrs	r3, r4, #10
 8002db0:	4c2a      	ldr	r4, [pc, #168]	; (8002e5c <D16_GENERIC+0x118>)
 8002db2:	fb26 5404 	smlad	r4, r6, r4, r5
 8002db6:	4d2a      	ldr	r5, [pc, #168]	; (8002e60 <D16_GENERIC+0x11c>)
 8002db8:	fb26 f505 	smuad	r5, r6, r5
 8002dbc:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8002dc0:	eb04 080a 	add.w	r8, r4, sl
 8002dc4:	eba8 080b 	sub.w	r8, r8, fp
 8002dc8:	4646      	mov	r6, r8
 8002dca:	17f7      	asrs	r7, r6, #31
 8002dcc:	e9cd 6700 	strd	r6, r7, [sp]
 8002dd0:	9e04      	ldr	r6, [sp, #16]
 8002dd2:	f10e 0c01 	add.w	ip, lr, #1
 8002dd6:	b16e      	cbz	r6, 8002df4 <D16_GENERIC+0xb0>
 8002dd8:	6a16      	ldr	r6, [r2, #32]
 8002dda:	9f01      	ldr	r7, [sp, #4]
 8002ddc:	fba8 8906 	umull	r8, r9, r8, r6
 8002de0:	fb06 9907 	mla	r9, r6, r7, r9
 8002de4:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8002de8:	f149 0900 	adc.w	r9, r9, #0
 8002dec:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8002df0:	46a3      	mov	fp, r4
 8002df2:	4654      	mov	r4, sl
 8002df4:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8002df6:	9f02      	ldr	r7, [sp, #8]
 8002df8:	0424      	lsls	r4, r4, #16
 8002dfa:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8002dfe:	f04f 0900 	mov.w	r9, #0
 8002e02:	fb0e fe06 	mul.w	lr, lr, r6
 8002e06:	fbc7 8904 	smlal	r8, r9, r7, r4
 8002e0a:	9e03      	ldr	r6, [sp, #12]
 8002e0c:	464f      	mov	r7, r9
 8002e0e:	10bc      	asrs	r4, r7, #2
 8002e10:	f304 040f 	ssat	r4, #16, r4
 8002e14:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 8002e18:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8002e1a:	fa1f fe8c 	uxth.w	lr, ip
 8002e1e:	4574      	cmp	r4, lr
 8002e20:	d90a      	bls.n	8002e38 <D16_GENERIC+0xf4>
 8002e22:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8002e24:	2c01      	cmp	r4, #1
 8002e26:	b2e6      	uxtb	r6, r4
 8002e28:	d1ab      	bne.n	8002d82 <D16_GENERIC+0x3e>
 8002e2a:	9e05      	ldr	r6, [sp, #20]
 8002e2c:	f850 4b02 	ldr.w	r4, [r0], #2
 8002e30:	2e00      	cmp	r6, #0
 8002e32:	d0ac      	beq.n	8002d8e <D16_GENERIC+0x4a>
 8002e34:	ba64      	rev16	r4, r4
 8002e36:	e7aa      	b.n	8002d8e <D16_GENERIC+0x4a>
 8002e38:	462e      	mov	r6, r5
 8002e3a:	9907      	ldr	r1, [sp, #28]
 8002e3c:	61d3      	str	r3, [r2, #28]
 8002e3e:	9b06      	ldr	r3, [sp, #24]
 8002e40:	6096      	str	r6, [r2, #8]
 8002e42:	2000      	movs	r0, #0
 8002e44:	60d1      	str	r1, [r2, #12]
 8002e46:	f8c2 a010 	str.w	sl, [r2, #16]
 8002e4a:	f8c2 b014 	str.w	fp, [r2, #20]
 8002e4e:	6193      	str	r3, [r2, #24]
 8002e50:	b009      	add	sp, #36	; 0x24
 8002e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e56:	bf00      	nop
 8002e58:	20000000 	.word	0x20000000
 8002e5c:	00030001 	.word	0x00030001
 8002e60:	00010003 	.word	0x00010003

08002e64 <D24_GENERIC>:
 8002e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e68:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8002e6a:	6993      	ldr	r3, [r2, #24]
 8002e6c:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8002e6e:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8002e72:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8002e76:	6894      	ldr	r4, [r2, #8]
 8002e78:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8002e7c:	b089      	sub	sp, #36	; 0x24
 8002e7e:	9307      	str	r3, [sp, #28]
 8002e80:	9503      	str	r5, [sp, #12]
 8002e82:	69d3      	ldr	r3, [r2, #28]
 8002e84:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8002e86:	9104      	str	r1, [sp, #16]
 8002e88:	2e00      	cmp	r6, #0
 8002e8a:	f000 8096 	beq.w	8002fba <D24_GENERIC+0x156>
 8002e8e:	f005 0610 	and.w	r6, r5, #16
 8002e92:	f005 0520 	and.w	r5, r5, #32
 8002e96:	4954      	ldr	r1, [pc, #336]	; (8002fe8 <D24_GENERIC+0x184>)
 8002e98:	9605      	str	r6, [sp, #20]
 8002e9a:	9506      	str	r5, [sp, #24]
 8002e9c:	f04f 0e00 	mov.w	lr, #0
 8002ea0:	f8cd 9008 	str.w	r9, [sp, #8]
 8002ea4:	e06a      	b.n	8002f7c <D24_GENERIC+0x118>
 8002ea6:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8002eaa:	f810 8007 	ldrb.w	r8, [r0, r7]
 8002eae:	f890 c000 	ldrb.w	ip, [r0]
 8002eb2:	042d      	lsls	r5, r5, #16
 8002eb4:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8002eb8:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8002ebc:	44ac      	add	ip, r5
 8002ebe:	4438      	add	r0, r7
 8002ec0:	fa5f f68c 	uxtb.w	r6, ip
 8002ec4:	f3cc 2507 	ubfx	r5, ip, #8, #8
 8002ec8:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8002ecc:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 8002ed0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8002ed4:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8002ed8:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8002edc:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 8002ee0:	f3c7 0509 	ubfx	r5, r7, #0, #10
 8002ee4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8002ee8:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8002eec:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8002ef0:	4d3e      	ldr	r5, [pc, #248]	; (8002fec <D24_GENERIC+0x188>)
 8002ef2:	fb26 b705 	smlad	r7, r6, r5, fp
 8002ef6:	4d3e      	ldr	r5, [pc, #248]	; (8002ff0 <D24_GENERIC+0x18c>)
 8002ef8:	fb26 4b05 	smlad	fp, r6, r5, r4
 8002efc:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8002f00:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 8002f04:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 8002f08:	2401      	movs	r4, #1
 8002f0a:	fb26 f604 	smuad	r6, r6, r4
 8002f0e:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 8002f12:	9f02      	ldr	r7, [sp, #8]
 8002f14:	eb0e 0c04 	add.w	ip, lr, r4
 8002f18:	eb08 0406 	add.w	r4, r8, r6
 8002f1c:	eb05 060a 	add.w	r6, r5, sl
 8002f20:	1bf6      	subs	r6, r6, r7
 8002f22:	4637      	mov	r7, r6
 8002f24:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8002f28:	e9cd 7800 	strd	r7, r8, [sp]
 8002f2c:	9f05      	ldr	r7, [sp, #20]
 8002f2e:	b177      	cbz	r7, 8002f4e <D24_GENERIC+0xea>
 8002f30:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8002f34:	9502      	str	r5, [sp, #8]
 8002f36:	fba6 9a08 	umull	r9, sl, r6, r8
 8002f3a:	9e01      	ldr	r6, [sp, #4]
 8002f3c:	fb08 aa06 	mla	sl, r8, r6, sl
 8002f40:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 8002f44:	f14a 0700 	adc.w	r7, sl, #0
 8002f48:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8002f4c:	4655      	mov	r5, sl
 8002f4e:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8002f50:	9f03      	ldr	r7, [sp, #12]
 8002f52:	03ad      	lsls	r5, r5, #14
 8002f54:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8002f58:	f04f 0900 	mov.w	r9, #0
 8002f5c:	fb0e fe06 	mul.w	lr, lr, r6
 8002f60:	fbc7 8905 	smlal	r8, r9, r7, r5
 8002f64:	9e04      	ldr	r6, [sp, #16]
 8002f66:	464f      	mov	r7, r9
 8002f68:	10bd      	asrs	r5, r7, #2
 8002f6a:	f305 050f 	ssat	r5, #16, r5
 8002f6e:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 8002f72:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8002f74:	fa1f fe8c 	uxth.w	lr, ip
 8002f78:	4575      	cmp	r5, lr
 8002f7a:	d91c      	bls.n	8002fb6 <D24_GENERIC+0x152>
 8002f7c:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8002f7e:	b2ef      	uxtb	r7, r5
 8002f80:	2d01      	cmp	r5, #1
 8002f82:	b23e      	sxth	r6, r7
 8002f84:	d18f      	bne.n	8002ea6 <D24_GENERIC+0x42>
 8002f86:	9d06      	ldr	r5, [sp, #24]
 8002f88:	b15d      	cbz	r5, 8002fa2 <D24_GENERIC+0x13e>
 8002f8a:	f01e 0f01 	tst.w	lr, #1
 8002f8e:	d122      	bne.n	8002fd6 <D24_GENERIC+0x172>
 8002f90:	7805      	ldrb	r5, [r0, #0]
 8002f92:	78c7      	ldrb	r7, [r0, #3]
 8002f94:	7846      	ldrb	r6, [r0, #1]
 8002f96:	022d      	lsls	r5, r5, #8
 8002f98:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8002f9c:	44b4      	add	ip, r6
 8002f9e:	3002      	adds	r0, #2
 8002fa0:	e78e      	b.n	8002ec0 <D24_GENERIC+0x5c>
 8002fa2:	7846      	ldrb	r6, [r0, #1]
 8002fa4:	f890 c002 	ldrb.w	ip, [r0, #2]
 8002fa8:	f810 5b03 	ldrb.w	r5, [r0], #3
 8002fac:	0236      	lsls	r6, r6, #8
 8002fae:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 8002fb2:	44ac      	add	ip, r5
 8002fb4:	e784      	b.n	8002ec0 <D24_GENERIC+0x5c>
 8002fb6:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8002fba:	61d3      	str	r3, [r2, #28]
 8002fbc:	9b07      	ldr	r3, [sp, #28]
 8002fbe:	6094      	str	r4, [r2, #8]
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	f8c2 b00c 	str.w	fp, [r2, #12]
 8002fc6:	f8c2 a010 	str.w	sl, [r2, #16]
 8002fca:	f8c2 9014 	str.w	r9, [r2, #20]
 8002fce:	6193      	str	r3, [r2, #24]
 8002fd0:	b009      	add	sp, #36	; 0x24
 8002fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fd6:	78c5      	ldrb	r5, [r0, #3]
 8002fd8:	7887      	ldrb	r7, [r0, #2]
 8002fda:	f810 6b04 	ldrb.w	r6, [r0], #4
 8002fde:	022d      	lsls	r5, r5, #8
 8002fe0:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8002fe4:	44b4      	add	ip, r6
 8002fe6:	e76b      	b.n	8002ec0 <D24_GENERIC+0x5c>
 8002fe8:	20000000 	.word	0x20000000
 8002fec:	00030001 	.word	0x00030001
 8002ff0:	00060007 	.word	0x00060007

08002ff4 <D32_GENERIC>:
 8002ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ff8:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8002ffa:	6993      	ldr	r3, [r2, #24]
 8002ffc:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8002ffe:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8003002:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8003006:	69d6      	ldr	r6, [r2, #28]
 8003008:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 800300c:	b089      	sub	sp, #36	; 0x24
 800300e:	9307      	str	r3, [sp, #28]
 8003010:	9403      	str	r4, [sp, #12]
 8003012:	6893      	ldr	r3, [r2, #8]
 8003014:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8003016:	9104      	str	r1, [sp, #16]
 8003018:	2d00      	cmp	r5, #0
 800301a:	f000 809f 	beq.w	800315c <D32_GENERIC+0x168>
 800301e:	f004 0510 	and.w	r5, r4, #16
 8003022:	f004 0420 	and.w	r4, r4, #32
 8003026:	9505      	str	r5, [sp, #20]
 8003028:	4953      	ldr	r1, [pc, #332]	; (8003178 <D32_GENERIC+0x184>)
 800302a:	9406      	str	r4, [sp, #24]
 800302c:	f04f 0c00 	mov.w	ip, #0
 8003030:	f8cd 9008 	str.w	r9, [sp, #8]
 8003034:	461d      	mov	r5, r3
 8003036:	4617      	mov	r7, r2
 8003038:	e077      	b.n	800312a <D32_GENERIC+0x136>
 800303a:	f818 3003 	ldrb.w	r3, [r8, r3]
 800303e:	f810 800e 	ldrb.w	r8, [r0, lr]
 8003042:	f810 e002 	ldrb.w	lr, [r0, r2]
 8003046:	7800      	ldrb	r0, [r0, #0]
 8003048:	041b      	lsls	r3, r3, #16
 800304a:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800304e:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8003052:	4403      	add	r3, r0
 8003054:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8003058:	b2dc      	uxtb	r4, r3
 800305a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800305e:	f3c3 4807 	ubfx	r8, r3, #16, #8
 8003062:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8003066:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800306a:	0e1b      	lsrs	r3, r3, #24
 800306c:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 8003070:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 8003074:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003078:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800307c:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 8003080:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 8003084:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8003088:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800308c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003090:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8003094:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 8003098:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800309c:	4b37      	ldr	r3, [pc, #220]	; (800317c <D32_GENERIC+0x188>)
 800309e:	fb22 b403 	smlad	r4, r2, r3, fp
 80030a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030a6:	fb2e 4803 	smlad	r8, lr, r3, r4
 80030aa:	4b35      	ldr	r3, [pc, #212]	; (8003180 <D32_GENERIC+0x18c>)
 80030ac:	fb22 5503 	smlad	r5, r2, r3, r5
 80030b0:	4b34      	ldr	r3, [pc, #208]	; (8003184 <D32_GENERIC+0x190>)
 80030b2:	fb2e 5b03 	smlad	fp, lr, r3, r5
 80030b6:	2301      	movs	r3, #1
 80030b8:	fb22 f203 	smuad	r2, r2, r3
 80030bc:	4b32      	ldr	r3, [pc, #200]	; (8003188 <D32_GENERIC+0x194>)
 80030be:	fb2e 2503 	smlad	r5, lr, r3, r2
 80030c2:	9b02      	ldr	r3, [sp, #8]
 80030c4:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 80030c8:	eb04 080a 	add.w	r8, r4, sl
 80030cc:	eba8 0803 	sub.w	r8, r8, r3
 80030d0:	4642      	mov	r2, r8
 80030d2:	17d3      	asrs	r3, r2, #31
 80030d4:	e9cd 2300 	strd	r2, r3, [sp]
 80030d8:	9b05      	ldr	r3, [sp, #20]
 80030da:	f10c 0e01 	add.w	lr, ip, #1
 80030de:	b16b      	cbz	r3, 80030fc <D32_GENERIC+0x108>
 80030e0:	6a3a      	ldr	r2, [r7, #32]
 80030e2:	9b01      	ldr	r3, [sp, #4]
 80030e4:	9402      	str	r4, [sp, #8]
 80030e6:	fba8 8902 	umull	r8, r9, r8, r2
 80030ea:	fb02 9903 	mla	r9, r2, r3, r9
 80030ee:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80030f2:	f149 0900 	adc.w	r9, r9, #0
 80030f6:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80030fa:	4654      	mov	r4, sl
 80030fc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80030fe:	9a04      	ldr	r2, [sp, #16]
 8003100:	fb0c fc03 	mul.w	ip, ip, r3
 8003104:	9b03      	ldr	r3, [sp, #12]
 8003106:	0364      	lsls	r4, r4, #13
 8003108:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800310c:	f04f 0900 	mov.w	r9, #0
 8003110:	fbc3 8904 	smlal	r8, r9, r3, r4
 8003114:	464b      	mov	r3, r9
 8003116:	109b      	asrs	r3, r3, #2
 8003118:	f303 030f 	ssat	r3, #16, r3
 800311c:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 8003120:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003122:	fa1f fc8e 	uxth.w	ip, lr
 8003126:	4563      	cmp	r3, ip
 8003128:	d914      	bls.n	8003154 <D32_GENERIC+0x160>
 800312a:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 800312c:	b2e2      	uxtb	r2, r4
 800312e:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 8003132:	eb00 080e 	add.w	r8, r0, lr
 8003136:	4253      	negs	r3, r2
 8003138:	2c01      	cmp	r4, #1
 800313a:	eb08 0403 	add.w	r4, r8, r3
 800313e:	f47f af7c 	bne.w	800303a <D32_GENERIC+0x46>
 8003142:	1d02      	adds	r2, r0, #4
 8003144:	6803      	ldr	r3, [r0, #0]
 8003146:	9806      	ldr	r0, [sp, #24]
 8003148:	b110      	cbz	r0, 8003150 <D32_GENERIC+0x15c>
 800314a:	ba5b      	rev16	r3, r3
 800314c:	4610      	mov	r0, r2
 800314e:	e783      	b.n	8003058 <D32_GENERIC+0x64>
 8003150:	4610      	mov	r0, r2
 8003152:	e781      	b.n	8003058 <D32_GENERIC+0x64>
 8003154:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8003158:	462b      	mov	r3, r5
 800315a:	463a      	mov	r2, r7
 800315c:	6093      	str	r3, [r2, #8]
 800315e:	9b07      	ldr	r3, [sp, #28]
 8003160:	f8c2 b00c 	str.w	fp, [r2, #12]
 8003164:	2000      	movs	r0, #0
 8003166:	61d6      	str	r6, [r2, #28]
 8003168:	f8c2 a010 	str.w	sl, [r2, #16]
 800316c:	f8c2 9014 	str.w	r9, [r2, #20]
 8003170:	6193      	str	r3, [r2, #24]
 8003172:	b009      	add	sp, #36	; 0x24
 8003174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003178:	20000000 	.word	0x20000000
 800317c:	00060003 	.word	0x00060003
 8003180:	000a000c 	.word	0x000a000c
 8003184:	000c000a 	.word	0x000c000a
 8003188:	00030006 	.word	0x00030006

0800318c <D48_GENERIC>:
 800318c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003190:	b089      	sub	sp, #36	; 0x24
 8003192:	6953      	ldr	r3, [r2, #20]
 8003194:	68d4      	ldr	r4, [r2, #12]
 8003196:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8003198:	9302      	str	r3, [sp, #8]
 800319a:	9400      	str	r4, [sp, #0]
 800319c:	6993      	ldr	r3, [r2, #24]
 800319e:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80031a0:	9307      	str	r3, [sp, #28]
 80031a2:	9403      	str	r4, [sp, #12]
 80031a4:	f8d2 a010 	ldr.w	sl, [r2, #16]
 80031a8:	69d6      	ldr	r6, [r2, #28]
 80031aa:	6893      	ldr	r3, [r2, #8]
 80031ac:	6b54      	ldr	r4, [r2, #52]	; 0x34
 80031ae:	9104      	str	r1, [sp, #16]
 80031b0:	2d00      	cmp	r5, #0
 80031b2:	f000 80c5 	beq.w	8003340 <D48_GENERIC+0x1b4>
 80031b6:	f004 0510 	and.w	r5, r4, #16
 80031ba:	f004 0420 	and.w	r4, r4, #32
 80031be:	4967      	ldr	r1, [pc, #412]	; (800335c <D48_GENERIC+0x1d0>)
 80031c0:	9505      	str	r5, [sp, #20]
 80031c2:	9406      	str	r4, [sp, #24]
 80031c4:	f04f 0c00 	mov.w	ip, #0
 80031c8:	4657      	mov	r7, sl
 80031ca:	9301      	str	r3, [sp, #4]
 80031cc:	e09c      	b.n	8003308 <D48_GENERIC+0x17c>
 80031ce:	f81b 4005 	ldrb.w	r4, [fp, r5]
 80031d2:	f810 b009 	ldrb.w	fp, [r0, r9]
 80031d6:	f81a 9009 	ldrb.w	r9, [sl, r9]
 80031da:	f810 a00e 	ldrb.w	sl, [r0, lr]
 80031de:	7800      	ldrb	r0, [r0, #0]
 80031e0:	0424      	lsls	r4, r4, #16
 80031e2:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 80031e6:	f818 4005 	ldrb.w	r4, [r8, r5]
 80031ea:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 80031ee:	44a8      	add	r8, r5
 80031f0:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 80031f4:	eb0b 0500 	add.w	r5, fp, r0
 80031f8:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 80031fc:	fa5f f885 	uxtb.w	r8, r5
 8003200:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 8003204:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 8003208:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 800320c:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 8003210:	0e2d      	lsrs	r5, r5, #24
 8003212:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 8003216:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 800321a:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 800321e:	b2e6      	uxtb	r6, r4
 8003220:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 8003224:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8003228:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 800322c:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8003230:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 8003234:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 8003238:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800323c:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 8003240:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8003244:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8003248:	f3c6 0909 	ubfx	r9, r6, #0, #10
 800324c:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8003250:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8003254:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8003258:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 800325c:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 8003260:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 8003264:	4c3e      	ldr	r4, [pc, #248]	; (8003360 <D48_GENERIC+0x1d4>)
 8003266:	9d00      	ldr	r5, [sp, #0]
 8003268:	fb2a 5404 	smlad	r4, sl, r4, r5
 800326c:	4d3d      	ldr	r5, [pc, #244]	; (8003364 <D48_GENERIC+0x1d8>)
 800326e:	fb28 4405 	smlad	r4, r8, r5, r4
 8003272:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003276:	fb2e 4b03 	smlad	fp, lr, r3, r4
 800327a:	4c3b      	ldr	r4, [pc, #236]	; (8003368 <D48_GENERIC+0x1dc>)
 800327c:	9b01      	ldr	r3, [sp, #4]
 800327e:	fb2a 3304 	smlad	r3, sl, r4, r3
 8003282:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 8003286:	fb28 3304 	smlad	r3, r8, r4, r3
 800328a:	4c38      	ldr	r4, [pc, #224]	; (800336c <D48_GENERIC+0x1e0>)
 800328c:	fb2e 3304 	smlad	r3, lr, r4, r3
 8003290:	2501      	movs	r5, #1
 8003292:	9300      	str	r3, [sp, #0]
 8003294:	fb2a fa05 	smuad	sl, sl, r5
 8003298:	4b35      	ldr	r3, [pc, #212]	; (8003370 <D48_GENERIC+0x1e4>)
 800329a:	fb28 a803 	smlad	r8, r8, r3, sl
 800329e:	4b35      	ldr	r3, [pc, #212]	; (8003374 <D48_GENERIC+0x1e8>)
 80032a0:	fb2e 8303 	smlad	r3, lr, r3, r8
 80032a4:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 80032a8:	9301      	str	r3, [sp, #4]
 80032aa:	9b02      	ldr	r3, [sp, #8]
 80032ac:	eb04 0807 	add.w	r8, r4, r7
 80032b0:	eba8 0803 	sub.w	r8, r8, r3
 80032b4:	9b05      	ldr	r3, [sp, #20]
 80032b6:	4465      	add	r5, ip
 80032b8:	ea4f 7be8 	mov.w	fp, r8, asr #31
 80032bc:	b163      	cbz	r3, 80032d8 <D48_GENERIC+0x14c>
 80032be:	6a17      	ldr	r7, [r2, #32]
 80032c0:	9402      	str	r4, [sp, #8]
 80032c2:	fba8 8907 	umull	r8, r9, r8, r7
 80032c6:	fb07 990b 	mla	r9, r7, fp, r9
 80032ca:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80032ce:	f149 0900 	adc.w	r9, r9, #0
 80032d2:	ea4f 0749 	mov.w	r7, r9, lsl #1
 80032d6:	463c      	mov	r4, r7
 80032d8:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 80032dc:	9b03      	ldr	r3, [sp, #12]
 80032de:	02e4      	lsls	r4, r4, #11
 80032e0:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80032e4:	f04f 0900 	mov.w	r9, #0
 80032e8:	fb0c fc0e 	mul.w	ip, ip, lr
 80032ec:	fbc3 8904 	smlal	r8, r9, r3, r4
 80032f0:	9b04      	ldr	r3, [sp, #16]
 80032f2:	ea4f 04a9 	mov.w	r4, r9, asr #2
 80032f6:	f304 040f 	ssat	r4, #16, r4
 80032fa:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 80032fe:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8003300:	fa1f fc85 	uxth.w	ip, r5
 8003304:	4564      	cmp	r4, ip
 8003306:	d919      	bls.n	800333c <D48_GENERIC+0x1b0>
 8003308:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800330a:	fa5f fe84 	uxtb.w	lr, r4
 800330e:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 8003312:	f1ce 0500 	rsb	r5, lr, #0
 8003316:	eb00 0b09 	add.w	fp, r0, r9
 800331a:	eb0b 0a05 	add.w	sl, fp, r5
 800331e:	2c01      	cmp	r4, #1
 8003320:	eb0a 0809 	add.w	r8, sl, r9
 8003324:	f47f af53 	bne.w	80031ce <D48_GENERIC+0x42>
 8003328:	9b06      	ldr	r3, [sp, #24]
 800332a:	6805      	ldr	r5, [r0, #0]
 800332c:	6844      	ldr	r4, [r0, #4]
 800332e:	3006      	adds	r0, #6
 8003330:	2b00      	cmp	r3, #0
 8003332:	f43f af63 	beq.w	80031fc <D48_GENERIC+0x70>
 8003336:	ba6d      	rev16	r5, r5
 8003338:	ba64      	rev16	r4, r4
 800333a:	e75f      	b.n	80031fc <D48_GENERIC+0x70>
 800333c:	9b01      	ldr	r3, [sp, #4]
 800333e:	46ba      	mov	sl, r7
 8003340:	6093      	str	r3, [r2, #8]
 8003342:	9b00      	ldr	r3, [sp, #0]
 8003344:	60d3      	str	r3, [r2, #12]
 8003346:	9b02      	ldr	r3, [sp, #8]
 8003348:	6153      	str	r3, [r2, #20]
 800334a:	9b07      	ldr	r3, [sp, #28]
 800334c:	61d6      	str	r6, [r2, #28]
 800334e:	2000      	movs	r0, #0
 8003350:	f8c2 a010 	str.w	sl, [r2, #16]
 8003354:	6193      	str	r3, [r2, #24]
 8003356:	b009      	add	sp, #36	; 0x24
 8003358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800335c:	20000000 	.word	0x20000000
 8003360:	000f000a 	.word	0x000f000a
 8003364:	00060003 	.word	0x00060003
 8003368:	00150019 	.word	0x00150019
 800336c:	00190015 	.word	0x00190015
 8003370:	00030006 	.word	0x00030006
 8003374:	000a000f 	.word	0x000a000f

08003378 <D64_GENERIC>:
 8003378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800337c:	b089      	sub	sp, #36	; 0x24
 800337e:	6913      	ldr	r3, [r2, #16]
 8003380:	6895      	ldr	r5, [r2, #8]
 8003382:	9303      	str	r3, [sp, #12]
 8003384:	9501      	str	r5, [sp, #4]
 8003386:	6953      	ldr	r3, [r2, #20]
 8003388:	68d5      	ldr	r5, [r2, #12]
 800338a:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800338c:	9304      	str	r3, [sp, #16]
 800338e:	9500      	str	r5, [sp, #0]
 8003390:	6993      	ldr	r3, [r2, #24]
 8003392:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8003394:	9307      	str	r3, [sp, #28]
 8003396:	9505      	str	r5, [sp, #20]
 8003398:	69d3      	ldr	r3, [r2, #28]
 800339a:	9106      	str	r1, [sp, #24]
 800339c:	2c00      	cmp	r4, #0
 800339e:	f000 80d9 	beq.w	8003554 <D64_GENERIC+0x1dc>
 80033a2:	6a11      	ldr	r1, [r2, #32]
 80033a4:	9102      	str	r1, [sp, #8]
 80033a6:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 8003594 <D64_GENERIC+0x21c>
 80033aa:	f04f 0c00 	mov.w	ip, #0
 80033ae:	4681      	mov	r9, r0
 80033b0:	e0c1      	b.n	8003536 <D64_GENERIC+0x1be>
 80033b2:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 80033b6:	4274      	negs	r4, r6
 80033b8:	eb09 0708 	add.w	r7, r9, r8
 80033bc:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 80033c0:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 80033c4:	5d38      	ldrb	r0, [r7, r4]
 80033c6:	5d29      	ldrb	r1, [r5, r4]
 80033c8:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 80033cc:	f819 a008 	ldrb.w	sl, [r9, r8]
 80033d0:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 80033d4:	f899 7000 	ldrb.w	r7, [r9]
 80033d8:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 80033dc:	4425      	add	r5, r4
 80033de:	0409      	lsls	r1, r1, #16
 80033e0:	0400      	lsls	r0, r0, #16
 80033e2:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 80033e6:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 80033ea:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 80033ee:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 80033f2:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 80033f6:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 80033fa:	4459      	add	r1, fp
 80033fc:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 8003400:	4438      	add	r0, r7
 8003402:	b2c5      	uxtb	r5, r0
 8003404:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8003408:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 800340c:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 8003410:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8003414:	0e00      	lsrs	r0, r0, #24
 8003416:	eb03 0806 	add.w	r8, r3, r6
 800341a:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 800341e:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 8003422:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8003426:	b2c8      	uxtb	r0, r1
 8003428:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800342c:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8003430:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 8003434:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 8003438:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800343c:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8003440:	0e09      	lsrs	r1, r1, #24
 8003442:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 8003446:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 800344a:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 800344e:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8003452:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 8003456:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800345a:	f3ca 0309 	ubfx	r3, sl, #0, #10
 800345e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8003462:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8003466:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800346a:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 800346e:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8003472:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8003476:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800347a:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800347e:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 8003482:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8003486:	0a8b      	lsrs	r3, r1, #10
 8003488:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800348c:	4939      	ldr	r1, [pc, #228]	; (8003574 <D64_GENERIC+0x1fc>)
 800348e:	9c00      	ldr	r4, [sp, #0]
 8003490:	fb28 4101 	smlad	r1, r8, r1, r4
 8003494:	4c38      	ldr	r4, [pc, #224]	; (8003578 <D64_GENERIC+0x200>)
 8003496:	fb27 1104 	smlad	r1, r7, r4, r1
 800349a:	4c38      	ldr	r4, [pc, #224]	; (800357c <D64_GENERIC+0x204>)
 800349c:	fb20 1104 	smlad	r1, r0, r4, r1
 80034a0:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 80034a4:	fb2a 1106 	smlad	r1, sl, r6, r1
 80034a8:	4c35      	ldr	r4, [pc, #212]	; (8003580 <D64_GENERIC+0x208>)
 80034aa:	9d01      	ldr	r5, [sp, #4]
 80034ac:	fb28 5404 	smlad	r4, r8, r4, r5
 80034b0:	4d33      	ldr	r5, [pc, #204]	; (8003580 <D64_GENERIC+0x208>)
 80034b2:	fb2a 4415 	smladx	r4, sl, r5, r4
 80034b6:	4d33      	ldr	r5, [pc, #204]	; (8003584 <D64_GENERIC+0x20c>)
 80034b8:	fb27 4405 	smlad	r4, r7, r5, r4
 80034bc:	fb20 4415 	smladx	r4, r0, r5, r4
 80034c0:	2501      	movs	r5, #1
 80034c2:	9400      	str	r4, [sp, #0]
 80034c4:	fb28 f805 	smuad	r8, r8, r5
 80034c8:	4c2f      	ldr	r4, [pc, #188]	; (8003588 <D64_GENERIC+0x210>)
 80034ca:	fb27 8704 	smlad	r7, r7, r4, r8
 80034ce:	4c2f      	ldr	r4, [pc, #188]	; (800358c <D64_GENERIC+0x214>)
 80034d0:	fb20 7004 	smlad	r0, r0, r4, r7
 80034d4:	4c2e      	ldr	r4, [pc, #184]	; (8003590 <D64_GENERIC+0x218>)
 80034d6:	fb2a 0004 	smlad	r0, sl, r4, r0
 80034da:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 80034de:	9902      	ldr	r1, [sp, #8]
 80034e0:	9001      	str	r0, [sp, #4]
 80034e2:	b189      	cbz	r1, 8003508 <D64_GENERIC+0x190>
 80034e4:	9803      	ldr	r0, [sp, #12]
 80034e6:	9c04      	ldr	r4, [sp, #16]
 80034e8:	9604      	str	r6, [sp, #16]
 80034ea:	4430      	add	r0, r6
 80034ec:	1b00      	subs	r0, r0, r4
 80034ee:	17c5      	asrs	r5, r0, #31
 80034f0:	460f      	mov	r7, r1
 80034f2:	fba0 0101 	umull	r0, r1, r0, r1
 80034f6:	fb07 1105 	mla	r1, r7, r5, r1
 80034fa:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 80034fe:	f141 0100 	adc.w	r1, r1, #0
 8003502:	0049      	lsls	r1, r1, #1
 8003504:	9103      	str	r1, [sp, #12]
 8003506:	460e      	mov	r6, r1
 8003508:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 800350a:	9905      	ldr	r1, [sp, #20]
 800350c:	9806      	ldr	r0, [sp, #24]
 800350e:	02b6      	lsls	r6, r6, #10
 8003510:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8003514:	f04f 0800 	mov.w	r8, #0
 8003518:	fb0c f404 	mul.w	r4, ip, r4
 800351c:	fbc1 7806 	smlal	r7, r8, r1, r6
 8003520:	4641      	mov	r1, r8
 8003522:	1089      	asrs	r1, r1, #2
 8003524:	f301 010f 	ssat	r1, #16, r1
 8003528:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 800352c:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800352e:	f10c 0c01 	add.w	ip, ip, #1
 8003532:	4561      	cmp	r1, ip
 8003534:	dd0e      	ble.n	8003554 <D64_GENERIC+0x1dc>
 8003536:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 8003538:	2e01      	cmp	r6, #1
 800353a:	f47f af3a 	bne.w	80033b2 <D64_GENERIC+0x3a>
 800353e:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8003540:	06b4      	lsls	r4, r6, #26
 8003542:	e899 0003 	ldmia.w	r9, {r0, r1}
 8003546:	f109 0908 	add.w	r9, r9, #8
 800354a:	f57f af5a 	bpl.w	8003402 <D64_GENERIC+0x8a>
 800354e:	ba40      	rev16	r0, r0
 8003550:	ba49      	rev16	r1, r1
 8003552:	e756      	b.n	8003402 <D64_GENERIC+0x8a>
 8003554:	61d3      	str	r3, [r2, #28]
 8003556:	9b03      	ldr	r3, [sp, #12]
 8003558:	9901      	ldr	r1, [sp, #4]
 800355a:	6113      	str	r3, [r2, #16]
 800355c:	9b04      	ldr	r3, [sp, #16]
 800355e:	6091      	str	r1, [r2, #8]
 8003560:	6153      	str	r3, [r2, #20]
 8003562:	9900      	ldr	r1, [sp, #0]
 8003564:	9b07      	ldr	r3, [sp, #28]
 8003566:	60d1      	str	r1, [r2, #12]
 8003568:	2000      	movs	r0, #0
 800356a:	6193      	str	r3, [r2, #24]
 800356c:	b009      	add	sp, #36	; 0x24
 800356e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003572:	bf00      	nop
 8003574:	001c0015 	.word	0x001c0015
 8003578:	000f000a 	.word	0x000f000a
 800357c:	00060003 	.word	0x00060003
 8003580:	0024002a 	.word	0x0024002a
 8003584:	002e0030 	.word	0x002e0030
 8003588:	00030006 	.word	0x00030006
 800358c:	000a000f 	.word	0x000a000f
 8003590:	0015001c 	.word	0x0015001c
 8003594:	20000000 	.word	0x20000000

08003598 <D80_GENERIC>:
 8003598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800359c:	b08b      	sub	sp, #44	; 0x2c
 800359e:	6914      	ldr	r4, [r2, #16]
 80035a0:	9404      	str	r4, [sp, #16]
 80035a2:	6954      	ldr	r4, [r2, #20]
 80035a4:	9405      	str	r4, [sp, #20]
 80035a6:	6994      	ldr	r4, [r2, #24]
 80035a8:	9409      	str	r4, [sp, #36]	; 0x24
 80035aa:	6894      	ldr	r4, [r2, #8]
 80035ac:	9402      	str	r4, [sp, #8]
 80035ae:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 80035b0:	68d4      	ldr	r4, [r2, #12]
 80035b2:	9401      	str	r4, [sp, #4]
 80035b4:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80035b6:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 80035ba:	9406      	str	r4, [sp, #24]
 80035bc:	9107      	str	r1, [sp, #28]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	f000 810f 	beq.w	80037e2 <D80_GENERIC+0x24a>
 80035c4:	6a13      	ldr	r3, [r2, #32]
 80035c6:	9308      	str	r3, [sp, #32]
 80035c8:	2300      	movs	r3, #0
 80035ca:	9200      	str	r2, [sp, #0]
 80035cc:	f8df 9264 	ldr.w	r9, [pc, #612]	; 8003834 <D80_GENERIC+0x29c>
 80035d0:	f8cd b00c 	str.w	fp, [sp, #12]
 80035d4:	461a      	mov	r2, r3
 80035d6:	e0ed      	b.n	80037b4 <D80_GENERIC+0x21c>
 80035d8:	fa5f fc8c 	uxtb.w	ip, ip
 80035dc:	fa0f f48c 	sxth.w	r4, ip
 80035e0:	0066      	lsls	r6, r4, #1
 80035e2:	eb06 0804 	add.w	r8, r6, r4
 80035e6:	f1cc 0500 	rsb	r5, ip, #0
 80035ea:	eb00 0108 	add.w	r1, r0, r8
 80035ee:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80035f2:	194b      	adds	r3, r1, r5
 80035f4:	5d49      	ldrb	r1, [r1, r5]
 80035f6:	f810 a008 	ldrb.w	sl, [r0, r8]
 80035fa:	f813 b004 	ldrb.w	fp, [r3, r4]
 80035fe:	f810 c00c 	ldrb.w	ip, [r0, ip]
 8003602:	f890 8000 	ldrb.w	r8, [r0]
 8003606:	eb03 0e04 	add.w	lr, r3, r4
 800360a:	eb0e 0705 	add.w	r7, lr, r5
 800360e:	0409      	lsls	r1, r1, #16
 8003610:	f81e 3005 	ldrb.w	r3, [lr, r5]
 8003614:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 8003618:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800361c:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 8003620:	eb0a 0004 	add.w	r0, sl, r4
 8003624:	041b      	lsls	r3, r3, #16
 8003626:	f81a a004 	ldrb.w	sl, [sl, r4]
 800362a:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800362e:	5d44      	ldrb	r4, [r0, r5]
 8003630:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8003634:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8003638:	4428      	add	r0, r5
 800363a:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800363e:	4441      	add	r1, r8
 8003640:	4430      	add	r0, r6
 8003642:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 8003646:	441f      	add	r7, r3
 8003648:	b2cd      	uxtb	r5, r1
 800364a:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800364e:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 8003652:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 8003656:	9b03      	ldr	r3, [sp, #12]
 8003658:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800365c:	0e09      	lsrs	r1, r1, #24
 800365e:	4433      	add	r3, r6
 8003660:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 8003664:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 8003668:	b2fd      	uxtb	r5, r7
 800366a:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 800366e:	469b      	mov	fp, r3
 8003670:	f3c7 2307 	ubfx	r3, r7, #8, #8
 8003674:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 8003678:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 800367c:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 8003680:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 8003684:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8003688:	0e3b      	lsrs	r3, r7, #24
 800368a:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800368e:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 8003692:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8003696:	fa5f fe84 	uxtb.w	lr, r4
 800369a:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 800369e:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80036a2:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 80036a6:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 80036aa:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 80036ae:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80036b2:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 80036b6:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 80036ba:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80036be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036c2:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80036c6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80036ca:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80036ce:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80036d2:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 80036d6:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 80036da:	f3c4 0109 	ubfx	r1, r4, #0, #10
 80036de:	0aa3      	lsrs	r3, r4, #10
 80036e0:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80036e4:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80036e8:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80036ec:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 80036f0:	9303      	str	r3, [sp, #12]
 80036f2:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 80036f6:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 80036fa:	4b42      	ldr	r3, [pc, #264]	; (8003804 <D80_GENERIC+0x26c>)
 80036fc:	9901      	ldr	r1, [sp, #4]
 80036fe:	fb2b 1303 	smlad	r3, fp, r3, r1
 8003702:	4941      	ldr	r1, [pc, #260]	; (8003808 <D80_GENERIC+0x270>)
 8003704:	fb28 3301 	smlad	r3, r8, r1, r3
 8003708:	4940      	ldr	r1, [pc, #256]	; (800380c <D80_GENERIC+0x274>)
 800370a:	fb2c 3301 	smlad	r3, ip, r1, r3
 800370e:	4940      	ldr	r1, [pc, #256]	; (8003810 <D80_GENERIC+0x278>)
 8003710:	fb27 3301 	smlad	r3, r7, r1, r3
 8003714:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8003718:	fb2e 3301 	smlad	r3, lr, r1, r3
 800371c:	493d      	ldr	r1, [pc, #244]	; (8003814 <D80_GENERIC+0x27c>)
 800371e:	9c02      	ldr	r4, [sp, #8]
 8003720:	fb2b 4401 	smlad	r4, fp, r1, r4
 8003724:	493c      	ldr	r1, [pc, #240]	; (8003818 <D80_GENERIC+0x280>)
 8003726:	fb28 4401 	smlad	r4, r8, r1, r4
 800372a:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 800372e:	fb2c 4101 	smlad	r1, ip, r1, r4
 8003732:	4c3a      	ldr	r4, [pc, #232]	; (800381c <D80_GENERIC+0x284>)
 8003734:	fb27 1104 	smlad	r1, r7, r4, r1
 8003738:	4c39      	ldr	r4, [pc, #228]	; (8003820 <D80_GENERIC+0x288>)
 800373a:	fb2e 1104 	smlad	r1, lr, r4, r1
 800373e:	9101      	str	r1, [sp, #4]
 8003740:	2101      	movs	r1, #1
 8003742:	fb2b fb01 	smuad	fp, fp, r1
 8003746:	4937      	ldr	r1, [pc, #220]	; (8003824 <D80_GENERIC+0x28c>)
 8003748:	fb28 b801 	smlad	r8, r8, r1, fp
 800374c:	4d36      	ldr	r5, [pc, #216]	; (8003828 <D80_GENERIC+0x290>)
 800374e:	fb2c 8c05 	smlad	ip, ip, r5, r8
 8003752:	4d36      	ldr	r5, [pc, #216]	; (800382c <D80_GENERIC+0x294>)
 8003754:	fb27 c705 	smlad	r7, r7, r5, ip
 8003758:	4d35      	ldr	r5, [pc, #212]	; (8003830 <D80_GENERIC+0x298>)
 800375a:	fb2e 7105 	smlad	r1, lr, r5, r7
 800375e:	9102      	str	r1, [sp, #8]
 8003760:	9908      	ldr	r1, [sp, #32]
 8003762:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 8003766:	b181      	cbz	r1, 800378a <D80_GENERIC+0x1f2>
 8003768:	9c04      	ldr	r4, [sp, #16]
 800376a:	9d05      	ldr	r5, [sp, #20]
 800376c:	9305      	str	r3, [sp, #20]
 800376e:	441c      	add	r4, r3
 8003770:	1b64      	subs	r4, r4, r5
 8003772:	17e7      	asrs	r7, r4, #31
 8003774:	fba4 4501 	umull	r4, r5, r4, r1
 8003778:	fb01 5507 	mla	r5, r1, r7, r5
 800377c:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 8003780:	f145 0500 	adc.w	r5, r5, #0
 8003784:	0069      	lsls	r1, r5, #1
 8003786:	9104      	str	r1, [sp, #16]
 8003788:	460b      	mov	r3, r1
 800378a:	9e00      	ldr	r6, [sp, #0]
 800378c:	9f06      	ldr	r7, [sp, #24]
 800378e:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 8003790:	025b      	lsls	r3, r3, #9
 8003792:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8003796:	2500      	movs	r5, #0
 8003798:	fb02 f101 	mul.w	r1, r2, r1
 800379c:	fbc7 4503 	smlal	r4, r5, r7, r3
 80037a0:	9c07      	ldr	r4, [sp, #28]
 80037a2:	10ab      	asrs	r3, r5, #2
 80037a4:	f303 030f 	ssat	r3, #16, r3
 80037a8:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 80037ac:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 80037ae:	3201      	adds	r2, #1
 80037b0:	4293      	cmp	r3, r2
 80037b2:	dd13      	ble.n	80037dc <D80_GENERIC+0x244>
 80037b4:	9b00      	ldr	r3, [sp, #0]
 80037b6:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 80037ba:	f1bc 0f01 	cmp.w	ip, #1
 80037be:	f47f af0b 	bne.w	80035d8 <D80_GENERIC+0x40>
 80037c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037c4:	6884      	ldr	r4, [r0, #8]
 80037c6:	069b      	lsls	r3, r3, #26
 80037c8:	e890 0082 	ldmia.w	r0, {r1, r7}
 80037cc:	f100 000a 	add.w	r0, r0, #10
 80037d0:	f57f af3a 	bpl.w	8003648 <D80_GENERIC+0xb0>
 80037d4:	ba49      	rev16	r1, r1
 80037d6:	ba7f      	rev16	r7, r7
 80037d8:	ba64      	rev16	r4, r4
 80037da:	e735      	b.n	8003648 <D80_GENERIC+0xb0>
 80037dc:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80037e0:	4632      	mov	r2, r6
 80037e2:	9b02      	ldr	r3, [sp, #8]
 80037e4:	6093      	str	r3, [r2, #8]
 80037e6:	9b01      	ldr	r3, [sp, #4]
 80037e8:	60d3      	str	r3, [r2, #12]
 80037ea:	9b04      	ldr	r3, [sp, #16]
 80037ec:	6113      	str	r3, [r2, #16]
 80037ee:	9b05      	ldr	r3, [sp, #20]
 80037f0:	6153      	str	r3, [r2, #20]
 80037f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037f4:	f8c2 b01c 	str.w	fp, [r2, #28]
 80037f8:	2000      	movs	r0, #0
 80037fa:	6193      	str	r3, [r2, #24]
 80037fc:	b00b      	add	sp, #44	; 0x2c
 80037fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003802:	bf00      	nop
 8003804:	002d0024 	.word	0x002d0024
 8003808:	001c0015 	.word	0x001c0015
 800380c:	000f000a 	.word	0x000f000a
 8003810:	00060003 	.word	0x00060003
 8003814:	0037003f 	.word	0x0037003f
 8003818:	00450049 	.word	0x00450049
 800381c:	00490045 	.word	0x00490045
 8003820:	003f0037 	.word	0x003f0037
 8003824:	00030006 	.word	0x00030006
 8003828:	000a000f 	.word	0x000a000f
 800382c:	0015001c 	.word	0x0015001c
 8003830:	0024002d 	.word	0x0024002d
 8003834:	20000000 	.word	0x20000000

08003838 <D128_GENERIC>:
 8003838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800383c:	b093      	sub	sp, #76	; 0x4c
 800383e:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8003840:	9005      	str	r0, [sp, #20]
 8003842:	4610      	mov	r0, r2
 8003844:	9201      	str	r2, [sp, #4]
 8003846:	6912      	ldr	r2, [r2, #16]
 8003848:	920c      	str	r2, [sp, #48]	; 0x30
 800384a:	4602      	mov	r2, r0
 800384c:	6940      	ldr	r0, [r0, #20]
 800384e:	900d      	str	r0, [sp, #52]	; 0x34
 8003850:	4610      	mov	r0, r2
 8003852:	4614      	mov	r4, r2
 8003854:	6992      	ldr	r2, [r2, #24]
 8003856:	9211      	str	r2, [sp, #68]	; 0x44
 8003858:	69c2      	ldr	r2, [r0, #28]
 800385a:	9202      	str	r2, [sp, #8]
 800385c:	68e2      	ldr	r2, [r4, #12]
 800385e:	6880      	ldr	r0, [r0, #8]
 8003860:	9203      	str	r2, [sp, #12]
 8003862:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003864:	9004      	str	r0, [sp, #16]
 8003866:	920e      	str	r2, [sp, #56]	; 0x38
 8003868:	910f      	str	r1, [sp, #60]	; 0x3c
 800386a:	2b00      	cmp	r3, #0
 800386c:	f000 819b 	beq.w	8003ba6 <D128_GENERIC+0x36e>
 8003870:	6a23      	ldr	r3, [r4, #32]
 8003872:	9310      	str	r3, [sp, #64]	; 0x40
 8003874:	2300      	movs	r3, #0
 8003876:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 8003c20 <D128_GENERIC+0x3e8>
 800387a:	9306      	str	r3, [sp, #24]
 800387c:	e17a      	b.n	8003b74 <D128_GENERIC+0x33c>
 800387e:	b2d2      	uxtb	r2, r2
 8003880:	9d05      	ldr	r5, [sp, #20]
 8003882:	b214      	sxth	r4, r2
 8003884:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 8003888:	4250      	negs	r0, r2
 800388a:	eb05 010a 	add.w	r1, r5, sl
 800388e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003892:	eb01 0800 	add.w	r8, r1, r0
 8003896:	eb0b 0c04 	add.w	ip, fp, r4
 800389a:	eb08 070c 	add.w	r7, r8, ip
 800389e:	183b      	adds	r3, r7, r0
 80038a0:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 80038a4:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 80038a8:	eb0e 0604 	add.w	r6, lr, r4
 80038ac:	9307      	str	r3, [sp, #28]
 80038ae:	1833      	adds	r3, r6, r0
 80038b0:	9305      	str	r3, [sp, #20]
 80038b2:	462b      	mov	r3, r5
 80038b4:	f815 a00a 	ldrb.w	sl, [r5, sl]
 80038b8:	f8cd a020 	str.w	sl, [sp, #32]
 80038bc:	f818 a00c 	ldrb.w	sl, [r8, ip]
 80038c0:	f813 c002 	ldrb.w	ip, [r3, r2]
 80038c4:	f81e 8004 	ldrb.w	r8, [lr, r4]
 80038c8:	5c3a      	ldrb	r2, [r7, r0]
 80038ca:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 80038ce:	781f      	ldrb	r7, [r3, #0]
 80038d0:	9b07      	ldr	r3, [sp, #28]
 80038d2:	9d05      	ldr	r5, [sp, #20]
 80038d4:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 80038d8:	5c09      	ldrb	r1, [r1, r0]
 80038da:	9709      	str	r7, [sp, #36]	; 0x24
 80038dc:	9307      	str	r3, [sp, #28]
 80038de:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 80038e2:	5c33      	ldrb	r3, [r6, r0]
 80038e4:	0412      	lsls	r2, r2, #16
 80038e6:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 80038ea:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 80038ee:	9d08      	ldr	r5, [sp, #32]
 80038f0:	eb06 0a04 	add.w	sl, r6, r4
 80038f4:	0409      	lsls	r1, r1, #16
 80038f6:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 80038fa:	f81a 5000 	ldrb.w	r5, [sl, r0]
 80038fe:	5d36      	ldrb	r6, [r6, r4]
 8003900:	9c05      	ldr	r4, [sp, #20]
 8003902:	042d      	lsls	r5, r5, #16
 8003904:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8003908:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800390c:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 8003910:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 8003914:	eb0a 0c00 	add.w	ip, sl, r0
 8003918:	041b      	lsls	r3, r3, #16
 800391a:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800391e:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 8003922:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 8003926:	9d07      	ldr	r5, [sp, #28]
 8003928:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800392c:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 8003930:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003932:	4458      	add	r0, fp
 8003934:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 8003938:	9005      	str	r0, [sp, #20]
 800393a:	4439      	add	r1, r7
 800393c:	442a      	add	r2, r5
 800393e:	44b2      	add	sl, r6
 8003940:	1918      	adds	r0, r3, r4
 8003942:	b2cb      	uxtb	r3, r1
 8003944:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8003948:	9e02      	ldr	r6, [sp, #8]
 800394a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800394e:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 8003952:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8003956:	441e      	add	r6, r3
 8003958:	0e09      	lsrs	r1, r1, #24
 800395a:	4633      	mov	r3, r6
 800395c:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8003960:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 8003964:	b2d4      	uxtb	r4, r2
 8003966:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800396a:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800396e:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 8003972:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8003976:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800397a:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800397e:	0e12      	lsrs	r2, r2, #24
 8003980:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8003984:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 8003988:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800398c:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 8003990:	9702      	str	r7, [sp, #8]
 8003992:	b2c2      	uxtb	r2, r0
 8003994:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 8003998:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 800399c:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 80039a0:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 80039a4:	f3c0 2207 	ubfx	r2, r0, #8, #8
 80039a8:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 80039ac:	f3c0 4607 	ubfx	r6, r0, #16, #8
 80039b0:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 80039b4:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 80039b8:	0e00      	lsrs	r0, r0, #24
 80039ba:	fa5f f68a 	uxtb.w	r6, sl
 80039be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039c2:	9309      	str	r3, [sp, #36]	; 0x24
 80039c4:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 80039c8:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 80039cc:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 80039d0:	f3ca 2307 	ubfx	r3, sl, #8, #8
 80039d4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80039d8:	950a      	str	r5, [sp, #40]	; 0x28
 80039da:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 80039de:	f3ca 4507 	ubfx	r5, sl, #16, #8
 80039e2:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 80039e6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80039ea:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 80039ee:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80039f2:	920b      	str	r2, [sp, #44]	; 0x2c
 80039f4:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 80039f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039fa:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 80039fe:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8003a02:	9307      	str	r3, [sp, #28]
 8003a04:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8003a08:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8003a0c:	9b02      	ldr	r3, [sp, #8]
 8003a0e:	f8cd c008 	str.w	ip, [sp, #8]
 8003a12:	4694      	mov	ip, r2
 8003a14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a16:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8003a1a:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8003a1e:	9a02      	ldr	r2, [sp, #8]
 8003a20:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8003a24:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8003a28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8003a2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003a2e:	f8cd a020 	str.w	sl, [sp, #32]
 8003a32:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8003a36:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8003a3a:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8003a3e:	9b07      	ldr	r3, [sp, #28]
 8003a40:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8003a44:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8003a48:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 8003a4c:	9a08      	ldr	r2, [sp, #32]
 8003a4e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8003a52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a56:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8003a5a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8003a5e:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 8003a62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8003a66:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8003a6a:	0a96      	lsrs	r6, r2, #10
 8003a6c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8003a70:	9602      	str	r6, [sp, #8]
 8003a72:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8003a76:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8003a7a:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 8003a7e:	4e53      	ldr	r6, [pc, #332]	; (8003bcc <D128_GENERIC+0x394>)
 8003a80:	9f03      	ldr	r7, [sp, #12]
 8003a82:	fb2c 7606 	smlad	r6, ip, r6, r7
 8003a86:	4f52      	ldr	r7, [pc, #328]	; (8003bd0 <D128_GENERIC+0x398>)
 8003a88:	fb2a 6607 	smlad	r6, sl, r7, r6
 8003a8c:	4f51      	ldr	r7, [pc, #324]	; (8003bd4 <D128_GENERIC+0x39c>)
 8003a8e:	fb21 6607 	smlad	r6, r1, r7, r6
 8003a92:	4f51      	ldr	r7, [pc, #324]	; (8003bd8 <D128_GENERIC+0x3a0>)
 8003a94:	fb24 6607 	smlad	r6, r4, r7, r6
 8003a98:	4f50      	ldr	r7, [pc, #320]	; (8003bdc <D128_GENERIC+0x3a4>)
 8003a9a:	fb28 6607 	smlad	r6, r8, r7, r6
 8003a9e:	4f50      	ldr	r7, [pc, #320]	; (8003be0 <D128_GENERIC+0x3a8>)
 8003aa0:	fb20 6607 	smlad	r6, r0, r7, r6
 8003aa4:	4f4f      	ldr	r7, [pc, #316]	; (8003be4 <D128_GENERIC+0x3ac>)
 8003aa6:	fb23 6607 	smlad	r6, r3, r7, r6
 8003aaa:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8003aae:	fb25 6607 	smlad	r6, r5, r7, r6
 8003ab2:	4f4d      	ldr	r7, [pc, #308]	; (8003be8 <D128_GENERIC+0x3b0>)
 8003ab4:	9a04      	ldr	r2, [sp, #16]
 8003ab6:	fb2c 2e07 	smlad	lr, ip, r7, r2
 8003aba:	4a4c      	ldr	r2, [pc, #304]	; (8003bec <D128_GENERIC+0x3b4>)
 8003abc:	fb2a ee02 	smlad	lr, sl, r2, lr
 8003ac0:	4f4b      	ldr	r7, [pc, #300]	; (8003bf0 <D128_GENERIC+0x3b8>)
 8003ac2:	fb21 ee07 	smlad	lr, r1, r7, lr
 8003ac6:	4f4b      	ldr	r7, [pc, #300]	; (8003bf4 <D128_GENERIC+0x3bc>)
 8003ac8:	fb24 ee07 	smlad	lr, r4, r7, lr
 8003acc:	4f4a      	ldr	r7, [pc, #296]	; (8003bf8 <D128_GENERIC+0x3c0>)
 8003ace:	fb28 ee07 	smlad	lr, r8, r7, lr
 8003ad2:	4f4a      	ldr	r7, [pc, #296]	; (8003bfc <D128_GENERIC+0x3c4>)
 8003ad4:	fb20 ee07 	smlad	lr, r0, r7, lr
 8003ad8:	4f49      	ldr	r7, [pc, #292]	; (8003c00 <D128_GENERIC+0x3c8>)
 8003ada:	fb23 e707 	smlad	r7, r3, r7, lr
 8003ade:	f8df e144 	ldr.w	lr, [pc, #324]	; 8003c24 <D128_GENERIC+0x3ec>
 8003ae2:	fb25 720e 	smlad	r2, r5, lr, r7
 8003ae6:	f04f 0b01 	mov.w	fp, #1
 8003aea:	9203      	str	r2, [sp, #12]
 8003aec:	fb2c fb0b 	smuad	fp, ip, fp
 8003af0:	4f44      	ldr	r7, [pc, #272]	; (8003c04 <D128_GENERIC+0x3cc>)
 8003af2:	fb2a ba07 	smlad	sl, sl, r7, fp
 8003af6:	4f44      	ldr	r7, [pc, #272]	; (8003c08 <D128_GENERIC+0x3d0>)
 8003af8:	fb21 aa07 	smlad	sl, r1, r7, sl
 8003afc:	4f43      	ldr	r7, [pc, #268]	; (8003c0c <D128_GENERIC+0x3d4>)
 8003afe:	fb24 aa07 	smlad	sl, r4, r7, sl
 8003b02:	4f43      	ldr	r7, [pc, #268]	; (8003c10 <D128_GENERIC+0x3d8>)
 8003b04:	fb28 a707 	smlad	r7, r8, r7, sl
 8003b08:	4a42      	ldr	r2, [pc, #264]	; (8003c14 <D128_GENERIC+0x3dc>)
 8003b0a:	fb20 7702 	smlad	r7, r0, r2, r7
 8003b0e:	4a42      	ldr	r2, [pc, #264]	; (8003c18 <D128_GENERIC+0x3e0>)
 8003b10:	fb23 7702 	smlad	r7, r3, r2, r7
 8003b14:	4b41      	ldr	r3, [pc, #260]	; (8003c1c <D128_GENERIC+0x3e4>)
 8003b16:	fb25 7303 	smlad	r3, r5, r3, r7
 8003b1a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003b1c:	9304      	str	r3, [sp, #16]
 8003b1e:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 8003b22:	b185      	cbz	r5, 8003b46 <D128_GENERIC+0x30e>
 8003b24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003b26:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003b28:	960d      	str	r6, [sp, #52]	; 0x34
 8003b2a:	4432      	add	r2, r6
 8003b2c:	1a52      	subs	r2, r2, r1
 8003b2e:	17d1      	asrs	r1, r2, #31
 8003b30:	fba2 2305 	umull	r2, r3, r2, r5
 8003b34:	fb05 3301 	mla	r3, r5, r1, r3
 8003b38:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8003b3c:	f143 0300 	adc.w	r3, r3, #0
 8003b40:	005b      	lsls	r3, r3, #1
 8003b42:	930c      	str	r3, [sp, #48]	; 0x30
 8003b44:	461e      	mov	r6, r3
 8003b46:	9801      	ldr	r0, [sp, #4]
 8003b48:	9c06      	ldr	r4, [sp, #24]
 8003b4a:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8003b4c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003b4e:	01f6      	lsls	r6, r6, #7
 8003b50:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003b54:	2300      	movs	r3, #0
 8003b56:	fbc5 2306 	smlal	r2, r3, r5, r6
 8003b5a:	fb04 f101 	mul.w	r1, r4, r1
 8003b5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003b60:	109b      	asrs	r3, r3, #2
 8003b62:	f303 030f 	ssat	r3, #16, r3
 8003b66:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8003b6a:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8003b6c:	1c62      	adds	r2, r4, #1
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	9206      	str	r2, [sp, #24]
 8003b72:	dd18      	ble.n	8003ba6 <D128_GENERIC+0x36e>
 8003b74:	9b01      	ldr	r3, [sp, #4]
 8003b76:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8003b78:	2a01      	cmp	r2, #1
 8003b7a:	f47f ae80 	bne.w	800387e <D128_GENERIC+0x46>
 8003b7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b80:	9d05      	ldr	r5, [sp, #20]
 8003b82:	069b      	lsls	r3, r3, #26
 8003b84:	6829      	ldr	r1, [r5, #0]
 8003b86:	686a      	ldr	r2, [r5, #4]
 8003b88:	68a8      	ldr	r0, [r5, #8]
 8003b8a:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8003b8e:	f105 0410 	add.w	r4, r5, #16
 8003b92:	d506      	bpl.n	8003ba2 <D128_GENERIC+0x36a>
 8003b94:	ba49      	rev16	r1, r1
 8003b96:	ba52      	rev16	r2, r2
 8003b98:	ba40      	rev16	r0, r0
 8003b9a:	fa9a fa9a 	rev16.w	sl, sl
 8003b9e:	9405      	str	r4, [sp, #20]
 8003ba0:	e6cf      	b.n	8003942 <D128_GENERIC+0x10a>
 8003ba2:	9405      	str	r4, [sp, #20]
 8003ba4:	e6cd      	b.n	8003942 <D128_GENERIC+0x10a>
 8003ba6:	9a01      	ldr	r2, [sp, #4]
 8003ba8:	9904      	ldr	r1, [sp, #16]
 8003baa:	6091      	str	r1, [r2, #8]
 8003bac:	9903      	ldr	r1, [sp, #12]
 8003bae:	60d1      	str	r1, [r2, #12]
 8003bb0:	9b02      	ldr	r3, [sp, #8]
 8003bb2:	61d3      	str	r3, [r2, #28]
 8003bb4:	4611      	mov	r1, r2
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003bba:	610a      	str	r2, [r1, #16]
 8003bbc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003bbe:	6159      	str	r1, [r3, #20]
 8003bc0:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003bc2:	6199      	str	r1, [r3, #24]
 8003bc4:	2000      	movs	r0, #0
 8003bc6:	b013      	add	sp, #76	; 0x4c
 8003bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bcc:	00780069 	.word	0x00780069
 8003bd0:	005b004e 	.word	0x005b004e
 8003bd4:	00420037 	.word	0x00420037
 8003bd8:	002d0024 	.word	0x002d0024
 8003bdc:	001c0015 	.word	0x001c0015
 8003be0:	000f000a 	.word	0x000f000a
 8003be4:	00060003 	.word	0x00060003
 8003be8:	00880096 	.word	0x00880096
 8003bec:	00a200ac 	.word	0x00a200ac
 8003bf0:	00b400ba 	.word	0x00b400ba
 8003bf4:	00be00c0 	.word	0x00be00c0
 8003bf8:	00c000be 	.word	0x00c000be
 8003bfc:	00ba00b4 	.word	0x00ba00b4
 8003c00:	00ac00a2 	.word	0x00ac00a2
 8003c04:	00030006 	.word	0x00030006
 8003c08:	000a000f 	.word	0x000a000f
 8003c0c:	0015001c 	.word	0x0015001c
 8003c10:	0024002d 	.word	0x0024002d
 8003c14:	00370042 	.word	0x00370042
 8003c18:	004e005b 	.word	0x004e005b
 8003c1c:	00690078 	.word	0x00690078
 8003c20:	20000000 	.word	0x20000000
 8003c24:	00960088 	.word	0x00960088

08003c28 <D16_1CH_HTONS_VOL_HP>:
 8003c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c2c:	4691      	mov	r9, r2
 8003c2e:	b083      	sub	sp, #12
 8003c30:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8003c32:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8003c36:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8003c3a:	9300      	str	r3, [sp, #0]
 8003c3c:	4680      	mov	r8, r0
 8003c3e:	f8d9 7014 	ldr.w	r7, [r9, #20]
 8003c42:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8003c46:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003c4a:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8003c4e:	9401      	str	r4, [sp, #4]
 8003c50:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8003c54:	f8d9 e020 	ldr.w	lr, [r9, #32]
 8003c58:	2a00      	cmp	r2, #0
 8003c5a:	d04e      	beq.n	8003cfa <D16_1CH_HTONS_VOL_HP+0xd2>
 8003c5c:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 8003d08 <D16_1CH_HTONS_VOL_HP+0xe0>
 8003c60:	1e8c      	subs	r4, r1, #2
 8003c62:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 8003c66:	f858 2b02 	ldr.w	r2, [r8], #2
 8003c6a:	ba52      	rev16	r2, r2
 8003c6c:	b2d6      	uxtb	r6, r2
 8003c6e:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8003c72:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 8003c76:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8003c7a:	4413      	add	r3, r2
 8003c7c:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 8003c80:	f3c2 0109 	ubfx	r1, r2, #0, #10
 8003c84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8003c8c:	0a93      	lsrs	r3, r2, #10
 8003c8e:	4a1c      	ldr	r2, [pc, #112]	; (8003d00 <D16_1CH_HTONS_VOL_HP+0xd8>)
 8003c90:	fb21 5202 	smlad	r2, r1, r2, r5
 8003c94:	4d1b      	ldr	r5, [pc, #108]	; (8003d04 <D16_1CH_HTONS_VOL_HP+0xdc>)
 8003c96:	fb21 f505 	smuad	r5, r1, r5
 8003c9a:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8003c9e:	4410      	add	r0, r2
 8003ca0:	1bc0      	subs	r0, r0, r7
 8003ca2:	17c7      	asrs	r7, r0, #31
 8003ca4:	fba0 010e 	umull	r0, r1, r0, lr
 8003ca8:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8003cac:	fb0e 1107 	mla	r1, lr, r7, r1
 8003cb0:	f141 0100 	adc.w	r1, r1, #0
 8003cb4:	0448      	lsls	r0, r1, #17
 8003cb6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8003cba:	2700      	movs	r7, #0
 8003cbc:	fbc0 670a 	smlal	r6, r7, r0, sl
 8003cc0:	45d8      	cmp	r8, fp
 8003cc2:	ea4f 0041 	mov.w	r0, r1, lsl #1
 8003cc6:	ea4f 01a7 	mov.w	r1, r7, asr #2
 8003cca:	4617      	mov	r7, r2
 8003ccc:	f301 010f 	ssat	r1, #16, r1
 8003cd0:	f824 1f02 	strh.w	r1, [r4, #2]!
 8003cd4:	d1c7      	bne.n	8003c66 <D16_1CH_HTONS_VOL_HP+0x3e>
 8003cd6:	9901      	ldr	r1, [sp, #4]
 8003cd8:	f8c9 301c 	str.w	r3, [r9, #28]
 8003cdc:	9b00      	ldr	r3, [sp, #0]
 8003cde:	f8c9 0010 	str.w	r0, [r9, #16]
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	f8c9 5008 	str.w	r5, [r9, #8]
 8003ce8:	f8c9 100c 	str.w	r1, [r9, #12]
 8003cec:	f8c9 2014 	str.w	r2, [r9, #20]
 8003cf0:	f8c9 3018 	str.w	r3, [r9, #24]
 8003cf4:	b003      	add	sp, #12
 8003cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cfa:	463a      	mov	r2, r7
 8003cfc:	4621      	mov	r1, r4
 8003cfe:	e7eb      	b.n	8003cd8 <D16_1CH_HTONS_VOL_HP+0xb0>
 8003d00:	00030001 	.word	0x00030001
 8003d04:	00010003 	.word	0x00010003
 8003d08:	20000000 	.word	0x20000000

08003d0c <D24_1CH_HTONS_VOL_HP>:
 8003d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d10:	b089      	sub	sp, #36	; 0x24
 8003d12:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8003d14:	6996      	ldr	r6, [r2, #24]
 8003d16:	9304      	str	r3, [sp, #16]
 8003d18:	6b17      	ldr	r7, [r2, #48]	; 0x30
 8003d1a:	9207      	str	r2, [sp, #28]
 8003d1c:	6915      	ldr	r5, [r2, #16]
 8003d1e:	6954      	ldr	r4, [r2, #20]
 8003d20:	9606      	str	r6, [sp, #24]
 8003d22:	6893      	ldr	r3, [r2, #8]
 8003d24:	69d6      	ldr	r6, [r2, #28]
 8003d26:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8003d2a:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8003d2e:	9a04      	ldr	r2, [sp, #16]
 8003d30:	9705      	str	r7, [sp, #20]
 8003d32:	2a00      	cmp	r2, #0
 8003d34:	d07e      	beq.n	8003e34 <D24_1CH_HTONS_VOL_HP+0x128>
 8003d36:	f1a1 0b02 	sub.w	fp, r1, #2
 8003d3a:	2700      	movs	r7, #0
 8003d3c:	46a8      	mov	r8, r5
 8003d3e:	f8cd b004 	str.w	fp, [sp, #4]
 8003d42:	4655      	mov	r5, sl
 8003d44:	46e3      	mov	fp, ip
 8003d46:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 8003e40 <D24_1CH_HTONS_VOL_HP+0x134>
 8003d4a:	46ba      	mov	sl, r7
 8003d4c:	469c      	mov	ip, r3
 8003d4e:	e055      	b.n	8003dfc <D24_1CH_HTONS_VOL_HP+0xf0>
 8003d50:	7802      	ldrb	r2, [r0, #0]
 8003d52:	78c3      	ldrb	r3, [r0, #3]
 8003d54:	7841      	ldrb	r1, [r0, #1]
 8003d56:	0212      	lsls	r2, r2, #8
 8003d58:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8003d5c:	440b      	add	r3, r1
 8003d5e:	3002      	adds	r0, #2
 8003d60:	b2d9      	uxtb	r1, r3
 8003d62:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003d66:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 8003d6a:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 8003d6e:	0c1b      	lsrs	r3, r3, #16
 8003d70:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8003d74:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8003d78:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 8003d7c:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8003d80:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8003d84:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8003d88:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8003d8c:	4a2a      	ldr	r2, [pc, #168]	; (8003e38 <D24_1CH_HTONS_VOL_HP+0x12c>)
 8003d8e:	fb23 b102 	smlad	r1, r3, r2, fp
 8003d92:	4a2a      	ldr	r2, [pc, #168]	; (8003e3c <D24_1CH_HTONS_VOL_HP+0x130>)
 8003d94:	fb23 cb02 	smlad	fp, r3, r2, ip
 8003d98:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 8003d9c:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8003da0:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 8003da4:	2201      	movs	r2, #1
 8003da6:	fb23 f702 	smuad	r7, r3, r2
 8003daa:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 8003dae:	eb01 0208 	add.w	r2, r1, r8
 8003db2:	1b12      	subs	r2, r2, r4
 8003db4:	17d4      	asrs	r4, r2, #31
 8003db6:	fba2 2305 	umull	r2, r3, r2, r5
 8003dba:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8003dbe:	fb05 3304 	mla	r3, r5, r4, r3
 8003dc2:	f143 0300 	adc.w	r3, r3, #0
 8003dc6:	9c05      	ldr	r4, [sp, #20]
 8003dc8:	03da      	lsls	r2, r3, #15
 8003dca:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8003dce:	f04f 0900 	mov.w	r9, #0
 8003dd2:	fbc4 8902 	smlal	r8, r9, r4, r2
 8003dd6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003dda:	9a01      	ldr	r2, [sp, #4]
 8003ddc:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8003de0:	9b03      	ldr	r3, [sp, #12]
 8003de2:	109b      	asrs	r3, r3, #2
 8003de4:	f303 030f 	ssat	r3, #16, r3
 8003de8:	f822 3f02 	strh.w	r3, [r2, #2]!
 8003dec:	9b04      	ldr	r3, [sp, #16]
 8003dee:	9201      	str	r2, [sp, #4]
 8003df0:	f10a 0a01 	add.w	sl, sl, #1
 8003df4:	459a      	cmp	sl, r3
 8003df6:	44bc      	add	ip, r7
 8003df8:	460c      	mov	r4, r1
 8003dfa:	d00b      	beq.n	8003e14 <D24_1CH_HTONS_VOL_HP+0x108>
 8003dfc:	f01a 0f01 	tst.w	sl, #1
 8003e00:	d0a6      	beq.n	8003d50 <D24_1CH_HTONS_VOL_HP+0x44>
 8003e02:	78c2      	ldrb	r2, [r0, #3]
 8003e04:	7883      	ldrb	r3, [r0, #2]
 8003e06:	f810 1b04 	ldrb.w	r1, [r0], #4
 8003e0a:	0212      	lsls	r2, r2, #8
 8003e0c:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8003e10:	440b      	add	r3, r1
 8003e12:	e7a5      	b.n	8003d60 <D24_1CH_HTONS_VOL_HP+0x54>
 8003e14:	4663      	mov	r3, ip
 8003e16:	4645      	mov	r5, r8
 8003e18:	46dc      	mov	ip, fp
 8003e1a:	9807      	ldr	r0, [sp, #28]
 8003e1c:	6141      	str	r1, [r0, #20]
 8003e1e:	9906      	ldr	r1, [sp, #24]
 8003e20:	6083      	str	r3, [r0, #8]
 8003e22:	f8c0 c00c 	str.w	ip, [r0, #12]
 8003e26:	61c6      	str	r6, [r0, #28]
 8003e28:	6105      	str	r5, [r0, #16]
 8003e2a:	6181      	str	r1, [r0, #24]
 8003e2c:	2000      	movs	r0, #0
 8003e2e:	b009      	add	sp, #36	; 0x24
 8003e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e34:	4621      	mov	r1, r4
 8003e36:	e7f0      	b.n	8003e1a <D24_1CH_HTONS_VOL_HP+0x10e>
 8003e38:	00030001 	.word	0x00030001
 8003e3c:	00060007 	.word	0x00060007
 8003e40:	20000000 	.word	0x20000000

08003e44 <D32_1CH_HTONS_VOL_HP>:
 8003e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e48:	4692      	mov	sl, r2
 8003e4a:	b087      	sub	sp, #28
 8003e4c:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8003e4e:	f8da 3018 	ldr.w	r3, [sl, #24]
 8003e52:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 8003e56:	9304      	str	r3, [sp, #16]
 8003e58:	f8da 4010 	ldr.w	r4, [sl, #16]
 8003e5c:	f8da 8014 	ldr.w	r8, [sl, #20]
 8003e60:	f8da 601c 	ldr.w	r6, [sl, #28]
 8003e64:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003e68:	f8da e00c 	ldr.w	lr, [sl, #12]
 8003e6c:	9501      	str	r5, [sp, #4]
 8003e6e:	f8da c020 	ldr.w	ip, [sl, #32]
 8003e72:	2a00      	cmp	r2, #0
 8003e74:	d07b      	beq.n	8003f6e <D32_1CH_HTONS_VOL_HP+0x12a>
 8003e76:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8003e7a:	4f3e      	ldr	r7, [pc, #248]	; (8003f74 <D32_1CH_HTONS_VOL_HP+0x130>)
 8003e7c:	f8cd c00c 	str.w	ip, [sp, #12]
 8003e80:	9202      	str	r2, [sp, #8]
 8003e82:	460d      	mov	r5, r1
 8003e84:	46a1      	mov	r9, r4
 8003e86:	4684      	mov	ip, r0
 8003e88:	f8cd a014 	str.w	sl, [sp, #20]
 8003e8c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8003e90:	ba49      	rev16	r1, r1
 8003e92:	b2c8      	uxtb	r0, r1
 8003e94:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8003e98:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 8003e9c:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 8003ea0:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8003ea4:	0e09      	lsrs	r1, r1, #24
 8003ea6:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8003eaa:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 8003eae:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 8003eb2:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 8003eb6:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 8003eba:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 8003ebe:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003ec2:	f3c6 0109 	ubfx	r1, r6, #0, #10
 8003ec6:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8003eca:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8003ece:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8003ed2:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 8003ed6:	4a28      	ldr	r2, [pc, #160]	; (8003f78 <D32_1CH_HTONS_VOL_HP+0x134>)
 8003ed8:	fb20 e202 	smlad	r2, r0, r2, lr
 8003edc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8003ee0:	fb2a 2101 	smlad	r1, sl, r1, r2
 8003ee4:	4a25      	ldr	r2, [pc, #148]	; (8003f7c <D32_1CH_HTONS_VOL_HP+0x138>)
 8003ee6:	fb20 3302 	smlad	r3, r0, r2, r3
 8003eea:	4a25      	ldr	r2, [pc, #148]	; (8003f80 <D32_1CH_HTONS_VOL_HP+0x13c>)
 8003eec:	fb2a 3e02 	smlad	lr, sl, r2, r3
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	fb20 f003 	smuad	r0, r0, r3
 8003ef6:	4b23      	ldr	r3, [pc, #140]	; (8003f84 <D32_1CH_HTONS_VOL_HP+0x140>)
 8003ef8:	fb2a 0303 	smlad	r3, sl, r3, r0
 8003efc:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 8003f00:	9c03      	ldr	r4, [sp, #12]
 8003f02:	eb02 0009 	add.w	r0, r2, r9
 8003f06:	eba0 0008 	sub.w	r0, r0, r8
 8003f0a:	ea4f 7be0 	mov.w	fp, r0, asr #31
 8003f0e:	fba0 0104 	umull	r0, r1, r0, r4
 8003f12:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8003f16:	fb04 110b 	mla	r1, r4, fp, r1
 8003f1a:	f141 0100 	adc.w	r1, r1, #0
 8003f1e:	9c01      	ldr	r4, [sp, #4]
 8003f20:	0388      	lsls	r0, r1, #14
 8003f22:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8003f26:	f04f 0900 	mov.w	r9, #0
 8003f2a:	fbc0 8904 	smlal	r8, r9, r0, r4
 8003f2e:	ea4f 00a9 	mov.w	r0, r9, asr #2
 8003f32:	ea4f 0941 	mov.w	r9, r1, lsl #1
 8003f36:	f300 000f 	ssat	r0, #16, r0
 8003f3a:	9902      	ldr	r1, [sp, #8]
 8003f3c:	f825 0b02 	strh.w	r0, [r5], #2
 8003f40:	428d      	cmp	r5, r1
 8003f42:	4690      	mov	r8, r2
 8003f44:	d1a2      	bne.n	8003e8c <D32_1CH_HTONS_VOL_HP+0x48>
 8003f46:	f8dd a014 	ldr.w	sl, [sp, #20]
 8003f4a:	464c      	mov	r4, r9
 8003f4c:	f8ca 3008 	str.w	r3, [sl, #8]
 8003f50:	9b04      	ldr	r3, [sp, #16]
 8003f52:	f8ca e00c 	str.w	lr, [sl, #12]
 8003f56:	2000      	movs	r0, #0
 8003f58:	f8ca 601c 	str.w	r6, [sl, #28]
 8003f5c:	f8ca 4010 	str.w	r4, [sl, #16]
 8003f60:	f8ca 2014 	str.w	r2, [sl, #20]
 8003f64:	f8ca 3018 	str.w	r3, [sl, #24]
 8003f68:	b007      	add	sp, #28
 8003f6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f6e:	4642      	mov	r2, r8
 8003f70:	e7ec      	b.n	8003f4c <D32_1CH_HTONS_VOL_HP+0x108>
 8003f72:	bf00      	nop
 8003f74:	20000000 	.word	0x20000000
 8003f78:	00060003 	.word	0x00060003
 8003f7c:	000a000c 	.word	0x000a000c
 8003f80:	000c000a 	.word	0x000c000a
 8003f84:	00030006 	.word	0x00030006

08003f88 <D48_1CH_HTONS_VOL_HP>:
 8003f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	461c      	mov	r4, r3
 8003f90:	b087      	sub	sp, #28
 8003f92:	4625      	mov	r5, r4
 8003f94:	4626      	mov	r6, r4
 8003f96:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 8003f98:	9205      	str	r2, [sp, #20]
 8003f9a:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8003f9c:	f8d3 9014 	ldr.w	r9, [r3, #20]
 8003fa0:	9501      	str	r5, [sp, #4]
 8003fa2:	4680      	mov	r8, r0
 8003fa4:	6a35      	ldr	r5, [r6, #32]
 8003fa6:	6918      	ldr	r0, [r3, #16]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	9304      	str	r3, [sp, #16]
 8003fac:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 8003fb0:	68a3      	ldr	r3, [r4, #8]
 8003fb2:	9502      	str	r5, [sp, #8]
 8003fb4:	68e4      	ldr	r4, [r4, #12]
 8003fb6:	2a00      	cmp	r2, #0
 8003fb8:	f000 808c 	beq.w	80040d4 <D48_1CH_HTONS_VOL_HP+0x14c>
 8003fbc:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8003fc0:	4d45      	ldr	r5, [pc, #276]	; (80040d8 <D48_1CH_HTONS_VOL_HP+0x150>)
 8003fc2:	9203      	str	r2, [sp, #12]
 8003fc4:	468c      	mov	ip, r1
 8003fc6:	e898 0044 	ldmia.w	r8, {r2, r6}
 8003fca:	f108 0806 	add.w	r8, r8, #6
 8003fce:	ba52      	rev16	r2, r2
 8003fd0:	ba76      	rev16	r6, r6
 8003fd2:	b2d7      	uxtb	r7, r2
 8003fd4:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8003fd8:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 8003fdc:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8003fe0:	f3c2 4707 	ubfx	r7, r2, #16, #8
 8003fe4:	0e12      	lsrs	r2, r2, #24
 8003fe6:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 8003fea:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 8003fee:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8003ff2:	fa5f fb86 	uxtb.w	fp, r6
 8003ff6:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8003ffa:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 8003ffe:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 8004002:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 8004006:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800400a:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800400e:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8004012:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 8004016:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800401a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800401e:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 8004022:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8004026:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800402a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800402e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8004032:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 8004036:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800403a:	4a28      	ldr	r2, [pc, #160]	; (80040dc <D48_1CH_HTONS_VOL_HP+0x154>)
 800403c:	fb2a 4202 	smlad	r2, sl, r2, r4
 8004040:	4927      	ldr	r1, [pc, #156]	; (80040e0 <D48_1CH_HTONS_VOL_HP+0x158>)
 8004042:	fb27 2201 	smlad	r2, r7, r1, r2
 8004046:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800404a:	fb26 2201 	smlad	r2, r6, r1, r2
 800404e:	4925      	ldr	r1, [pc, #148]	; (80040e4 <D48_1CH_HTONS_VOL_HP+0x15c>)
 8004050:	fb2a 3401 	smlad	r4, sl, r1, r3
 8004054:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 8004058:	fb27 4403 	smlad	r4, r7, r3, r4
 800405c:	4b22      	ldr	r3, [pc, #136]	; (80040e8 <D48_1CH_HTONS_VOL_HP+0x160>)
 800405e:	fb26 4403 	smlad	r4, r6, r3, r4
 8004062:	2101      	movs	r1, #1
 8004064:	fb2a fa01 	smuad	sl, sl, r1
 8004068:	4b20      	ldr	r3, [pc, #128]	; (80040ec <D48_1CH_HTONS_VOL_HP+0x164>)
 800406a:	fb27 a703 	smlad	r7, r7, r3, sl
 800406e:	4b20      	ldr	r3, [pc, #128]	; (80040f0 <D48_1CH_HTONS_VOL_HP+0x168>)
 8004070:	fb26 7303 	smlad	r3, r6, r3, r7
 8004074:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 8004078:	9e02      	ldr	r6, [sp, #8]
 800407a:	9f01      	ldr	r7, [sp, #4]
 800407c:	4410      	add	r0, r2
 800407e:	eba0 0009 	sub.w	r0, r0, r9
 8004082:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 8004086:	fba0 0106 	umull	r0, r1, r0, r6
 800408a:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800408e:	fb06 110a 	mla	r1, r6, sl, r1
 8004092:	f141 0100 	adc.w	r1, r1, #0
 8004096:	0308      	lsls	r0, r1, #12
 8004098:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800409c:	f04f 0a00 	mov.w	sl, #0
 80040a0:	fbc0 9a07 	smlal	r9, sl, r0, r7
 80040a4:	4657      	mov	r7, sl
 80040a6:	10b8      	asrs	r0, r7, #2
 80040a8:	f300 000f 	ssat	r0, #16, r0
 80040ac:	f82c 0b02 	strh.w	r0, [ip], #2
 80040b0:	0048      	lsls	r0, r1, #1
 80040b2:	9903      	ldr	r1, [sp, #12]
 80040b4:	458c      	cmp	ip, r1
 80040b6:	4691      	mov	r9, r2
 80040b8:	d185      	bne.n	8003fc6 <D48_1CH_HTONS_VOL_HP+0x3e>
 80040ba:	9d05      	ldr	r5, [sp, #20]
 80040bc:	616a      	str	r2, [r5, #20]
 80040be:	9a04      	ldr	r2, [sp, #16]
 80040c0:	6128      	str	r0, [r5, #16]
 80040c2:	2000      	movs	r0, #0
 80040c4:	60ab      	str	r3, [r5, #8]
 80040c6:	60ec      	str	r4, [r5, #12]
 80040c8:	f8c5 e01c 	str.w	lr, [r5, #28]
 80040cc:	61aa      	str	r2, [r5, #24]
 80040ce:	b007      	add	sp, #28
 80040d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040d4:	464a      	mov	r2, r9
 80040d6:	e7f0      	b.n	80040ba <D48_1CH_HTONS_VOL_HP+0x132>
 80040d8:	20000000 	.word	0x20000000
 80040dc:	000f000a 	.word	0x000f000a
 80040e0:	00060003 	.word	0x00060003
 80040e4:	00150019 	.word	0x00150019
 80040e8:	00190015 	.word	0x00190015
 80040ec:	00030006 	.word	0x00030006
 80040f0:	000a000f 	.word	0x000a000f

080040f4 <D64_1CH_HTONS_VOL_HP>:
 80040f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040f8:	b089      	sub	sp, #36	; 0x24
 80040fa:	4614      	mov	r4, r2
 80040fc:	9207      	str	r2, [sp, #28]
 80040fe:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8004100:	f8d2 c010 	ldr.w	ip, [r2, #16]
 8004104:	f8d2 8014 	ldr.w	r8, [r2, #20]
 8004108:	6992      	ldr	r2, [r2, #24]
 800410a:	9206      	str	r2, [sp, #24]
 800410c:	68e2      	ldr	r2, [r4, #12]
 800410e:	9201      	str	r2, [sp, #4]
 8004110:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004112:	9203      	str	r2, [sp, #12]
 8004114:	6a22      	ldr	r2, [r4, #32]
 8004116:	69e5      	ldr	r5, [r4, #28]
 8004118:	68a6      	ldr	r6, [r4, #8]
 800411a:	9204      	str	r2, [sp, #16]
 800411c:	2b00      	cmp	r3, #0
 800411e:	f000 80b0 	beq.w	8004282 <D64_1CH_HTONS_VOL_HP+0x18e>
 8004122:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8004126:	4f58      	ldr	r7, [pc, #352]	; (8004288 <D64_1CH_HTONS_VOL_HP+0x194>)
 8004128:	9305      	str	r3, [sp, #20]
 800412a:	9102      	str	r1, [sp, #8]
 800412c:	f850 2b08 	ldr.w	r2, [r0], #8
 8004130:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8004134:	ba52      	rev16	r2, r2
 8004136:	fa93 f993 	rev16.w	r9, r3
 800413a:	b2d4      	uxtb	r4, r2
 800413c:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8004140:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 8004144:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8004148:	9901      	ldr	r1, [sp, #4]
 800414a:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800414e:	0e12      	lsrs	r2, r2, #24
 8004150:	44ab      	add	fp, r5
 8004152:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004156:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800415a:	fa5f f289 	uxtb.w	r2, r9
 800415e:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 8004162:	f3c9 2307 	ubfx	r3, r9, #8, #8
 8004166:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 800416a:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800416e:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8004172:	f3c9 4507 	ubfx	r5, r9, #16, #8
 8004176:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800417a:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800417e:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8004182:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 8004186:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 800418a:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800418e:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8004192:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 8004196:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800419a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800419e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80041a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041a6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80041aa:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 80041ae:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80041b2:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 80041b6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80041ba:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 80041be:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 80041c2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80041c6:	ea4f 2599 	mov.w	r5, r9, lsr #10
 80041ca:	4b30      	ldr	r3, [pc, #192]	; (800428c <D64_1CH_HTONS_VOL_HP+0x198>)
 80041cc:	fb2b 1303 	smlad	r3, fp, r3, r1
 80041d0:	492f      	ldr	r1, [pc, #188]	; (8004290 <D64_1CH_HTONS_VOL_HP+0x19c>)
 80041d2:	fb24 3301 	smlad	r3, r4, r1, r3
 80041d6:	492f      	ldr	r1, [pc, #188]	; (8004294 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 80041d8:	fb22 3301 	smlad	r3, r2, r1, r3
 80041dc:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 80041e0:	fb2e 390a 	smlad	r9, lr, sl, r3
 80041e4:	4b2c      	ldr	r3, [pc, #176]	; (8004298 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 80041e6:	fb2b 6603 	smlad	r6, fp, r3, r6
 80041ea:	fb2e 6613 	smladx	r6, lr, r3, r6
 80041ee:	4b2b      	ldr	r3, [pc, #172]	; (800429c <D64_1CH_HTONS_VOL_HP+0x1a8>)
 80041f0:	fb24 6603 	smlad	r6, r4, r3, r6
 80041f4:	fb22 6313 	smladx	r3, r2, r3, r6
 80041f8:	f04f 0a01 	mov.w	sl, #1
 80041fc:	9301      	str	r3, [sp, #4]
 80041fe:	fb2b fb0a 	smuad	fp, fp, sl
 8004202:	4b27      	ldr	r3, [pc, #156]	; (80042a0 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 8004204:	fb24 ba03 	smlad	sl, r4, r3, fp
 8004208:	4b26      	ldr	r3, [pc, #152]	; (80042a4 <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800420a:	fb22 a203 	smlad	r2, r2, r3, sl
 800420e:	4b26      	ldr	r3, [pc, #152]	; (80042a8 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 8004210:	fb2e 2603 	smlad	r6, lr, r3, r2
 8004214:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 8004218:	eb0a 020c 	add.w	r2, sl, ip
 800421c:	9c04      	ldr	r4, [sp, #16]
 800421e:	9903      	ldr	r1, [sp, #12]
 8004220:	eba2 0208 	sub.w	r2, r2, r8
 8004224:	ea4f 79e2 	mov.w	r9, r2, asr #31
 8004228:	fba2 2304 	umull	r2, r3, r2, r4
 800422c:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8004230:	fb04 3309 	mla	r3, r4, r9, r3
 8004234:	f143 0300 	adc.w	r3, r3, #0
 8004238:	02da      	lsls	r2, r3, #11
 800423a:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800423e:	f04f 0900 	mov.w	r9, #0
 8004242:	fbc1 8902 	smlal	r8, r9, r1, r2
 8004246:	9902      	ldr	r1, [sp, #8]
 8004248:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800424c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004250:	f302 020f 	ssat	r2, #16, r2
 8004254:	9b05      	ldr	r3, [sp, #20]
 8004256:	f821 2b02 	strh.w	r2, [r1], #2
 800425a:	4299      	cmp	r1, r3
 800425c:	9102      	str	r1, [sp, #8]
 800425e:	46d0      	mov	r8, sl
 8004260:	f47f af64 	bne.w	800412c <D64_1CH_HTONS_VOL_HP+0x38>
 8004264:	9a07      	ldr	r2, [sp, #28]
 8004266:	9901      	ldr	r1, [sp, #4]
 8004268:	60d1      	str	r1, [r2, #12]
 800426a:	9906      	ldr	r1, [sp, #24]
 800426c:	6096      	str	r6, [r2, #8]
 800426e:	2000      	movs	r0, #0
 8004270:	61d5      	str	r5, [r2, #28]
 8004272:	f8c2 c010 	str.w	ip, [r2, #16]
 8004276:	f8c2 a014 	str.w	sl, [r2, #20]
 800427a:	6191      	str	r1, [r2, #24]
 800427c:	b009      	add	sp, #36	; 0x24
 800427e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004282:	46c2      	mov	sl, r8
 8004284:	4622      	mov	r2, r4
 8004286:	e7ee      	b.n	8004266 <D64_1CH_HTONS_VOL_HP+0x172>
 8004288:	20000000 	.word	0x20000000
 800428c:	001c0015 	.word	0x001c0015
 8004290:	000f000a 	.word	0x000f000a
 8004294:	00060003 	.word	0x00060003
 8004298:	0024002a 	.word	0x0024002a
 800429c:	002e0030 	.word	0x002e0030
 80042a0:	00030006 	.word	0x00030006
 80042a4:	000a000f 	.word	0x000a000f
 80042a8:	0015001c 	.word	0x0015001c

080042ac <D80_1CH_HTONS_VOL_HP>:
 80042ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042b0:	4613      	mov	r3, r2
 80042b2:	b089      	sub	sp, #36	; 0x24
 80042b4:	4686      	mov	lr, r0
 80042b6:	6918      	ldr	r0, [r3, #16]
 80042b8:	9000      	str	r0, [sp, #0]
 80042ba:	4618      	mov	r0, r3
 80042bc:	461c      	mov	r4, r3
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	9302      	str	r3, [sp, #8]
 80042c2:	6983      	ldr	r3, [r0, #24]
 80042c4:	9306      	str	r3, [sp, #24]
 80042c6:	f8d0 c008 	ldr.w	ip, [r0, #8]
 80042ca:	69c3      	ldr	r3, [r0, #28]
 80042cc:	68c0      	ldr	r0, [r0, #12]
 80042ce:	9207      	str	r2, [sp, #28]
 80042d0:	9001      	str	r0, [sp, #4]
 80042d2:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 80042d4:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80042d6:	9003      	str	r0, [sp, #12]
 80042d8:	6a20      	ldr	r0, [r4, #32]
 80042da:	9004      	str	r0, [sp, #16]
 80042dc:	2a00      	cmp	r2, #0
 80042de:	f000 80d2 	beq.w	8004486 <D80_1CH_HTONS_VOL_HP+0x1da>
 80042e2:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 80042e6:	4869      	ldr	r0, [pc, #420]	; (800448c <D80_1CH_HTONS_VOL_HP+0x1e0>)
 80042e8:	9205      	str	r2, [sp, #20]
 80042ea:	461c      	mov	r4, r3
 80042ec:	f8de 5000 	ldr.w	r5, [lr]
 80042f0:	f8de 2004 	ldr.w	r2, [lr, #4]
 80042f4:	f8de 3008 	ldr.w	r3, [lr, #8]
 80042f8:	f10e 0e0a 	add.w	lr, lr, #10
 80042fc:	ba6d      	rev16	r5, r5
 80042fe:	ba52      	rev16	r2, r2
 8004300:	fa93 fb93 	rev16.w	fp, r3
 8004304:	b2ee      	uxtb	r6, r5
 8004306:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800430a:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800430e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004312:	f3c5 4607 	ubfx	r6, r5, #16, #8
 8004316:	eb04 0a07 	add.w	sl, r4, r7
 800431a:	0e2d      	lsrs	r5, r5, #24
 800431c:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 8004320:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8004324:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 8004328:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 800432c:	b2d5      	uxtb	r5, r2
 800432e:	f3c2 2407 	ubfx	r4, r2, #8, #8
 8004332:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 8004336:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800433a:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800433e:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 8004342:	0e12      	lsrs	r2, r2, #24
 8004344:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 8004348:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 800434c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8004350:	fa5f f48b 	uxtb.w	r4, fp
 8004354:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8004358:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 800435c:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8004360:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8004364:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 8004368:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800436c:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 8004370:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 8004374:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8004378:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800437c:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8004380:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004384:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8004388:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800438c:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 8004390:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004394:	f3cb 0609 	ubfx	r6, fp, #0, #10
 8004398:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800439c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80043a0:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 80043a4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80043a8:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 80043ac:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80043b0:	ea4f 249b 	mov.w	r4, fp, lsr #10
 80043b4:	4d36      	ldr	r5, [pc, #216]	; (8004490 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 80043b6:	9f01      	ldr	r7, [sp, #4]
 80043b8:	fb23 7505 	smlad	r5, r3, r5, r7
 80043bc:	4f35      	ldr	r7, [pc, #212]	; (8004494 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 80043be:	fb29 5507 	smlad	r5, r9, r7, r5
 80043c2:	4f35      	ldr	r7, [pc, #212]	; (8004498 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 80043c4:	fb28 5507 	smlad	r5, r8, r7, r5
 80043c8:	4f34      	ldr	r7, [pc, #208]	; (800449c <D80_1CH_HTONS_VOL_HP+0x1f0>)
 80043ca:	fb22 5507 	smlad	r5, r2, r7, r5
 80043ce:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 80043d2:	fb26 5b0a 	smlad	fp, r6, sl, r5
 80043d6:	4d32      	ldr	r5, [pc, #200]	; (80044a0 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 80043d8:	fb23 cc05 	smlad	ip, r3, r5, ip
 80043dc:	4d31      	ldr	r5, [pc, #196]	; (80044a4 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 80043de:	fb29 cc05 	smlad	ip, r9, r5, ip
 80043e2:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 80043e6:	fb28 c505 	smlad	r5, r8, r5, ip
 80043ea:	4f2f      	ldr	r7, [pc, #188]	; (80044a8 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 80043ec:	fb22 5507 	smlad	r5, r2, r7, r5
 80043f0:	4f2e      	ldr	r7, [pc, #184]	; (80044ac <D80_1CH_HTONS_VOL_HP+0x200>)
 80043f2:	fb26 5507 	smlad	r5, r6, r7, r5
 80043f6:	f04f 0a01 	mov.w	sl, #1
 80043fa:	9501      	str	r5, [sp, #4]
 80043fc:	fb23 fa0a 	smuad	sl, r3, sl
 8004400:	4b2b      	ldr	r3, [pc, #172]	; (80044b0 <D80_1CH_HTONS_VOL_HP+0x204>)
 8004402:	fb29 a903 	smlad	r9, r9, r3, sl
 8004406:	4d2b      	ldr	r5, [pc, #172]	; (80044b4 <D80_1CH_HTONS_VOL_HP+0x208>)
 8004408:	fb28 9805 	smlad	r8, r8, r5, r9
 800440c:	4d2a      	ldr	r5, [pc, #168]	; (80044b8 <D80_1CH_HTONS_VOL_HP+0x20c>)
 800440e:	fb22 8205 	smlad	r2, r2, r5, r8
 8004412:	4b2a      	ldr	r3, [pc, #168]	; (80044bc <D80_1CH_HTONS_VOL_HP+0x210>)
 8004414:	fb26 2c03 	smlad	ip, r6, r3, r2
 8004418:	9b00      	ldr	r3, [sp, #0]
 800441a:	9d04      	ldr	r5, [sp, #16]
 800441c:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 8004420:	4453      	add	r3, sl
 8004422:	461a      	mov	r2, r3
 8004424:	9b02      	ldr	r3, [sp, #8]
 8004426:	f8cd a008 	str.w	sl, [sp, #8]
 800442a:	1ad2      	subs	r2, r2, r3
 800442c:	17d7      	asrs	r7, r2, #31
 800442e:	fba2 2305 	umull	r2, r3, r2, r5
 8004432:	fb05 3307 	mla	r3, r5, r7, r3
 8004436:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800443a:	f143 0300 	adc.w	r3, r3, #0
 800443e:	9d03      	ldr	r5, [sp, #12]
 8004440:	029a      	lsls	r2, r3, #10
 8004442:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004446:	2700      	movs	r7, #0
 8004448:	005b      	lsls	r3, r3, #1
 800444a:	fbc5 6702 	smlal	r6, r7, r5, r2
 800444e:	10ba      	asrs	r2, r7, #2
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	f302 020f 	ssat	r2, #16, r2
 8004456:	9b05      	ldr	r3, [sp, #20]
 8004458:	f821 2b02 	strh.w	r2, [r1], #2
 800445c:	4299      	cmp	r1, r3
 800445e:	f47f af45 	bne.w	80042ec <D80_1CH_HTONS_VOL_HP+0x40>
 8004462:	4623      	mov	r3, r4
 8004464:	9907      	ldr	r1, [sp, #28]
 8004466:	9801      	ldr	r0, [sp, #4]
 8004468:	60c8      	str	r0, [r1, #12]
 800446a:	9a00      	ldr	r2, [sp, #0]
 800446c:	f8c1 c008 	str.w	ip, [r1, #8]
 8004470:	4608      	mov	r0, r1
 8004472:	61cb      	str	r3, [r1, #28]
 8004474:	610a      	str	r2, [r1, #16]
 8004476:	f8c1 a014 	str.w	sl, [r1, #20]
 800447a:	9906      	ldr	r1, [sp, #24]
 800447c:	6181      	str	r1, [r0, #24]
 800447e:	2000      	movs	r0, #0
 8004480:	b009      	add	sp, #36	; 0x24
 8004482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004486:	f8dd a008 	ldr.w	sl, [sp, #8]
 800448a:	e7eb      	b.n	8004464 <D80_1CH_HTONS_VOL_HP+0x1b8>
 800448c:	20000000 	.word	0x20000000
 8004490:	002d0024 	.word	0x002d0024
 8004494:	001c0015 	.word	0x001c0015
 8004498:	000f000a 	.word	0x000f000a
 800449c:	00060003 	.word	0x00060003
 80044a0:	0037003f 	.word	0x0037003f
 80044a4:	00450049 	.word	0x00450049
 80044a8:	00490045 	.word	0x00490045
 80044ac:	003f0037 	.word	0x003f0037
 80044b0:	00030006 	.word	0x00030006
 80044b4:	000a000f 	.word	0x000a000f
 80044b8:	0015001c 	.word	0x0015001c
 80044bc:	0024002d 	.word	0x0024002d

080044c0 <D128_1CH_HTONS_VOL_HP>:
 80044c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044c4:	b093      	sub	sp, #76	; 0x4c
 80044c6:	4614      	mov	r4, r2
 80044c8:	9211      	str	r2, [sp, #68]	; 0x44
 80044ca:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 80044cc:	6912      	ldr	r2, [r2, #16]
 80044ce:	9203      	str	r2, [sp, #12]
 80044d0:	4622      	mov	r2, r4
 80044d2:	4615      	mov	r5, r2
 80044d4:	6964      	ldr	r4, [r4, #20]
 80044d6:	9406      	str	r4, [sp, #24]
 80044d8:	4614      	mov	r4, r2
 80044da:	6992      	ldr	r2, [r2, #24]
 80044dc:	9210      	str	r2, [sp, #64]	; 0x40
 80044de:	68ea      	ldr	r2, [r5, #12]
 80044e0:	9204      	str	r2, [sp, #16]
 80044e2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80044e4:	69e6      	ldr	r6, [r4, #28]
 80044e6:	920d      	str	r2, [sp, #52]	; 0x34
 80044e8:	68a4      	ldr	r4, [r4, #8]
 80044ea:	6a2a      	ldr	r2, [r5, #32]
 80044ec:	9405      	str	r4, [sp, #20]
 80044ee:	920e      	str	r2, [sp, #56]	; 0x38
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f000 8145 	beq.w	8004780 <D128_1CH_HTONS_VOL_HP+0x2c0>
 80044f6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 80044fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80044fc:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 80047dc <D128_1CH_HTONS_VOL_HP+0x31c>
 8004500:	9107      	str	r1, [sp, #28]
 8004502:	f100 0310 	add.w	r3, r0, #16
 8004506:	4699      	mov	r9, r3
 8004508:	f1a9 0110 	sub.w	r1, r9, #16
 800450c:	c90e      	ldmia	r1, {r1, r2, r3}
 800450e:	f859 0c04 	ldr.w	r0, [r9, #-4]
 8004512:	ba49      	rev16	r1, r1
 8004514:	ba52      	rev16	r2, r2
 8004516:	ba5b      	rev16	r3, r3
 8004518:	fa90 fa90 	rev16.w	sl, r0
 800451c:	f3c1 2007 	ubfx	r0, r1, #8, #8
 8004520:	b2cc      	uxtb	r4, r1
 8004522:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 8004526:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800452a:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800452e:	0e09      	lsrs	r1, r1, #24
 8004530:	4426      	add	r6, r4
 8004532:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8004536:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800453a:	b2d0      	uxtb	r0, r2
 800453c:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 8004540:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 8004544:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8004548:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800454c:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 8004550:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8004554:	f3c2 4007 	ubfx	r0, r2, #16, #8
 8004558:	0e12      	lsrs	r2, r2, #24
 800455a:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800455e:	9701      	str	r7, [sp, #4]
 8004560:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 8004564:	4627      	mov	r7, r4
 8004566:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800456a:	9702      	str	r7, [sp, #8]
 800456c:	b2da      	uxtb	r2, r3
 800456e:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 8004572:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 8004576:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800457a:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800457e:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 8004582:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8004586:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800458a:	0e1b      	lsrs	r3, r3, #24
 800458c:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 8004590:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 8004594:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 8004598:	fa5f f38a 	uxtb.w	r3, sl
 800459c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80045a0:	960a      	str	r6, [sp, #40]	; 0x28
 80045a2:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 80045a6:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 80045aa:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80045ae:	f3ca 2307 	ubfx	r3, sl, #8, #8
 80045b2:	950b      	str	r5, [sp, #44]	; 0x2c
 80045b4:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 80045b8:	f3ca 4507 	ubfx	r5, sl, #16, #8
 80045bc:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 80045c0:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 80045c4:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 80045c8:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 80045cc:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 80045d0:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 80045d4:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 80045d8:	9308      	str	r3, [sp, #32]
 80045da:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80045de:	9b01      	ldr	r3, [sp, #4]
 80045e0:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 80045e4:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80045e8:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 80045ec:	9b02      	ldr	r3, [sp, #8]
 80045ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045f2:	9302      	str	r3, [sp, #8]
 80045f4:	9b08      	ldr	r3, [sp, #32]
 80045f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045fa:	9308      	str	r3, [sp, #32]
 80045fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80045fe:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004602:	950c      	str	r5, [sp, #48]	; 0x30
 8004604:	461d      	mov	r5, r3
 8004606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004608:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800460c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004610:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8004614:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8004618:	9301      	str	r3, [sp, #4]
 800461a:	9b02      	ldr	r3, [sp, #8]
 800461c:	9202      	str	r2, [sp, #8]
 800461e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004620:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004622:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8004626:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800462a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800462e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004632:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8004636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800463a:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800463e:	9b08      	ldr	r3, [sp, #32]
 8004640:	9f01      	ldr	r7, [sp, #4]
 8004642:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8004646:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800464a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800464e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8004652:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8004656:	46be      	mov	lr, r7
 8004658:	0a96      	lsrs	r6, r2, #10
 800465a:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800465e:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 8004662:	4f49      	ldr	r7, [pc, #292]	; (8004788 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 8004664:	9a04      	ldr	r2, [sp, #16]
 8004666:	fb2e 2e07 	smlad	lr, lr, r7, r2
 800466a:	4a48      	ldr	r2, [pc, #288]	; (800478c <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800466c:	fb2a ee02 	smlad	lr, sl, r2, lr
 8004670:	4a47      	ldr	r2, [pc, #284]	; (8004790 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 8004672:	fb21 ee02 	smlad	lr, r1, r2, lr
 8004676:	4a47      	ldr	r2, [pc, #284]	; (8004794 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 8004678:	fb24 ee02 	smlad	lr, r4, r2, lr
 800467c:	4a46      	ldr	r2, [pc, #280]	; (8004798 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800467e:	9f02      	ldr	r7, [sp, #8]
 8004680:	fb27 ee02 	smlad	lr, r7, r2, lr
 8004684:	4a45      	ldr	r2, [pc, #276]	; (800479c <D128_1CH_HTONS_VOL_HP+0x2dc>)
 8004686:	fb20 ee02 	smlad	lr, r0, r2, lr
 800468a:	4a45      	ldr	r2, [pc, #276]	; (80047a0 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800468c:	fb23 e702 	smlad	r7, r3, r2, lr
 8004690:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 8004694:	fb25 7e0e 	smlad	lr, r5, lr, r7
 8004698:	9f01      	ldr	r7, [sp, #4]
 800469a:	4a42      	ldr	r2, [pc, #264]	; (80047a4 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800469c:	46bc      	mov	ip, r7
 800469e:	9f05      	ldr	r7, [sp, #20]
 80046a0:	fb2c 7c02 	smlad	ip, ip, r2, r7
 80046a4:	4a40      	ldr	r2, [pc, #256]	; (80047a8 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 80046a6:	fb2a cc02 	smlad	ip, sl, r2, ip
 80046aa:	4f40      	ldr	r7, [pc, #256]	; (80047ac <D128_1CH_HTONS_VOL_HP+0x2ec>)
 80046ac:	fb21 cc07 	smlad	ip, r1, r7, ip
 80046b0:	4f3f      	ldr	r7, [pc, #252]	; (80047b0 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 80046b2:	fb24 cc07 	smlad	ip, r4, r7, ip
 80046b6:	4f3f      	ldr	r7, [pc, #252]	; (80047b4 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 80046b8:	9a02      	ldr	r2, [sp, #8]
 80046ba:	fb22 cc07 	smlad	ip, r2, r7, ip
 80046be:	4f3e      	ldr	r7, [pc, #248]	; (80047b8 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 80046c0:	fb20 cc07 	smlad	ip, r0, r7, ip
 80046c4:	4f3d      	ldr	r7, [pc, #244]	; (80047bc <D128_1CH_HTONS_VOL_HP+0x2fc>)
 80046c6:	fb23 c707 	smlad	r7, r3, r7, ip
 80046ca:	f8df c114 	ldr.w	ip, [pc, #276]	; 80047e0 <D128_1CH_HTONS_VOL_HP+0x320>
 80046ce:	fb25 720c 	smlad	r2, r5, ip, r7
 80046d2:	f04f 0b01 	mov.w	fp, #1
 80046d6:	9204      	str	r2, [sp, #16]
 80046d8:	9f01      	ldr	r7, [sp, #4]
 80046da:	fb27 fb0b 	smuad	fp, r7, fp
 80046de:	4f38      	ldr	r7, [pc, #224]	; (80047c0 <D128_1CH_HTONS_VOL_HP+0x300>)
 80046e0:	fb2a ba07 	smlad	sl, sl, r7, fp
 80046e4:	4f37      	ldr	r7, [pc, #220]	; (80047c4 <D128_1CH_HTONS_VOL_HP+0x304>)
 80046e6:	fb21 aa07 	smlad	sl, r1, r7, sl
 80046ea:	4f37      	ldr	r7, [pc, #220]	; (80047c8 <D128_1CH_HTONS_VOL_HP+0x308>)
 80046ec:	fb24 aa07 	smlad	sl, r4, r7, sl
 80046f0:	4f36      	ldr	r7, [pc, #216]	; (80047cc <D128_1CH_HTONS_VOL_HP+0x30c>)
 80046f2:	9a02      	ldr	r2, [sp, #8]
 80046f4:	fb22 a707 	smlad	r7, r2, r7, sl
 80046f8:	4a35      	ldr	r2, [pc, #212]	; (80047d0 <D128_1CH_HTONS_VOL_HP+0x310>)
 80046fa:	fb20 7702 	smlad	r7, r0, r2, r7
 80046fe:	4a35      	ldr	r2, [pc, #212]	; (80047d4 <D128_1CH_HTONS_VOL_HP+0x314>)
 8004700:	fb23 7702 	smlad	r7, r3, r2, r7
 8004704:	4b34      	ldr	r3, [pc, #208]	; (80047d8 <D128_1CH_HTONS_VOL_HP+0x318>)
 8004706:	fb25 7303 	smlad	r3, r5, r3, r7
 800470a:	9305      	str	r3, [sp, #20]
 800470c:	9b03      	ldr	r3, [sp, #12]
 800470e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8004710:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 8004714:	4473      	add	r3, lr
 8004716:	461a      	mov	r2, r3
 8004718:	9b06      	ldr	r3, [sp, #24]
 800471a:	f8cd e018 	str.w	lr, [sp, #24]
 800471e:	1ad2      	subs	r2, r2, r3
 8004720:	17d1      	asrs	r1, r2, #31
 8004722:	fba2 2304 	umull	r2, r3, r2, r4
 8004726:	fb04 3301 	mla	r3, r4, r1, r3
 800472a:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800472e:	f143 0300 	adc.w	r3, r3, #0
 8004732:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8004734:	021a      	lsls	r2, r3, #8
 8004736:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800473a:	2100      	movs	r1, #0
 800473c:	fbc4 0102 	smlal	r0, r1, r4, r2
 8004740:	108a      	asrs	r2, r1, #2
 8004742:	9907      	ldr	r1, [sp, #28]
 8004744:	f302 020f 	ssat	r2, #16, r2
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	f821 2b02 	strh.w	r2, [r1], #2
 800474e:	9303      	str	r3, [sp, #12]
 8004750:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004752:	9107      	str	r1, [sp, #28]
 8004754:	4299      	cmp	r1, r3
 8004756:	f109 0910 	add.w	r9, r9, #16
 800475a:	f47f aed5 	bne.w	8004508 <D128_1CH_HTONS_VOL_HP+0x48>
 800475e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004760:	9905      	ldr	r1, [sp, #20]
 8004762:	6091      	str	r1, [r2, #8]
 8004764:	9904      	ldr	r1, [sp, #16]
 8004766:	60d1      	str	r1, [r2, #12]
 8004768:	4613      	mov	r3, r2
 800476a:	61d6      	str	r6, [r2, #28]
 800476c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800476e:	9a03      	ldr	r2, [sp, #12]
 8004770:	611a      	str	r2, [r3, #16]
 8004772:	2000      	movs	r0, #0
 8004774:	f8c3 e014 	str.w	lr, [r3, #20]
 8004778:	6199      	str	r1, [r3, #24]
 800477a:	b013      	add	sp, #76	; 0x4c
 800477c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004780:	f8dd e018 	ldr.w	lr, [sp, #24]
 8004784:	e7eb      	b.n	800475e <D128_1CH_HTONS_VOL_HP+0x29e>
 8004786:	bf00      	nop
 8004788:	00780069 	.word	0x00780069
 800478c:	005b004e 	.word	0x005b004e
 8004790:	00420037 	.word	0x00420037
 8004794:	002d0024 	.word	0x002d0024
 8004798:	001c0015 	.word	0x001c0015
 800479c:	000f000a 	.word	0x000f000a
 80047a0:	00060003 	.word	0x00060003
 80047a4:	00880096 	.word	0x00880096
 80047a8:	00a200ac 	.word	0x00a200ac
 80047ac:	00b400ba 	.word	0x00b400ba
 80047b0:	00be00c0 	.word	0x00be00c0
 80047b4:	00c000be 	.word	0x00c000be
 80047b8:	00ba00b4 	.word	0x00ba00b4
 80047bc:	00ac00a2 	.word	0x00ac00a2
 80047c0:	00030006 	.word	0x00030006
 80047c4:	000a000f 	.word	0x000a000f
 80047c8:	0015001c 	.word	0x0015001c
 80047cc:	0024002d 	.word	0x0024002d
 80047d0:	00370042 	.word	0x00370042
 80047d4:	004e005b 	.word	0x004e005b
 80047d8:	00690078 	.word	0x00690078
 80047dc:	20000000 	.word	0x20000000
 80047e0:	00960088 	.word	0x00960088

080047e4 <PDM_Filter_Init>:
 80047e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047e6:	2240      	movs	r2, #64	; 0x40
 80047e8:	4604      	mov	r4, r0
 80047ea:	2100      	movs	r1, #0
 80047ec:	300c      	adds	r0, #12
 80047ee:	f000 fe8f 	bl	8005510 <memset>
 80047f2:	493b      	ldr	r1, [pc, #236]	; (80048e0 <PDM_Filter_Init+0xfc>)
 80047f4:	483b      	ldr	r0, [pc, #236]	; (80048e4 <PDM_Filter_Init+0x100>)
 80047f6:	f000 f98d 	bl	8004b14 <CRC_Lock>
 80047fa:	8822      	ldrh	r2, [r4, #0]
 80047fc:	8963      	ldrh	r3, [r4, #10]
 80047fe:	4938      	ldr	r1, [pc, #224]	; (80048e0 <PDM_Filter_Init+0xfc>)
 8004800:	8925      	ldrh	r5, [r4, #8]
 8004802:	86a3      	strh	r3, [r4, #52]	; 0x34
 8004804:	2801      	cmp	r0, #1
 8004806:	f04f 0300 	mov.w	r3, #0
 800480a:	bf18      	it	ne
 800480c:	2100      	movne	r1, #0
 800480e:	2a01      	cmp	r2, #1
 8004810:	6461      	str	r1, [r4, #68]	; 0x44
 8004812:	86e5      	strh	r5, [r4, #54]	; 0x36
 8004814:	61a3      	str	r3, [r4, #24]
 8004816:	6123      	str	r3, [r4, #16]
 8004818:	6163      	str	r3, [r4, #20]
 800481a:	60e3      	str	r3, [r4, #12]
 800481c:	6263      	str	r3, [r4, #36]	; 0x24
 800481e:	61e3      	str	r3, [r4, #28]
 8004820:	6223      	str	r3, [r4, #32]
 8004822:	6423      	str	r3, [r4, #64]	; 0x40
 8004824:	d918      	bls.n	8004858 <PDM_Filter_Init+0x74>
 8004826:	2003      	movs	r0, #3
 8004828:	2302      	movs	r3, #2
 800482a:	8862      	ldrh	r2, [r4, #2]
 800482c:	2a01      	cmp	r2, #1
 800482e:	d91d      	bls.n	800486c <PDM_Filter_Init+0x88>
 8004830:	2140      	movs	r1, #64	; 0x40
 8004832:	2300      	movs	r3, #0
 8004834:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004836:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800483a:	6862      	ldr	r2, [r4, #4]
 800483c:	bf04      	itt	eq
 800483e:	6421      	streq	r1, [r4, #64]	; 0x40
 8004840:	460b      	moveq	r3, r1
 8004842:	b11a      	cbz	r2, 800484c <PDM_Filter_Init+0x68>
 8004844:	f043 0310 	orr.w	r3, r3, #16
 8004848:	6423      	str	r3, [r4, #64]	; 0x40
 800484a:	62e2      	str	r2, [r4, #44]	; 0x2c
 800484c:	2200      	movs	r2, #0
 800484e:	8722      	strh	r2, [r4, #56]	; 0x38
 8004850:	b908      	cbnz	r0, 8004856 <PDM_Filter_Init+0x72>
 8004852:	3380      	adds	r3, #128	; 0x80
 8004854:	6423      	str	r3, [r4, #64]	; 0x40
 8004856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004858:	4d23      	ldr	r5, [pc, #140]	; (80048e8 <PDM_Filter_Init+0x104>)
 800485a:	d010      	beq.n	800487e <PDM_Filter_Init+0x9a>
 800485c:	782a      	ldrb	r2, [r5, #0]
 800485e:	2a01      	cmp	r2, #1
 8004860:	d027      	beq.n	80048b2 <PDM_Filter_Init+0xce>
 8004862:	8862      	ldrh	r2, [r4, #2]
 8004864:	2a01      	cmp	r2, #1
 8004866:	f04f 0001 	mov.w	r0, #1
 800486a:	d8e1      	bhi.n	8004830 <PDM_Filter_Init+0x4c>
 800486c:	d001      	beq.n	8004872 <PDM_Filter_Init+0x8e>
 800486e:	4618      	mov	r0, r3
 8004870:	e7de      	b.n	8004830 <PDM_Filter_Init+0x4c>
 8004872:	2220      	movs	r2, #32
 8004874:	4618      	mov	r0, r3
 8004876:	6422      	str	r2, [r4, #64]	; 0x40
 8004878:	4613      	mov	r3, r2
 800487a:	2160      	movs	r1, #96	; 0x60
 800487c:	e7da      	b.n	8004834 <PDM_Filter_Init+0x50>
 800487e:	7829      	ldrb	r1, [r5, #0]
 8004880:	2900      	cmp	r1, #0
 8004882:	d1ee      	bne.n	8004862 <PDM_Filter_Init+0x7e>
 8004884:	4919      	ldr	r1, [pc, #100]	; (80048ec <PDM_Filter_Init+0x108>)
 8004886:	f8df e06c 	ldr.w	lr, [pc, #108]	; 80048f4 <PDM_Filter_Init+0x110>
 800488a:	4f19      	ldr	r7, [pc, #100]	; (80048f0 <PDM_Filter_Init+0x10c>)
 800488c:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 8004890:	684a      	ldr	r2, [r1, #4]
 8004892:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 8004896:	ea02 0007 	and.w	r0, r2, r7
 800489a:	4303      	orrs	r3, r0
 800489c:	f3c2 5209 	ubfx	r2, r2, #20, #10
 80048a0:	4413      	add	r3, r2
 80048a2:	f841 3f04 	str.w	r3, [r1, #4]!
 80048a6:	428e      	cmp	r6, r1
 80048a8:	d1f2      	bne.n	8004890 <PDM_Filter_Init+0xac>
 80048aa:	2001      	movs	r0, #1
 80048ac:	7028      	strb	r0, [r5, #0]
 80048ae:	2300      	movs	r3, #0
 80048b0:	e7bb      	b.n	800482a <PDM_Filter_Init+0x46>
 80048b2:	490e      	ldr	r1, [pc, #56]	; (80048ec <PDM_Filter_Init+0x108>)
 80048b4:	f8df e03c 	ldr.w	lr, [pc, #60]	; 80048f4 <PDM_Filter_Init+0x110>
 80048b8:	4f0d      	ldr	r7, [pc, #52]	; (80048f0 <PDM_Filter_Init+0x10c>)
 80048ba:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 80048be:	684a      	ldr	r2, [r1, #4]
 80048c0:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 80048c4:	ea02 0007 	and.w	r0, r2, r7
 80048c8:	4303      	orrs	r3, r0
 80048ca:	f3c2 5209 	ubfx	r2, r2, #20, #10
 80048ce:	4413      	add	r3, r2
 80048d0:	f841 3f04 	str.w	r3, [r1, #4]!
 80048d4:	428e      	cmp	r6, r1
 80048d6:	d1f2      	bne.n	80048be <PDM_Filter_Init+0xda>
 80048d8:	2300      	movs	r3, #0
 80048da:	702b      	strb	r3, [r5, #0]
 80048dc:	e7c1      	b.n	8004862 <PDM_Filter_Init+0x7e>
 80048de:	bf00      	nop
 80048e0:	b5e8b5cd 	.word	0xb5e8b5cd
 80048e4:	f407a5c2 	.word	0xf407a5c2
 80048e8:	20000490 	.word	0x20000490
 80048ec:	1ffffffc 	.word	0x1ffffffc
 80048f0:	000ffc00 	.word	0x000ffc00
 80048f4:	3ff00000 	.word	0x3ff00000

080048f8 <PDM_Filter_setConfig>:
 80048f8:	4b66      	ldr	r3, [pc, #408]	; (8004a94 <PDM_Filter_setConfig+0x19c>)
 80048fa:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d001      	beq.n	8004904 <PDM_Filter_setConfig+0xc>
 8004900:	2004      	movs	r0, #4
 8004902:	4770      	bx	lr
 8004904:	b530      	push	{r4, r5, lr}
 8004906:	880a      	ldrh	r2, [r1, #0]
 8004908:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800490a:	ed2d 8b04 	vpush	{d8-d9}
 800490e:	4604      	mov	r4, r0
 8004910:	460d      	mov	r5, r1
 8004912:	1e51      	subs	r1, r2, #1
 8004914:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 8004918:	2906      	cmp	r1, #6
 800491a:	b083      	sub	sp, #12
 800491c:	6420      	str	r0, [r4, #64]	; 0x40
 800491e:	d91a      	bls.n	8004956 <PDM_Filter_setConfig+0x5e>
 8004920:	2008      	movs	r0, #8
 8004922:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 8004926:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800492a:	4299      	cmp	r1, r3
 800492c:	d07e      	beq.n	8004a2c <PDM_Filter_setConfig+0x134>
 800492e:	f113 0f0c 	cmn.w	r3, #12
 8004932:	da2a      	bge.n	800498a <PDM_Filter_setConfig+0x92>
 8004934:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 8004938:	3040      	adds	r0, #64	; 0x40
 800493a:	80ab      	strh	r3, [r5, #4]
 800493c:	8622      	strh	r2, [r4, #48]	; 0x30
 800493e:	886b      	ldrh	r3, [r5, #2]
 8004940:	8663      	strh	r3, [r4, #50]	; 0x32
 8004942:	b920      	cbnz	r0, 800494e <PDM_Filter_setConfig+0x56>
 8004944:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004946:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800494a:	6423      	str	r3, [r4, #64]	; 0x40
 800494c:	2000      	movs	r0, #0
 800494e:	b003      	add	sp, #12
 8004950:	ecbd 8b04 	vpop	{d8-d9}
 8004954:	bd30      	pop	{r4, r5, pc}
 8004956:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 8004958:	4291      	cmp	r1, r2
 800495a:	d06c      	beq.n	8004a36 <PDM_Filter_setConfig+0x13e>
 800495c:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 8004960:	f023 0301 	bic.w	r3, r3, #1
 8004964:	4313      	orrs	r3, r2
 8004966:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800496a:	6423      	str	r3, [r4, #64]	; 0x40
 800496c:	2970      	cmp	r1, #112	; 0x70
 800496e:	f003 030f 	and.w	r3, r3, #15
 8004972:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8004976:	d066      	beq.n	8004a46 <PDM_Filter_setConfig+0x14e>
 8004978:	2b06      	cmp	r3, #6
 800497a:	f200 8089 	bhi.w	8004a90 <PDM_Filter_setConfig+0x198>
 800497e:	e8df f003 	tbb	[pc, r3]
 8004982:	4f52      	.short	0x4f52
 8004984:	3d43494c 	.word	0x3d43494c
 8004988:	46          	.byte	0x46
 8004989:	00          	.byte	0x00
 800498a:	2b33      	cmp	r3, #51	; 0x33
 800498c:	dc32      	bgt.n	80049f4 <PDM_Filter_setConfig+0xfc>
 800498e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004990:	f002 020f 	and.w	r2, r2, #15
 8004994:	3a01      	subs	r2, #1
 8004996:	2a06      	cmp	r2, #6
 8004998:	d872      	bhi.n	8004a80 <PDM_Filter_setConfig+0x188>
 800499a:	493f      	ldr	r1, [pc, #252]	; (8004a98 <PDM_Filter_setConfig+0x1a0>)
 800499c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80049a0:	ed92 9a00 	vldr	s18, [r2]
 80049a4:	ed92 8a07 	vldr	s16, [r2, #28]
 80049a8:	9001      	str	r0, [sp, #4]
 80049aa:	ee07 3a90 	vmov	s15, r3
 80049ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049b2:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80049b6:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 80049ba:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80049be:	f000 f929 	bl	8004c14 <powf>
 80049c2:	eddf 0a36 	vldr	s1, [pc, #216]	; 8004a9c <PDM_Filter_setConfig+0x1a4>
 80049c6:	eef0 8a40 	vmov.f32	s17, s0
 80049ca:	ee70 0ac9 	vsub.f32	s1, s1, s18
 80049ce:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80049d2:	f000 f91f 	bl	8004c14 <powf>
 80049d6:	ee28 8a28 	vmul.f32	s16, s16, s17
 80049da:	ee28 0a00 	vmul.f32	s0, s16, s0
 80049de:	f000 f8f3 	bl	8004bc8 <roundf>
 80049e2:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 80049e6:	88ab      	ldrh	r3, [r5, #4]
 80049e8:	882a      	ldrh	r2, [r5, #0]
 80049ea:	9801      	ldr	r0, [sp, #4]
 80049ec:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 80049f0:	8723      	strh	r3, [r4, #56]	; 0x38
 80049f2:	e7a3      	b.n	800493c <PDM_Filter_setConfig+0x44>
 80049f4:	2333      	movs	r3, #51	; 0x33
 80049f6:	3040      	adds	r0, #64	; 0x40
 80049f8:	80ab      	strh	r3, [r5, #4]
 80049fa:	e79f      	b.n	800493c <PDM_Filter_setConfig+0x44>
 80049fc:	4b28      	ldr	r3, [pc, #160]	; (8004aa0 <PDM_Filter_setConfig+0x1a8>)
 80049fe:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a00:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8004a04:	2000      	movs	r0, #0
 8004a06:	e792      	b.n	800492e <PDM_Filter_setConfig+0x36>
 8004a08:	4b26      	ldr	r3, [pc, #152]	; (8004aa4 <PDM_Filter_setConfig+0x1ac>)
 8004a0a:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a0c:	e7f8      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a0e:	4b26      	ldr	r3, [pc, #152]	; (8004aa8 <PDM_Filter_setConfig+0x1b0>)
 8004a10:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a12:	e7f5      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a14:	4b25      	ldr	r3, [pc, #148]	; (8004aac <PDM_Filter_setConfig+0x1b4>)
 8004a16:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a18:	e7f2      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a1a:	4b25      	ldr	r3, [pc, #148]	; (8004ab0 <PDM_Filter_setConfig+0x1b8>)
 8004a1c:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a1e:	e7ef      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a20:	4b24      	ldr	r3, [pc, #144]	; (8004ab4 <PDM_Filter_setConfig+0x1bc>)
 8004a22:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a24:	e7ec      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a26:	4b24      	ldr	r3, [pc, #144]	; (8004ab8 <PDM_Filter_setConfig+0x1c0>)
 8004a28:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a2a:	e7e9      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a2c:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 8004a2e:	4291      	cmp	r1, r2
 8004a30:	f47f af7d 	bne.w	800492e <PDM_Filter_setConfig+0x36>
 8004a34:	e783      	b.n	800493e <PDM_Filter_setConfig+0x46>
 8004a36:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8004a3a:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 8004a3e:	4299      	cmp	r1, r3
 8004a40:	d023      	beq.n	8004a8a <PDM_Filter_setConfig+0x192>
 8004a42:	2000      	movs	r0, #0
 8004a44:	e773      	b.n	800492e <PDM_Filter_setConfig+0x36>
 8004a46:	2b06      	cmp	r3, #6
 8004a48:	d822      	bhi.n	8004a90 <PDM_Filter_setConfig+0x198>
 8004a4a:	e8df f003 	tbb	[pc, r3]
 8004a4e:	1316      	.short	0x1316
 8004a50:	070a0d10 	.word	0x070a0d10
 8004a54:	04          	.byte	0x04
 8004a55:	00          	.byte	0x00
 8004a56:	4b19      	ldr	r3, [pc, #100]	; (8004abc <PDM_Filter_setConfig+0x1c4>)
 8004a58:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a5a:	e7d1      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a5c:	4b18      	ldr	r3, [pc, #96]	; (8004ac0 <PDM_Filter_setConfig+0x1c8>)
 8004a5e:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a60:	e7ce      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a62:	4b18      	ldr	r3, [pc, #96]	; (8004ac4 <PDM_Filter_setConfig+0x1cc>)
 8004a64:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a66:	e7cb      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a68:	4b17      	ldr	r3, [pc, #92]	; (8004ac8 <PDM_Filter_setConfig+0x1d0>)
 8004a6a:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a6c:	e7c8      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a6e:	4b17      	ldr	r3, [pc, #92]	; (8004acc <PDM_Filter_setConfig+0x1d4>)
 8004a70:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a72:	e7c5      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a74:	4b16      	ldr	r3, [pc, #88]	; (8004ad0 <PDM_Filter_setConfig+0x1d8>)
 8004a76:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a78:	e7c2      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a7a:	4b16      	ldr	r3, [pc, #88]	; (8004ad4 <PDM_Filter_setConfig+0x1dc>)
 8004a7c:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a7e:	e7bf      	b.n	8004a00 <PDM_Filter_setConfig+0x108>
 8004a80:	ed9f 8a15 	vldr	s16, [pc, #84]	; 8004ad8 <PDM_Filter_setConfig+0x1e0>
 8004a84:	eeb0 9a48 	vmov.f32	s18, s16
 8004a88:	e78e      	b.n	80049a8 <PDM_Filter_setConfig+0xb0>
 8004a8a:	886b      	ldrh	r3, [r5, #2]
 8004a8c:	8663      	strh	r3, [r4, #50]	; 0x32
 8004a8e:	e759      	b.n	8004944 <PDM_Filter_setConfig+0x4c>
 8004a90:	2000      	movs	r0, #0
 8004a92:	e746      	b.n	8004922 <PDM_Filter_setConfig+0x2a>
 8004a94:	b5e8b5cd 	.word	0xb5e8b5cd
 8004a98:	080056b0 	.word	0x080056b0
 8004a9c:	42000000 	.word	0x42000000
 8004aa0:	08002e65 	.word	0x08002e65
 8004aa4:	08002d45 	.word	0x08002d45
 8004aa8:	08002ff5 	.word	0x08002ff5
 8004aac:	08003839 	.word	0x08003839
 8004ab0:	08003599 	.word	0x08003599
 8004ab4:	08003379 	.word	0x08003379
 8004ab8:	0800318d 	.word	0x0800318d
 8004abc:	08003e45 	.word	0x08003e45
 8004ac0:	08003d0d 	.word	0x08003d0d
 8004ac4:	08003c29 	.word	0x08003c29
 8004ac8:	080044c1 	.word	0x080044c1
 8004acc:	080042ad 	.word	0x080042ad
 8004ad0:	080040f5 	.word	0x080040f5
 8004ad4:	08003f89 	.word	0x08003f89
 8004ad8:	00000000 	.word	0x00000000

08004adc <PDM_Filter>:
 8004adc:	b410      	push	{r4}
 8004ade:	4b0c      	ldr	r3, [pc, #48]	; (8004b10 <PDM_Filter+0x34>)
 8004ae0:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8004ae2:	429c      	cmp	r4, r3
 8004ae4:	d003      	beq.n	8004aee <PDM_Filter+0x12>
 8004ae6:	2004      	movs	r0, #4
 8004ae8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004af0:	05dc      	lsls	r4, r3, #23
 8004af2:	d407      	bmi.n	8004b04 <PDM_Filter+0x28>
 8004af4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004af8:	bf14      	ite	ne
 8004afa:	2020      	movne	r0, #32
 8004afc:	2030      	moveq	r0, #48	; 0x30
 8004afe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b02:	4770      	bx	lr
 8004b04:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8004b06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b0a:	320c      	adds	r2, #12
 8004b0c:	4718      	bx	r3
 8004b0e:	bf00      	nop
 8004b10:	b5e8b5cd 	.word	0xb5e8b5cd

08004b14 <CRC_Lock>:
 8004b14:	4a17      	ldr	r2, [pc, #92]	; (8004b74 <CRC_Lock+0x60>)
 8004b16:	6813      	ldr	r3, [r2, #0]
 8004b18:	b410      	push	{r4}
 8004b1a:	f023 0301 	bic.w	r3, r3, #1
 8004b1e:	4c16      	ldr	r4, [pc, #88]	; (8004b78 <CRC_Lock+0x64>)
 8004b20:	6013      	str	r3, [r2, #0]
 8004b22:	6823      	ldr	r3, [r4, #0]
 8004b24:	b933      	cbnz	r3, 8004b34 <CRC_Lock+0x20>
 8004b26:	4b15      	ldr	r3, [pc, #84]	; (8004b7c <CRC_Lock+0x68>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b2e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8004b32:	d00f      	beq.n	8004b54 <CRC_Lock+0x40>
 8004b34:	4a12      	ldr	r2, [pc, #72]	; (8004b80 <CRC_Lock+0x6c>)
 8004b36:	2301      	movs	r3, #1
 8004b38:	6013      	str	r3, [r2, #0]
 8004b3a:	6813      	ldr	r3, [r2, #0]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d1fc      	bne.n	8004b3a <CRC_Lock+0x26>
 8004b40:	4b10      	ldr	r3, [pc, #64]	; (8004b84 <CRC_Lock+0x70>)
 8004b42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b46:	6018      	str	r0, [r3, #0]
 8004b48:	6818      	ldr	r0, [r3, #0]
 8004b4a:	1a08      	subs	r0, r1, r0
 8004b4c:	fab0 f080 	clz	r0, r0
 8004b50:	0940      	lsrs	r0, r0, #5
 8004b52:	4770      	bx	lr
 8004b54:	4a0c      	ldr	r2, [pc, #48]	; (8004b88 <CRC_Lock+0x74>)
 8004b56:	2301      	movs	r3, #1
 8004b58:	6013      	str	r3, [r2, #0]
 8004b5a:	6813      	ldr	r3, [r2, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d1fc      	bne.n	8004b5a <CRC_Lock+0x46>
 8004b60:	4b0a      	ldr	r3, [pc, #40]	; (8004b8c <CRC_Lock+0x78>)
 8004b62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b66:	6018      	str	r0, [r3, #0]
 8004b68:	6818      	ldr	r0, [r3, #0]
 8004b6a:	1a40      	subs	r0, r0, r1
 8004b6c:	fab0 f080 	clz	r0, r0
 8004b70:	0940      	lsrs	r0, r0, #5
 8004b72:	4770      	bx	lr
 8004b74:	e0002000 	.word	0xe0002000
 8004b78:	e0042000 	.word	0xe0042000
 8004b7c:	5c001000 	.word	0x5c001000
 8004b80:	40023008 	.word	0x40023008
 8004b84:	40023000 	.word	0x40023000
 8004b88:	58024c08 	.word	0x58024c08
 8004b8c:	58024c00 	.word	0x58024c00

08004b90 <_Znaj>:
 8004b90:	f000 b800 	b.w	8004b94 <_Znwj>

08004b94 <_Znwj>:
 8004b94:	2801      	cmp	r0, #1
 8004b96:	bf38      	it	cc
 8004b98:	2001      	movcc	r0, #1
 8004b9a:	b510      	push	{r4, lr}
 8004b9c:	4604      	mov	r4, r0
 8004b9e:	4620      	mov	r0, r4
 8004ba0:	f000 fcae 	bl	8005500 <malloc>
 8004ba4:	b930      	cbnz	r0, 8004bb4 <_Znwj+0x20>
 8004ba6:	f000 f807 	bl	8004bb8 <_ZSt15get_new_handlerv>
 8004baa:	b908      	cbnz	r0, 8004bb0 <_Znwj+0x1c>
 8004bac:	f000 fc76 	bl	800549c <abort>
 8004bb0:	4780      	blx	r0
 8004bb2:	e7f4      	b.n	8004b9e <_Znwj+0xa>
 8004bb4:	bd10      	pop	{r4, pc}
	...

08004bb8 <_ZSt15get_new_handlerv>:
 8004bb8:	4b02      	ldr	r3, [pc, #8]	; (8004bc4 <_ZSt15get_new_handlerv+0xc>)
 8004bba:	6818      	ldr	r0, [r3, #0]
 8004bbc:	f3bf 8f5b 	dmb	ish
 8004bc0:	4770      	bx	lr
 8004bc2:	bf00      	nop
 8004bc4:	200004ac 	.word	0x200004ac

08004bc8 <roundf>:
 8004bc8:	ee10 0a10 	vmov	r0, s0
 8004bcc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004bd0:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 8004bd4:	2a16      	cmp	r2, #22
 8004bd6:	dc15      	bgt.n	8004c04 <roundf+0x3c>
 8004bd8:	2a00      	cmp	r2, #0
 8004bda:	da08      	bge.n	8004bee <roundf+0x26>
 8004bdc:	3201      	adds	r2, #1
 8004bde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8004be2:	d101      	bne.n	8004be8 <roundf+0x20>
 8004be4:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8004be8:	ee00 3a10 	vmov	s0, r3
 8004bec:	4770      	bx	lr
 8004bee:	4908      	ldr	r1, [pc, #32]	; (8004c10 <roundf+0x48>)
 8004bf0:	4111      	asrs	r1, r2
 8004bf2:	4208      	tst	r0, r1
 8004bf4:	d0fa      	beq.n	8004bec <roundf+0x24>
 8004bf6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004bfa:	4113      	asrs	r3, r2
 8004bfc:	4403      	add	r3, r0
 8004bfe:	ea23 0301 	bic.w	r3, r3, r1
 8004c02:	e7f1      	b.n	8004be8 <roundf+0x20>
 8004c04:	2a80      	cmp	r2, #128	; 0x80
 8004c06:	d1f1      	bne.n	8004bec <roundf+0x24>
 8004c08:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop
 8004c10:	007fffff 	.word	0x007fffff

08004c14 <powf>:
 8004c14:	b508      	push	{r3, lr}
 8004c16:	ed2d 8b04 	vpush	{d8-d9}
 8004c1a:	eeb0 9a40 	vmov.f32	s18, s0
 8004c1e:	eef0 8a60 	vmov.f32	s17, s1
 8004c22:	f000 f88f 	bl	8004d44 <__ieee754_powf>
 8004c26:	4b43      	ldr	r3, [pc, #268]	; (8004d34 <powf+0x120>)
 8004c28:	f993 3000 	ldrsb.w	r3, [r3]
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	eeb0 8a40 	vmov.f32	s16, s0
 8004c32:	d012      	beq.n	8004c5a <powf+0x46>
 8004c34:	eef4 8a68 	vcmp.f32	s17, s17
 8004c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c3c:	d60d      	bvs.n	8004c5a <powf+0x46>
 8004c3e:	eeb4 9a49 	vcmp.f32	s18, s18
 8004c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c46:	d70d      	bvc.n	8004c64 <powf+0x50>
 8004c48:	eef5 8a40 	vcmp.f32	s17, #0.0
 8004c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c50:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004c54:	bf08      	it	eq
 8004c56:	eeb0 8a67 	vmoveq.f32	s16, s15
 8004c5a:	eeb0 0a48 	vmov.f32	s0, s16
 8004c5e:	ecbd 8b04 	vpop	{d8-d9}
 8004c62:	bd08      	pop	{r3, pc}
 8004c64:	eddf 9a34 	vldr	s19, [pc, #208]	; 8004d38 <powf+0x124>
 8004c68:	eeb4 9a69 	vcmp.f32	s18, s19
 8004c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c70:	d116      	bne.n	8004ca0 <powf+0x8c>
 8004c72:	eef4 8a69 	vcmp.f32	s17, s19
 8004c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c7a:	d057      	beq.n	8004d2c <powf+0x118>
 8004c7c:	eeb0 0a68 	vmov.f32	s0, s17
 8004c80:	f000 fb2a 	bl	80052d8 <finitef>
 8004c84:	2800      	cmp	r0, #0
 8004c86:	d0e8      	beq.n	8004c5a <powf+0x46>
 8004c88:	eef4 8ae9 	vcmpe.f32	s17, s19
 8004c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c90:	d5e3      	bpl.n	8004c5a <powf+0x46>
 8004c92:	f000 fc0b 	bl	80054ac <__errno>
 8004c96:	2321      	movs	r3, #33	; 0x21
 8004c98:	6003      	str	r3, [r0, #0]
 8004c9a:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8004d3c <powf+0x128>
 8004c9e:	e7dc      	b.n	8004c5a <powf+0x46>
 8004ca0:	f000 fb1a 	bl	80052d8 <finitef>
 8004ca4:	bb50      	cbnz	r0, 8004cfc <powf+0xe8>
 8004ca6:	eeb0 0a49 	vmov.f32	s0, s18
 8004caa:	f000 fb15 	bl	80052d8 <finitef>
 8004cae:	b328      	cbz	r0, 8004cfc <powf+0xe8>
 8004cb0:	eeb0 0a68 	vmov.f32	s0, s17
 8004cb4:	f000 fb10 	bl	80052d8 <finitef>
 8004cb8:	b300      	cbz	r0, 8004cfc <powf+0xe8>
 8004cba:	eeb4 8a48 	vcmp.f32	s16, s16
 8004cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cc2:	d706      	bvc.n	8004cd2 <powf+0xbe>
 8004cc4:	f000 fbf2 	bl	80054ac <__errno>
 8004cc8:	2321      	movs	r3, #33	; 0x21
 8004cca:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 8004cce:	6003      	str	r3, [r0, #0]
 8004cd0:	e7c3      	b.n	8004c5a <powf+0x46>
 8004cd2:	f000 fbeb 	bl	80054ac <__errno>
 8004cd6:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8004cda:	2322      	movs	r3, #34	; 0x22
 8004cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ce0:	6003      	str	r3, [r0, #0]
 8004ce2:	d508      	bpl.n	8004cf6 <powf+0xe2>
 8004ce4:	eeb0 0a68 	vmov.f32	s0, s17
 8004ce8:	f000 fb0a 	bl	8005300 <rintf>
 8004cec:	eeb4 0a68 	vcmp.f32	s0, s17
 8004cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf4:	d1d1      	bne.n	8004c9a <powf+0x86>
 8004cf6:	ed9f 8a12 	vldr	s16, [pc, #72]	; 8004d40 <powf+0x12c>
 8004cfa:	e7ae      	b.n	8004c5a <powf+0x46>
 8004cfc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d04:	d1a9      	bne.n	8004c5a <powf+0x46>
 8004d06:	eeb0 0a49 	vmov.f32	s0, s18
 8004d0a:	f000 fae5 	bl	80052d8 <finitef>
 8004d0e:	2800      	cmp	r0, #0
 8004d10:	d0a3      	beq.n	8004c5a <powf+0x46>
 8004d12:	eeb0 0a68 	vmov.f32	s0, s17
 8004d16:	f000 fadf 	bl	80052d8 <finitef>
 8004d1a:	2800      	cmp	r0, #0
 8004d1c:	d09d      	beq.n	8004c5a <powf+0x46>
 8004d1e:	f000 fbc5 	bl	80054ac <__errno>
 8004d22:	2322      	movs	r3, #34	; 0x22
 8004d24:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8004d38 <powf+0x124>
 8004d28:	6003      	str	r3, [r0, #0]
 8004d2a:	e796      	b.n	8004c5a <powf+0x46>
 8004d2c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8004d30:	e793      	b.n	8004c5a <powf+0x46>
 8004d32:	bf00      	nop
 8004d34:	2000040c 	.word	0x2000040c
 8004d38:	00000000 	.word	0x00000000
 8004d3c:	ff800000 	.word	0xff800000
 8004d40:	7f800000 	.word	0x7f800000

08004d44 <__ieee754_powf>:
 8004d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d48:	ee10 5a90 	vmov	r5, s1
 8004d4c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8004d50:	ed2d 8b02 	vpush	{d8}
 8004d54:	eeb0 8a40 	vmov.f32	s16, s0
 8004d58:	eef0 8a60 	vmov.f32	s17, s1
 8004d5c:	f000 8291 	beq.w	8005282 <__ieee754_powf+0x53e>
 8004d60:	ee10 8a10 	vmov	r8, s0
 8004d64:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8004d68:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8004d6c:	dc06      	bgt.n	8004d7c <__ieee754_powf+0x38>
 8004d6e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8004d72:	dd0a      	ble.n	8004d8a <__ieee754_powf+0x46>
 8004d74:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8004d78:	f000 8283 	beq.w	8005282 <__ieee754_powf+0x53e>
 8004d7c:	ecbd 8b02 	vpop	{d8}
 8004d80:	48d8      	ldr	r0, [pc, #864]	; (80050e4 <__ieee754_powf+0x3a0>)
 8004d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d86:	f000 bab5 	b.w	80052f4 <nanf>
 8004d8a:	f1b8 0f00 	cmp.w	r8, #0
 8004d8e:	da1f      	bge.n	8004dd0 <__ieee754_powf+0x8c>
 8004d90:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8004d94:	da2e      	bge.n	8004df4 <__ieee754_powf+0xb0>
 8004d96:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8004d9a:	f2c0 827b 	blt.w	8005294 <__ieee754_powf+0x550>
 8004d9e:	15fb      	asrs	r3, r7, #23
 8004da0:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8004da4:	fa47 f603 	asr.w	r6, r7, r3
 8004da8:	fa06 f303 	lsl.w	r3, r6, r3
 8004dac:	42bb      	cmp	r3, r7
 8004dae:	f040 8271 	bne.w	8005294 <__ieee754_powf+0x550>
 8004db2:	f006 0601 	and.w	r6, r6, #1
 8004db6:	f1c6 0602 	rsb	r6, r6, #2
 8004dba:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8004dbe:	d120      	bne.n	8004e02 <__ieee754_powf+0xbe>
 8004dc0:	2d00      	cmp	r5, #0
 8004dc2:	f280 8264 	bge.w	800528e <__ieee754_powf+0x54a>
 8004dc6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004dca:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8004dce:	e00d      	b.n	8004dec <__ieee754_powf+0xa8>
 8004dd0:	2600      	movs	r6, #0
 8004dd2:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8004dd6:	d1f0      	bne.n	8004dba <__ieee754_powf+0x76>
 8004dd8:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8004ddc:	f000 8251 	beq.w	8005282 <__ieee754_powf+0x53e>
 8004de0:	dd0a      	ble.n	8004df8 <__ieee754_powf+0xb4>
 8004de2:	2d00      	cmp	r5, #0
 8004de4:	f280 8250 	bge.w	8005288 <__ieee754_powf+0x544>
 8004de8:	ed9f 0abf 	vldr	s0, [pc, #764]	; 80050e8 <__ieee754_powf+0x3a4>
 8004dec:	ecbd 8b02 	vpop	{d8}
 8004df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004df4:	2602      	movs	r6, #2
 8004df6:	e7ec      	b.n	8004dd2 <__ieee754_powf+0x8e>
 8004df8:	2d00      	cmp	r5, #0
 8004dfa:	daf5      	bge.n	8004de8 <__ieee754_powf+0xa4>
 8004dfc:	eeb1 0a68 	vneg.f32	s0, s17
 8004e00:	e7f4      	b.n	8004dec <__ieee754_powf+0xa8>
 8004e02:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8004e06:	d102      	bne.n	8004e0e <__ieee754_powf+0xca>
 8004e08:	ee28 0a08 	vmul.f32	s0, s16, s16
 8004e0c:	e7ee      	b.n	8004dec <__ieee754_powf+0xa8>
 8004e0e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8004e12:	eeb0 0a48 	vmov.f32	s0, s16
 8004e16:	d108      	bne.n	8004e2a <__ieee754_powf+0xe6>
 8004e18:	f1b8 0f00 	cmp.w	r8, #0
 8004e1c:	db05      	blt.n	8004e2a <__ieee754_powf+0xe6>
 8004e1e:	ecbd 8b02 	vpop	{d8}
 8004e22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e26:	f000 ba4d 	b.w	80052c4 <__ieee754_sqrtf>
 8004e2a:	f000 fa4e 	bl	80052ca <fabsf>
 8004e2e:	b124      	cbz	r4, 8004e3a <__ieee754_powf+0xf6>
 8004e30:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8004e34:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8004e38:	d117      	bne.n	8004e6a <__ieee754_powf+0x126>
 8004e3a:	2d00      	cmp	r5, #0
 8004e3c:	bfbc      	itt	lt
 8004e3e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8004e42:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8004e46:	f1b8 0f00 	cmp.w	r8, #0
 8004e4a:	dacf      	bge.n	8004dec <__ieee754_powf+0xa8>
 8004e4c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8004e50:	ea54 0306 	orrs.w	r3, r4, r6
 8004e54:	d104      	bne.n	8004e60 <__ieee754_powf+0x11c>
 8004e56:	ee70 7a40 	vsub.f32	s15, s0, s0
 8004e5a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8004e5e:	e7c5      	b.n	8004dec <__ieee754_powf+0xa8>
 8004e60:	2e01      	cmp	r6, #1
 8004e62:	d1c3      	bne.n	8004dec <__ieee754_powf+0xa8>
 8004e64:	eeb1 0a40 	vneg.f32	s0, s0
 8004e68:	e7c0      	b.n	8004dec <__ieee754_powf+0xa8>
 8004e6a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8004e6e:	3801      	subs	r0, #1
 8004e70:	ea56 0300 	orrs.w	r3, r6, r0
 8004e74:	d104      	bne.n	8004e80 <__ieee754_powf+0x13c>
 8004e76:	ee38 8a48 	vsub.f32	s16, s16, s16
 8004e7a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8004e7e:	e7b5      	b.n	8004dec <__ieee754_powf+0xa8>
 8004e80:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8004e84:	dd6b      	ble.n	8004f5e <__ieee754_powf+0x21a>
 8004e86:	4b99      	ldr	r3, [pc, #612]	; (80050ec <__ieee754_powf+0x3a8>)
 8004e88:	429c      	cmp	r4, r3
 8004e8a:	dc06      	bgt.n	8004e9a <__ieee754_powf+0x156>
 8004e8c:	2d00      	cmp	r5, #0
 8004e8e:	daab      	bge.n	8004de8 <__ieee754_powf+0xa4>
 8004e90:	ed9f 0a97 	vldr	s0, [pc, #604]	; 80050f0 <__ieee754_powf+0x3ac>
 8004e94:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004e98:	e7a8      	b.n	8004dec <__ieee754_powf+0xa8>
 8004e9a:	4b96      	ldr	r3, [pc, #600]	; (80050f4 <__ieee754_powf+0x3b0>)
 8004e9c:	429c      	cmp	r4, r3
 8004e9e:	dd02      	ble.n	8004ea6 <__ieee754_powf+0x162>
 8004ea0:	2d00      	cmp	r5, #0
 8004ea2:	dcf5      	bgt.n	8004e90 <__ieee754_powf+0x14c>
 8004ea4:	e7a0      	b.n	8004de8 <__ieee754_powf+0xa4>
 8004ea6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004eaa:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004eae:	eddf 6a92 	vldr	s13, [pc, #584]	; 80050f8 <__ieee754_powf+0x3b4>
 8004eb2:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8004eb6:	eee0 6a67 	vfms.f32	s13, s0, s15
 8004eba:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8004ebe:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8004ec2:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eca:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80050fc <__ieee754_powf+0x3b8>
 8004ece:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8004ed2:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8005100 <__ieee754_powf+0x3bc>
 8004ed6:	eee0 7a07 	vfma.f32	s15, s0, s14
 8004eda:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8005104 <__ieee754_powf+0x3c0>
 8004ede:	eef0 6a67 	vmov.f32	s13, s15
 8004ee2:	eee0 6a07 	vfma.f32	s13, s0, s14
 8004ee6:	ee16 3a90 	vmov	r3, s13
 8004eea:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004eee:	f023 030f 	bic.w	r3, r3, #15
 8004ef2:	ee00 3a90 	vmov	s1, r3
 8004ef6:	eee0 0a47 	vfms.f32	s1, s0, s14
 8004efa:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004efe:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8004f02:	f025 050f 	bic.w	r5, r5, #15
 8004f06:	ee07 5a10 	vmov	s14, r5
 8004f0a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8004f0e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8004f12:	ee07 3a90 	vmov	s15, r3
 8004f16:	eee7 0a27 	vfma.f32	s1, s14, s15
 8004f1a:	3e01      	subs	r6, #1
 8004f1c:	ea56 0200 	orrs.w	r2, r6, r0
 8004f20:	ee07 5a10 	vmov	s14, r5
 8004f24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f28:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8004f2c:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8004f30:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8004f34:	ee17 4a10 	vmov	r4, s14
 8004f38:	bf08      	it	eq
 8004f3a:	eeb0 8a40 	vmoveq.f32	s16, s0
 8004f3e:	2c00      	cmp	r4, #0
 8004f40:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8004f44:	f340 8184 	ble.w	8005250 <__ieee754_powf+0x50c>
 8004f48:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8004f4c:	f340 80fc 	ble.w	8005148 <__ieee754_powf+0x404>
 8004f50:	eddf 7a67 	vldr	s15, [pc, #412]	; 80050f0 <__ieee754_powf+0x3ac>
 8004f54:	ee28 0a27 	vmul.f32	s0, s16, s15
 8004f58:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004f5c:	e746      	b.n	8004dec <__ieee754_powf+0xa8>
 8004f5e:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 8004f62:	bf01      	itttt	eq
 8004f64:	eddf 7a68 	vldreq	s15, [pc, #416]	; 8005108 <__ieee754_powf+0x3c4>
 8004f68:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8004f6c:	f06f 0217 	mvneq.w	r2, #23
 8004f70:	ee17 4a90 	vmoveq	r4, s15
 8004f74:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8004f78:	bf18      	it	ne
 8004f7a:	2200      	movne	r2, #0
 8004f7c:	3b7f      	subs	r3, #127	; 0x7f
 8004f7e:	4413      	add	r3, r2
 8004f80:	4a62      	ldr	r2, [pc, #392]	; (800510c <__ieee754_powf+0x3c8>)
 8004f82:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8004f86:	4294      	cmp	r4, r2
 8004f88:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8004f8c:	dd06      	ble.n	8004f9c <__ieee754_powf+0x258>
 8004f8e:	4a60      	ldr	r2, [pc, #384]	; (8005110 <__ieee754_powf+0x3cc>)
 8004f90:	4294      	cmp	r4, r2
 8004f92:	f340 80a4 	ble.w	80050de <__ieee754_powf+0x39a>
 8004f96:	3301      	adds	r3, #1
 8004f98:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8004f9c:	2400      	movs	r4, #0
 8004f9e:	4a5d      	ldr	r2, [pc, #372]	; (8005114 <__ieee754_powf+0x3d0>)
 8004fa0:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8004fa4:	ee07 1a90 	vmov	s15, r1
 8004fa8:	ed92 7a00 	vldr	s14, [r2]
 8004fac:	4a5a      	ldr	r2, [pc, #360]	; (8005118 <__ieee754_powf+0x3d4>)
 8004fae:	ee37 6a27 	vadd.f32	s12, s14, s15
 8004fb2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8004fb6:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8004fba:	1049      	asrs	r1, r1, #1
 8004fbc:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8004fc0:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8004fc4:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8004fc8:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8004fcc:	ee06 1a10 	vmov	s12, r1
 8004fd0:	ee65 4a26 	vmul.f32	s9, s10, s13
 8004fd4:	ee36 7a47 	vsub.f32	s14, s12, s14
 8004fd8:	ee14 7a90 	vmov	r7, s9
 8004fdc:	4017      	ands	r7, r2
 8004fde:	ee05 7a90 	vmov	s11, r7
 8004fe2:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8004fe6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004fea:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800511c <__ieee754_powf+0x3d8>
 8004fee:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8004ff2:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8004ff6:	ee25 6a26 	vmul.f32	s12, s10, s13
 8004ffa:	eddf 6a49 	vldr	s13, [pc, #292]	; 8005120 <__ieee754_powf+0x3dc>
 8004ffe:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8005002:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005124 <__ieee754_powf+0x3e0>
 8005006:	eee7 6a27 	vfma.f32	s13, s14, s15
 800500a:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80050f8 <__ieee754_powf+0x3b4>
 800500e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005012:	eddf 6a45 	vldr	s13, [pc, #276]	; 8005128 <__ieee754_powf+0x3e4>
 8005016:	eee7 6a27 	vfma.f32	s13, s14, s15
 800501a:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800512c <__ieee754_powf+0x3e8>
 800501e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005022:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8005026:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800502a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800502e:	eee5 6a07 	vfma.f32	s13, s10, s14
 8005032:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8005036:	eef0 7a45 	vmov.f32	s15, s10
 800503a:	eee5 7aa5 	vfma.f32	s15, s11, s11
 800503e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005042:	ee17 1a90 	vmov	r1, s15
 8005046:	4011      	ands	r1, r2
 8005048:	ee07 1a90 	vmov	s15, r1
 800504c:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8005050:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8005054:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005058:	ee27 7a24 	vmul.f32	s14, s14, s9
 800505c:	eea6 7a27 	vfma.f32	s14, s12, s15
 8005060:	eeb0 6a47 	vmov.f32	s12, s14
 8005064:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8005068:	ee16 1a10 	vmov	r1, s12
 800506c:	4011      	ands	r1, r2
 800506e:	ee06 1a90 	vmov	s13, r1
 8005072:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8005076:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8005130 <__ieee754_powf+0x3ec>
 800507a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005134 <__ieee754_powf+0x3f0>
 800507e:	ee37 7a66 	vsub.f32	s14, s14, s13
 8005082:	ee06 1a10 	vmov	s12, r1
 8005086:	ee27 7a27 	vmul.f32	s14, s14, s15
 800508a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8005138 <__ieee754_powf+0x3f4>
 800508e:	492b      	ldr	r1, [pc, #172]	; (800513c <__ieee754_powf+0x3f8>)
 8005090:	eea6 7a27 	vfma.f32	s14, s12, s15
 8005094:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005098:	edd1 7a00 	vldr	s15, [r1]
 800509c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050a0:	ee07 3a90 	vmov	s15, r3
 80050a4:	4b26      	ldr	r3, [pc, #152]	; (8005140 <__ieee754_powf+0x3fc>)
 80050a6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80050aa:	eef0 7a47 	vmov.f32	s15, s14
 80050ae:	eee6 7a25 	vfma.f32	s15, s12, s11
 80050b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80050b6:	edd4 0a00 	vldr	s1, [r4]
 80050ba:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80050be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050c2:	ee17 3a90 	vmov	r3, s15
 80050c6:	4013      	ands	r3, r2
 80050c8:	ee07 3a90 	vmov	s15, r3
 80050cc:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80050d0:	ee76 6ae0 	vsub.f32	s13, s13, s1
 80050d4:	eee6 6a65 	vfms.f32	s13, s12, s11
 80050d8:	ee77 7a66 	vsub.f32	s15, s14, s13
 80050dc:	e70f      	b.n	8004efe <__ieee754_powf+0x1ba>
 80050de:	2401      	movs	r4, #1
 80050e0:	e75d      	b.n	8004f9e <__ieee754_powf+0x25a>
 80050e2:	bf00      	nop
 80050e4:	08005708 	.word	0x08005708
 80050e8:	00000000 	.word	0x00000000
 80050ec:	3f7ffff7 	.word	0x3f7ffff7
 80050f0:	7149f2ca 	.word	0x7149f2ca
 80050f4:	3f800007 	.word	0x3f800007
 80050f8:	3eaaaaab 	.word	0x3eaaaaab
 80050fc:	3fb8aa3b 	.word	0x3fb8aa3b
 8005100:	36eca570 	.word	0x36eca570
 8005104:	3fb8aa00 	.word	0x3fb8aa00
 8005108:	4b800000 	.word	0x4b800000
 800510c:	001cc471 	.word	0x001cc471
 8005110:	005db3d6 	.word	0x005db3d6
 8005114:	0800570c 	.word	0x0800570c
 8005118:	fffff000 	.word	0xfffff000
 800511c:	3e6c3255 	.word	0x3e6c3255
 8005120:	3e53f142 	.word	0x3e53f142
 8005124:	3e8ba305 	.word	0x3e8ba305
 8005128:	3edb6db7 	.word	0x3edb6db7
 800512c:	3f19999a 	.word	0x3f19999a
 8005130:	3f76384f 	.word	0x3f76384f
 8005134:	3f763800 	.word	0x3f763800
 8005138:	369dc3a0 	.word	0x369dc3a0
 800513c:	0800571c 	.word	0x0800571c
 8005140:	08005714 	.word	0x08005714
 8005144:	3338aa3c 	.word	0x3338aa3c
 8005148:	f040 8092 	bne.w	8005270 <__ieee754_powf+0x52c>
 800514c:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8005144 <__ieee754_powf+0x400>
 8005150:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005154:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8005158:	eef4 6ac7 	vcmpe.f32	s13, s14
 800515c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005160:	f73f aef6 	bgt.w	8004f50 <__ieee754_powf+0x20c>
 8005164:	15db      	asrs	r3, r3, #23
 8005166:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800516a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800516e:	4103      	asrs	r3, r0
 8005170:	4423      	add	r3, r4
 8005172:	4949      	ldr	r1, [pc, #292]	; (8005298 <__ieee754_powf+0x554>)
 8005174:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005178:	3a7f      	subs	r2, #127	; 0x7f
 800517a:	4111      	asrs	r1, r2
 800517c:	ea23 0101 	bic.w	r1, r3, r1
 8005180:	ee07 1a10 	vmov	s14, r1
 8005184:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8005188:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800518c:	f1c2 0217 	rsb	r2, r2, #23
 8005190:	4110      	asrs	r0, r2
 8005192:	2c00      	cmp	r4, #0
 8005194:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005198:	bfb8      	it	lt
 800519a:	4240      	neglt	r0, r0
 800519c:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80051a0:	eddf 6a3e 	vldr	s13, [pc, #248]	; 800529c <__ieee754_powf+0x558>
 80051a4:	ee17 3a10 	vmov	r3, s14
 80051a8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80051ac:	f023 030f 	bic.w	r3, r3, #15
 80051b0:	ee07 3a10 	vmov	s14, r3
 80051b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051b8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80051bc:	eddf 7a38 	vldr	s15, [pc, #224]	; 80052a0 <__ieee754_powf+0x55c>
 80051c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051c4:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80051c8:	eddf 6a36 	vldr	s13, [pc, #216]	; 80052a4 <__ieee754_powf+0x560>
 80051cc:	eeb0 0a67 	vmov.f32	s0, s15
 80051d0:	eea7 0a26 	vfma.f32	s0, s14, s13
 80051d4:	eeb0 6a40 	vmov.f32	s12, s0
 80051d8:	eea7 6a66 	vfms.f32	s12, s14, s13
 80051dc:	ee20 7a00 	vmul.f32	s14, s0, s0
 80051e0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80051e4:	eddf 6a30 	vldr	s13, [pc, #192]	; 80052a8 <__ieee754_powf+0x564>
 80051e8:	ed9f 6a30 	vldr	s12, [pc, #192]	; 80052ac <__ieee754_powf+0x568>
 80051ec:	eea7 6a26 	vfma.f32	s12, s14, s13
 80051f0:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80052b0 <__ieee754_powf+0x56c>
 80051f4:	eee6 6a07 	vfma.f32	s13, s12, s14
 80051f8:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 80052b4 <__ieee754_powf+0x570>
 80051fc:	eea6 6a87 	vfma.f32	s12, s13, s14
 8005200:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80052b8 <__ieee754_powf+0x574>
 8005204:	eee6 6a07 	vfma.f32	s13, s12, s14
 8005208:	eeb0 6a40 	vmov.f32	s12, s0
 800520c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8005210:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005214:	eeb0 7a46 	vmov.f32	s14, s12
 8005218:	ee77 6a66 	vsub.f32	s13, s14, s13
 800521c:	ee20 6a06 	vmul.f32	s12, s0, s12
 8005220:	eee0 7a27 	vfma.f32	s15, s0, s15
 8005224:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8005228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800522c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005230:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8005234:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005238:	ee10 3a10 	vmov	r3, s0
 800523c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8005240:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005244:	da1a      	bge.n	800527c <__ieee754_powf+0x538>
 8005246:	f000 f8b7 	bl	80053b8 <scalbnf>
 800524a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800524e:	e5cd      	b.n	8004dec <__ieee754_powf+0xa8>
 8005250:	4a1a      	ldr	r2, [pc, #104]	; (80052bc <__ieee754_powf+0x578>)
 8005252:	4293      	cmp	r3, r2
 8005254:	dd02      	ble.n	800525c <__ieee754_powf+0x518>
 8005256:	eddf 7a1a 	vldr	s15, [pc, #104]	; 80052c0 <__ieee754_powf+0x57c>
 800525a:	e67b      	b.n	8004f54 <__ieee754_powf+0x210>
 800525c:	d108      	bne.n	8005270 <__ieee754_powf+0x52c>
 800525e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005262:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8005266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800526a:	f6ff af7b 	blt.w	8005164 <__ieee754_powf+0x420>
 800526e:	e7f2      	b.n	8005256 <__ieee754_powf+0x512>
 8005270:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8005274:	f73f af76 	bgt.w	8005164 <__ieee754_powf+0x420>
 8005278:	2000      	movs	r0, #0
 800527a:	e78f      	b.n	800519c <__ieee754_powf+0x458>
 800527c:	ee00 3a10 	vmov	s0, r3
 8005280:	e7e3      	b.n	800524a <__ieee754_powf+0x506>
 8005282:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8005286:	e5b1      	b.n	8004dec <__ieee754_powf+0xa8>
 8005288:	eeb0 0a68 	vmov.f32	s0, s17
 800528c:	e5ae      	b.n	8004dec <__ieee754_powf+0xa8>
 800528e:	eeb0 0a48 	vmov.f32	s0, s16
 8005292:	e5ab      	b.n	8004dec <__ieee754_powf+0xa8>
 8005294:	2600      	movs	r6, #0
 8005296:	e590      	b.n	8004dba <__ieee754_powf+0x76>
 8005298:	007fffff 	.word	0x007fffff
 800529c:	3f317218 	.word	0x3f317218
 80052a0:	35bfbe8c 	.word	0x35bfbe8c
 80052a4:	3f317200 	.word	0x3f317200
 80052a8:	3331bb4c 	.word	0x3331bb4c
 80052ac:	b5ddea0e 	.word	0xb5ddea0e
 80052b0:	388ab355 	.word	0x388ab355
 80052b4:	bb360b61 	.word	0xbb360b61
 80052b8:	3e2aaaab 	.word	0x3e2aaaab
 80052bc:	43160000 	.word	0x43160000
 80052c0:	0da24260 	.word	0x0da24260

080052c4 <__ieee754_sqrtf>:
 80052c4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80052c8:	4770      	bx	lr

080052ca <fabsf>:
 80052ca:	ee10 3a10 	vmov	r3, s0
 80052ce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80052d2:	ee00 3a10 	vmov	s0, r3
 80052d6:	4770      	bx	lr

080052d8 <finitef>:
 80052d8:	b082      	sub	sp, #8
 80052da:	ed8d 0a01 	vstr	s0, [sp, #4]
 80052de:	9801      	ldr	r0, [sp, #4]
 80052e0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80052e4:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80052e8:	bfac      	ite	ge
 80052ea:	2000      	movge	r0, #0
 80052ec:	2001      	movlt	r0, #1
 80052ee:	b002      	add	sp, #8
 80052f0:	4770      	bx	lr
	...

080052f4 <nanf>:
 80052f4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80052fc <nanf+0x8>
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	7fc00000 	.word	0x7fc00000

08005300 <rintf>:
 8005300:	ee10 2a10 	vmov	r2, s0
 8005304:	b513      	push	{r0, r1, r4, lr}
 8005306:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800530a:	397f      	subs	r1, #127	; 0x7f
 800530c:	2916      	cmp	r1, #22
 800530e:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8005312:	dc47      	bgt.n	80053a4 <rintf+0xa4>
 8005314:	b32b      	cbz	r3, 8005362 <rintf+0x62>
 8005316:	2900      	cmp	r1, #0
 8005318:	ee10 3a10 	vmov	r3, s0
 800531c:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 8005320:	da21      	bge.n	8005366 <rintf+0x66>
 8005322:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8005326:	425b      	negs	r3, r3
 8005328:	4921      	ldr	r1, [pc, #132]	; (80053b0 <rintf+0xb0>)
 800532a:	0a5b      	lsrs	r3, r3, #9
 800532c:	0d12      	lsrs	r2, r2, #20
 800532e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005332:	0512      	lsls	r2, r2, #20
 8005334:	4313      	orrs	r3, r2
 8005336:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800533a:	ee07 3a90 	vmov	s15, r3
 800533e:	edd1 6a00 	vldr	s13, [r1]
 8005342:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8005346:	ed8d 7a01 	vstr	s14, [sp, #4]
 800534a:	eddd 7a01 	vldr	s15, [sp, #4]
 800534e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005352:	ee17 3a90 	vmov	r3, s15
 8005356:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800535a:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800535e:	ee00 3a10 	vmov	s0, r3
 8005362:	b002      	add	sp, #8
 8005364:	bd10      	pop	{r4, pc}
 8005366:	4a13      	ldr	r2, [pc, #76]	; (80053b4 <rintf+0xb4>)
 8005368:	410a      	asrs	r2, r1
 800536a:	4213      	tst	r3, r2
 800536c:	d0f9      	beq.n	8005362 <rintf+0x62>
 800536e:	0854      	lsrs	r4, r2, #1
 8005370:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 8005374:	d006      	beq.n	8005384 <rintf+0x84>
 8005376:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800537a:	ea23 0304 	bic.w	r3, r3, r4
 800537e:	fa42 f101 	asr.w	r1, r2, r1
 8005382:	430b      	orrs	r3, r1
 8005384:	4a0a      	ldr	r2, [pc, #40]	; (80053b0 <rintf+0xb0>)
 8005386:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 800538a:	ed90 7a00 	vldr	s14, [r0]
 800538e:	ee07 3a90 	vmov	s15, r3
 8005392:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005396:	edcd 7a01 	vstr	s15, [sp, #4]
 800539a:	ed9d 0a01 	vldr	s0, [sp, #4]
 800539e:	ee30 0a47 	vsub.f32	s0, s0, s14
 80053a2:	e7de      	b.n	8005362 <rintf+0x62>
 80053a4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80053a8:	d3db      	bcc.n	8005362 <rintf+0x62>
 80053aa:	ee30 0a00 	vadd.f32	s0, s0, s0
 80053ae:	e7d8      	b.n	8005362 <rintf+0x62>
 80053b0:	08005724 	.word	0x08005724
 80053b4:	007fffff 	.word	0x007fffff

080053b8 <scalbnf>:
 80053b8:	ee10 3a10 	vmov	r3, s0
 80053bc:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80053c0:	d025      	beq.n	800540e <scalbnf+0x56>
 80053c2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80053c6:	d302      	bcc.n	80053ce <scalbnf+0x16>
 80053c8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80053cc:	4770      	bx	lr
 80053ce:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 80053d2:	d122      	bne.n	800541a <scalbnf+0x62>
 80053d4:	4b2a      	ldr	r3, [pc, #168]	; (8005480 <scalbnf+0xc8>)
 80053d6:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8005484 <scalbnf+0xcc>
 80053da:	4298      	cmp	r0, r3
 80053dc:	ee20 0a27 	vmul.f32	s0, s0, s15
 80053e0:	db16      	blt.n	8005410 <scalbnf+0x58>
 80053e2:	ee10 3a10 	vmov	r3, s0
 80053e6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80053ea:	3a19      	subs	r2, #25
 80053ec:	4402      	add	r2, r0
 80053ee:	2afe      	cmp	r2, #254	; 0xfe
 80053f0:	dd15      	ble.n	800541e <scalbnf+0x66>
 80053f2:	ee10 3a10 	vmov	r3, s0
 80053f6:	eddf 7a24 	vldr	s15, [pc, #144]	; 8005488 <scalbnf+0xd0>
 80053fa:	eddf 6a24 	vldr	s13, [pc, #144]	; 800548c <scalbnf+0xd4>
 80053fe:	2b00      	cmp	r3, #0
 8005400:	eeb0 7a67 	vmov.f32	s14, s15
 8005404:	bfb8      	it	lt
 8005406:	eef0 7a66 	vmovlt.f32	s15, s13
 800540a:	ee27 0a27 	vmul.f32	s0, s14, s15
 800540e:	4770      	bx	lr
 8005410:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8005490 <scalbnf+0xd8>
 8005414:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005418:	4770      	bx	lr
 800541a:	0dd2      	lsrs	r2, r2, #23
 800541c:	e7e6      	b.n	80053ec <scalbnf+0x34>
 800541e:	2a00      	cmp	r2, #0
 8005420:	dd06      	ble.n	8005430 <scalbnf+0x78>
 8005422:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005426:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800542a:	ee00 3a10 	vmov	s0, r3
 800542e:	4770      	bx	lr
 8005430:	f112 0f16 	cmn.w	r2, #22
 8005434:	da1a      	bge.n	800546c <scalbnf+0xb4>
 8005436:	f24c 3350 	movw	r3, #50000	; 0xc350
 800543a:	4298      	cmp	r0, r3
 800543c:	ee10 3a10 	vmov	r3, s0
 8005440:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005444:	dd0a      	ble.n	800545c <scalbnf+0xa4>
 8005446:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8005488 <scalbnf+0xd0>
 800544a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800548c <scalbnf+0xd4>
 800544e:	eef0 7a40 	vmov.f32	s15, s0
 8005452:	2b00      	cmp	r3, #0
 8005454:	bf18      	it	ne
 8005456:	eeb0 0a47 	vmovne.f32	s0, s14
 800545a:	e7db      	b.n	8005414 <scalbnf+0x5c>
 800545c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8005490 <scalbnf+0xd8>
 8005460:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8005494 <scalbnf+0xdc>
 8005464:	eef0 7a40 	vmov.f32	s15, s0
 8005468:	2b00      	cmp	r3, #0
 800546a:	e7f3      	b.n	8005454 <scalbnf+0x9c>
 800546c:	3219      	adds	r2, #25
 800546e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005472:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8005476:	eddf 7a08 	vldr	s15, [pc, #32]	; 8005498 <scalbnf+0xe0>
 800547a:	ee07 3a10 	vmov	s14, r3
 800547e:	e7c4      	b.n	800540a <scalbnf+0x52>
 8005480:	ffff3cb0 	.word	0xffff3cb0
 8005484:	4c000000 	.word	0x4c000000
 8005488:	7149f2ca 	.word	0x7149f2ca
 800548c:	f149f2ca 	.word	0xf149f2ca
 8005490:	0da24260 	.word	0x0da24260
 8005494:	8da24260 	.word	0x8da24260
 8005498:	33000000 	.word	0x33000000

0800549c <abort>:
 800549c:	b508      	push	{r3, lr}
 800549e:	2006      	movs	r0, #6
 80054a0:	f000 f8d0 	bl	8005644 <raise>
 80054a4:	2001      	movs	r0, #1
 80054a6:	f7fb fa93 	bl	80009d0 <_exit>
	...

080054ac <__errno>:
 80054ac:	4b01      	ldr	r3, [pc, #4]	; (80054b4 <__errno+0x8>)
 80054ae:	6818      	ldr	r0, [r3, #0]
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	20000410 	.word	0x20000410

080054b8 <__libc_init_array>:
 80054b8:	b570      	push	{r4, r5, r6, lr}
 80054ba:	4d0d      	ldr	r5, [pc, #52]	; (80054f0 <__libc_init_array+0x38>)
 80054bc:	4c0d      	ldr	r4, [pc, #52]	; (80054f4 <__libc_init_array+0x3c>)
 80054be:	1b64      	subs	r4, r4, r5
 80054c0:	10a4      	asrs	r4, r4, #2
 80054c2:	2600      	movs	r6, #0
 80054c4:	42a6      	cmp	r6, r4
 80054c6:	d109      	bne.n	80054dc <__libc_init_array+0x24>
 80054c8:	4d0b      	ldr	r5, [pc, #44]	; (80054f8 <__libc_init_array+0x40>)
 80054ca:	4c0c      	ldr	r4, [pc, #48]	; (80054fc <__libc_init_array+0x44>)
 80054cc:	f000 f8e4 	bl	8005698 <_init>
 80054d0:	1b64      	subs	r4, r4, r5
 80054d2:	10a4      	asrs	r4, r4, #2
 80054d4:	2600      	movs	r6, #0
 80054d6:	42a6      	cmp	r6, r4
 80054d8:	d105      	bne.n	80054e6 <__libc_init_array+0x2e>
 80054da:	bd70      	pop	{r4, r5, r6, pc}
 80054dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80054e0:	4798      	blx	r3
 80054e2:	3601      	adds	r6, #1
 80054e4:	e7ee      	b.n	80054c4 <__libc_init_array+0xc>
 80054e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80054ea:	4798      	blx	r3
 80054ec:	3601      	adds	r6, #1
 80054ee:	e7f2      	b.n	80054d6 <__libc_init_array+0x1e>
 80054f0:	08005734 	.word	0x08005734
 80054f4:	08005734 	.word	0x08005734
 80054f8:	08005734 	.word	0x08005734
 80054fc:	08005738 	.word	0x08005738

08005500 <malloc>:
 8005500:	4b02      	ldr	r3, [pc, #8]	; (800550c <malloc+0xc>)
 8005502:	4601      	mov	r1, r0
 8005504:	6818      	ldr	r0, [r3, #0]
 8005506:	f000 b80b 	b.w	8005520 <_malloc_r>
 800550a:	bf00      	nop
 800550c:	20000410 	.word	0x20000410

08005510 <memset>:
 8005510:	4402      	add	r2, r0
 8005512:	4603      	mov	r3, r0
 8005514:	4293      	cmp	r3, r2
 8005516:	d100      	bne.n	800551a <memset+0xa>
 8005518:	4770      	bx	lr
 800551a:	f803 1b01 	strb.w	r1, [r3], #1
 800551e:	e7f9      	b.n	8005514 <memset+0x4>

08005520 <_malloc_r>:
 8005520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005522:	1ccd      	adds	r5, r1, #3
 8005524:	f025 0503 	bic.w	r5, r5, #3
 8005528:	3508      	adds	r5, #8
 800552a:	2d0c      	cmp	r5, #12
 800552c:	bf38      	it	cc
 800552e:	250c      	movcc	r5, #12
 8005530:	2d00      	cmp	r5, #0
 8005532:	4606      	mov	r6, r0
 8005534:	db01      	blt.n	800553a <_malloc_r+0x1a>
 8005536:	42a9      	cmp	r1, r5
 8005538:	d903      	bls.n	8005542 <_malloc_r+0x22>
 800553a:	230c      	movs	r3, #12
 800553c:	6033      	str	r3, [r6, #0]
 800553e:	2000      	movs	r0, #0
 8005540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005542:	f000 f89b 	bl	800567c <__malloc_lock>
 8005546:	4921      	ldr	r1, [pc, #132]	; (80055cc <_malloc_r+0xac>)
 8005548:	680a      	ldr	r2, [r1, #0]
 800554a:	4614      	mov	r4, r2
 800554c:	b99c      	cbnz	r4, 8005576 <_malloc_r+0x56>
 800554e:	4f20      	ldr	r7, [pc, #128]	; (80055d0 <_malloc_r+0xb0>)
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	b923      	cbnz	r3, 800555e <_malloc_r+0x3e>
 8005554:	4621      	mov	r1, r4
 8005556:	4630      	mov	r0, r6
 8005558:	f000 f83c 	bl	80055d4 <_sbrk_r>
 800555c:	6038      	str	r0, [r7, #0]
 800555e:	4629      	mov	r1, r5
 8005560:	4630      	mov	r0, r6
 8005562:	f000 f837 	bl	80055d4 <_sbrk_r>
 8005566:	1c43      	adds	r3, r0, #1
 8005568:	d123      	bne.n	80055b2 <_malloc_r+0x92>
 800556a:	230c      	movs	r3, #12
 800556c:	6033      	str	r3, [r6, #0]
 800556e:	4630      	mov	r0, r6
 8005570:	f000 f88a 	bl	8005688 <__malloc_unlock>
 8005574:	e7e3      	b.n	800553e <_malloc_r+0x1e>
 8005576:	6823      	ldr	r3, [r4, #0]
 8005578:	1b5b      	subs	r3, r3, r5
 800557a:	d417      	bmi.n	80055ac <_malloc_r+0x8c>
 800557c:	2b0b      	cmp	r3, #11
 800557e:	d903      	bls.n	8005588 <_malloc_r+0x68>
 8005580:	6023      	str	r3, [r4, #0]
 8005582:	441c      	add	r4, r3
 8005584:	6025      	str	r5, [r4, #0]
 8005586:	e004      	b.n	8005592 <_malloc_r+0x72>
 8005588:	6863      	ldr	r3, [r4, #4]
 800558a:	42a2      	cmp	r2, r4
 800558c:	bf0c      	ite	eq
 800558e:	600b      	streq	r3, [r1, #0]
 8005590:	6053      	strne	r3, [r2, #4]
 8005592:	4630      	mov	r0, r6
 8005594:	f000 f878 	bl	8005688 <__malloc_unlock>
 8005598:	f104 000b 	add.w	r0, r4, #11
 800559c:	1d23      	adds	r3, r4, #4
 800559e:	f020 0007 	bic.w	r0, r0, #7
 80055a2:	1ac2      	subs	r2, r0, r3
 80055a4:	d0cc      	beq.n	8005540 <_malloc_r+0x20>
 80055a6:	1a1b      	subs	r3, r3, r0
 80055a8:	50a3      	str	r3, [r4, r2]
 80055aa:	e7c9      	b.n	8005540 <_malloc_r+0x20>
 80055ac:	4622      	mov	r2, r4
 80055ae:	6864      	ldr	r4, [r4, #4]
 80055b0:	e7cc      	b.n	800554c <_malloc_r+0x2c>
 80055b2:	1cc4      	adds	r4, r0, #3
 80055b4:	f024 0403 	bic.w	r4, r4, #3
 80055b8:	42a0      	cmp	r0, r4
 80055ba:	d0e3      	beq.n	8005584 <_malloc_r+0x64>
 80055bc:	1a21      	subs	r1, r4, r0
 80055be:	4630      	mov	r0, r6
 80055c0:	f000 f808 	bl	80055d4 <_sbrk_r>
 80055c4:	3001      	adds	r0, #1
 80055c6:	d1dd      	bne.n	8005584 <_malloc_r+0x64>
 80055c8:	e7cf      	b.n	800556a <_malloc_r+0x4a>
 80055ca:	bf00      	nop
 80055cc:	200004b0 	.word	0x200004b0
 80055d0:	200004b4 	.word	0x200004b4

080055d4 <_sbrk_r>:
 80055d4:	b538      	push	{r3, r4, r5, lr}
 80055d6:	4d06      	ldr	r5, [pc, #24]	; (80055f0 <_sbrk_r+0x1c>)
 80055d8:	2300      	movs	r3, #0
 80055da:	4604      	mov	r4, r0
 80055dc:	4608      	mov	r0, r1
 80055de:	602b      	str	r3, [r5, #0]
 80055e0:	f7fb f9fc 	bl	80009dc <_sbrk>
 80055e4:	1c43      	adds	r3, r0, #1
 80055e6:	d102      	bne.n	80055ee <_sbrk_r+0x1a>
 80055e8:	682b      	ldr	r3, [r5, #0]
 80055ea:	b103      	cbz	r3, 80055ee <_sbrk_r+0x1a>
 80055ec:	6023      	str	r3, [r4, #0]
 80055ee:	bd38      	pop	{r3, r4, r5, pc}
 80055f0:	200006c4 	.word	0x200006c4

080055f4 <_raise_r>:
 80055f4:	291f      	cmp	r1, #31
 80055f6:	b538      	push	{r3, r4, r5, lr}
 80055f8:	4604      	mov	r4, r0
 80055fa:	460d      	mov	r5, r1
 80055fc:	d904      	bls.n	8005608 <_raise_r+0x14>
 80055fe:	2316      	movs	r3, #22
 8005600:	6003      	str	r3, [r0, #0]
 8005602:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005606:	bd38      	pop	{r3, r4, r5, pc}
 8005608:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800560a:	b112      	cbz	r2, 8005612 <_raise_r+0x1e>
 800560c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005610:	b94b      	cbnz	r3, 8005626 <_raise_r+0x32>
 8005612:	4620      	mov	r0, r4
 8005614:	f000 f830 	bl	8005678 <_getpid_r>
 8005618:	462a      	mov	r2, r5
 800561a:	4601      	mov	r1, r0
 800561c:	4620      	mov	r0, r4
 800561e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005622:	f000 b817 	b.w	8005654 <_kill_r>
 8005626:	2b01      	cmp	r3, #1
 8005628:	d00a      	beq.n	8005640 <_raise_r+0x4c>
 800562a:	1c59      	adds	r1, r3, #1
 800562c:	d103      	bne.n	8005636 <_raise_r+0x42>
 800562e:	2316      	movs	r3, #22
 8005630:	6003      	str	r3, [r0, #0]
 8005632:	2001      	movs	r0, #1
 8005634:	e7e7      	b.n	8005606 <_raise_r+0x12>
 8005636:	2400      	movs	r4, #0
 8005638:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800563c:	4628      	mov	r0, r5
 800563e:	4798      	blx	r3
 8005640:	2000      	movs	r0, #0
 8005642:	e7e0      	b.n	8005606 <_raise_r+0x12>

08005644 <raise>:
 8005644:	4b02      	ldr	r3, [pc, #8]	; (8005650 <raise+0xc>)
 8005646:	4601      	mov	r1, r0
 8005648:	6818      	ldr	r0, [r3, #0]
 800564a:	f7ff bfd3 	b.w	80055f4 <_raise_r>
 800564e:	bf00      	nop
 8005650:	20000410 	.word	0x20000410

08005654 <_kill_r>:
 8005654:	b538      	push	{r3, r4, r5, lr}
 8005656:	4d07      	ldr	r5, [pc, #28]	; (8005674 <_kill_r+0x20>)
 8005658:	2300      	movs	r3, #0
 800565a:	4604      	mov	r4, r0
 800565c:	4608      	mov	r0, r1
 800565e:	4611      	mov	r1, r2
 8005660:	602b      	str	r3, [r5, #0]
 8005662:	f7fb f9ad 	bl	80009c0 <_kill>
 8005666:	1c43      	adds	r3, r0, #1
 8005668:	d102      	bne.n	8005670 <_kill_r+0x1c>
 800566a:	682b      	ldr	r3, [r5, #0]
 800566c:	b103      	cbz	r3, 8005670 <_kill_r+0x1c>
 800566e:	6023      	str	r3, [r4, #0]
 8005670:	bd38      	pop	{r3, r4, r5, pc}
 8005672:	bf00      	nop
 8005674:	200006c4 	.word	0x200006c4

08005678 <_getpid_r>:
 8005678:	f7fb b9a0 	b.w	80009bc <_getpid>

0800567c <__malloc_lock>:
 800567c:	4801      	ldr	r0, [pc, #4]	; (8005684 <__malloc_lock+0x8>)
 800567e:	f000 b809 	b.w	8005694 <__retarget_lock_acquire_recursive>
 8005682:	bf00      	nop
 8005684:	200006cc 	.word	0x200006cc

08005688 <__malloc_unlock>:
 8005688:	4801      	ldr	r0, [pc, #4]	; (8005690 <__malloc_unlock+0x8>)
 800568a:	f000 b804 	b.w	8005696 <__retarget_lock_release_recursive>
 800568e:	bf00      	nop
 8005690:	200006cc 	.word	0x200006cc

08005694 <__retarget_lock_acquire_recursive>:
 8005694:	4770      	bx	lr

08005696 <__retarget_lock_release_recursive>:
 8005696:	4770      	bx	lr

08005698 <_init>:
 8005698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800569a:	bf00      	nop
 800569c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800569e:	bc08      	pop	{r3}
 80056a0:	469e      	mov	lr, r3
 80056a2:	4770      	bx	lr

080056a4 <_fini>:
 80056a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056a6:	bf00      	nop
 80056a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056aa:	bc08      	pop	{r3}
 80056ac:	469e      	mov	lr, r3
 80056ae:	4770      	bx	lr
