#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 28 12:22:55 2023
# Process ID: 12556
# Current directory: O:/Dev/MIPS_Processor/MIPS_Processor.runs/impl_1
# Command line: vivado.exe -log MIPS.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source MIPS.tcl -notrace
# Log file: O:/Dev/MIPS_Processor/MIPS_Processor.runs/impl_1/MIPS.vdi
# Journal file: O:/Dev/MIPS_Processor/MIPS_Processor.runs/impl_1\vivado.jou
# Running On: LAPTOP-T734KNHR, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
source MIPS.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 453.949 ; gain = 157.691
Command: link_design -top MIPS -part xc7k70tfbv676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 860.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'FPGACLK'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FPGACLK'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FPGACLK'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports FPGACLK]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Common 17-69] Command failed: 'U18' is not a valid site or package pin name. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPEED[0]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPEED[1]'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPEED'. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [O:/Dev/MIPS_Processor/MIPS_Processor.srcs/constrs_1/imports/lab8_student_vivado/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 981.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 19 Warnings, 20 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 985.914 ; gain = 527.238
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1008.141 ; gain = 22.227

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 90911c32

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.680 ; gain = 534.539

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 90911c32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1883.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10cff5359

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1883.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: aed606b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1883.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: aed606b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1883.273 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d3ae1ced

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1883.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d3ae1ced

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1883.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.273 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d3ae1ced

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1883.273 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d3ae1ced

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1883.273 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d3ae1ced

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.273 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.273 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d3ae1ced

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 19 Warnings, 20 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1883.273 ; gain = 897.359
INFO: [runtcl-4] Executing : report_drc -file MIPS_drc_opted.rpt -pb MIPS_drc_opted.pb -rpx MIPS_drc_opted.rpx
Command: report_drc -file MIPS_drc_opted.rpt -pb MIPS_drc_opted.pb -rpx MIPS_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file O:/Dev/MIPS_Processor/MIPS_Processor.runs/impl_1/MIPS_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'O:/Dev/MIPS_Processor/MIPS_Processor.runs/impl_1/MIPS_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1883.273 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cbae5654

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1883.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b73ea245

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1caf70032

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.412 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1caf70032

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.413 . Memory (MB): peak = 1883.273 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1caf70032

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.415 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1caf70032

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.418 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1caf70032

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1caf70032

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 25d9eeba4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.851 . Memory (MB): peak = 1883.273 ; gain = 0.000
Phase 2 Global Placement | Checksum: 25d9eeba4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.854 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25d9eeba4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.855 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.860 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.867 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.868 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.909 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 1883.273 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.911 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.938 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.939 . Memory (MB): peak = 1883.273 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1883.273 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.273 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1883.273 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17c5761a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1883.273 ; gain = 0.000
Ending Placer Task | Checksum: 176cef71a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.941 . Memory (MB): peak = 1883.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file MIPS_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1883.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MIPS_utilization_placed.rpt -pb MIPS_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MIPS_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.273 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1883.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'O:/Dev/MIPS_Processor/MIPS_Processor.runs/impl_1/MIPS_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1889.625 ; gain = 6.352
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1907.488 ; gain = 17.863
INFO: [Common 17-1381] The checkpoint 'O:/Dev/MIPS_Processor/MIPS_Processor.runs/impl_1/MIPS_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ab20a0c6 ConstDB: 0 ShapeSum: cbae5654 RouteDB: 0
Post Restoration Checksum: NetGraph: dd80b07d | NumContArr: b9979275 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1b022989f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2002.891 ; gain = 86.258

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b022989f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.941 ; gain = 92.309

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b022989f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.941 ; gain = 92.309
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 38
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 38
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: c6f88e9f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.066 ; gain = 99.434

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: c6f88e9f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.066 ; gain = 99.434
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 12a46e7ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.066 ; gain = 99.434

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 12a46e7ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.066 ; gain = 99.434
Phase 4 Rip-up And Reroute | Checksum: 12a46e7ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.066 ; gain = 99.434

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 12a46e7ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.066 ; gain = 99.434

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 12a46e7ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.066 ; gain = 99.434
Phase 6 Post Hold Fix | Checksum: 12a46e7ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.066 ; gain = 99.434

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0219557 %
  Global Horizontal Routing Utilization  = 0.0107129 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 12a46e7ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.066 ; gain = 99.434

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12a46e7ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.230 ; gain = 99.598

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 199bce2c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.230 ; gain = 99.598
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 109b53bc2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.230 ; gain = 99.598

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.230 ; gain = 99.598

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.230 ; gain = 108.742
INFO: [runtcl-4] Executing : report_drc -file MIPS_drc_routed.rpt -pb MIPS_drc_routed.pb -rpx MIPS_drc_routed.rpx
Command: report_drc -file MIPS_drc_routed.rpt -pb MIPS_drc_routed.pb -rpx MIPS_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file O:/Dev/MIPS_Processor/MIPS_Processor.runs/impl_1/MIPS_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MIPS_methodology_drc_routed.rpt -pb MIPS_methodology_drc_routed.pb -rpx MIPS_methodology_drc_routed.rpx
Command: report_methodology -file MIPS_methodology_drc_routed.rpt -pb MIPS_methodology_drc_routed.pb -rpx MIPS_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file O:/Dev/MIPS_Processor/MIPS_Processor.runs/impl_1/MIPS_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MIPS_power_routed.rpt -pb MIPS_power_summary_routed.pb -rpx MIPS_power_routed.rpx
Command: report_power -file MIPS_power_routed.rpt -pb MIPS_power_summary_routed.pb -rpx MIPS_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 21 Warnings, 20 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MIPS_route_status.rpt -pb MIPS_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file MIPS_timing_summary_routed.rpt -pb MIPS_timing_summary_routed.pb -rpx MIPS_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file MIPS_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MIPS_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MIPS_bus_skew_routed.rpt -pb MIPS_bus_skew_routed.pb -rpx MIPS_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2050.152 ; gain = 2.066
INFO: [Common 17-1381] The checkpoint 'O:/Dev/MIPS_Processor/MIPS_Processor.runs/impl_1/MIPS_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 12:23:32 2023...
