Analysis & Synthesis report for lab3_MultiProcessors
Thu Jun 01 11:06:02 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 12. State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 13. State Machine - |DE1_SoC_top_level|soc_system:u0|HW_accelerator:hw_accelerator_0|State
 14. State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_state
 15. State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_next
 16. State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_state
 17. State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_next
 18. State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize
 19. State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 28. Source assignments for soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 29. Source assignments for soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 30. Source assignments for soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 31. Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 32. Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 33. Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 34. Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 35. Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated
 36. Source assignments for soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated
 37. Source assignments for soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2
 38. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 40. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 41. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003
 42. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_004
 43. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
 44. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_001
 45. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_002
 46. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_003
 47. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 48. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_005
 49. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_006
 50. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_007
 51. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_008
 52. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_009
 53. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_010
 54. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_011
 55. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_012
 56. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_013
 57. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_014
 58. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_015
 59. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_016
 60. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_017
 61. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_018
 62. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_019
 63. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 70. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 71. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 72. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 73. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 74. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 75. Source assignments for soc_system:u0|altera_reset_controller:rst_controller
 76. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 77. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 78. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001
 79. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 82. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 83. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
 84. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1
 85. Source assignments for sld_signaltap:auto_signaltap_0
 86. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 87. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer
 88. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 89. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 90. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 91. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 92. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 93. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
 94. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 95. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 96. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 97. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 98. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
 99. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
100. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
101. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
102. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
103. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
104. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
105. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo
106. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo
107. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo
108. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo
109. Parameter Settings for User Entity Instance: soc_system:u0|altera_avalon_mailbox:mailbox_simple_0
110. Parameter Settings for User Entity Instance: soc_system:u0|altera_avalon_mailbox:mailbox_simple_1
111. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0
112. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
113. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1
114. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram
115. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_parallel_port_0:parallel_port_0
116. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_parallel_port_0:parallel_port_1
117. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_parallel_port_0:parallel_port_2
118. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i
119. Parameter Settings for User Entity Instance: soc_system:u0|altera_customins_master_translator:cpu_1_custom_instruction_master_translator
120. Parameter Settings for User Entity Instance: soc_system:u0|altera_customins_slave_translator:cpu_1_custom_instruction_master_comb_slave_translator0
121. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:hw_accelerator_0_avalon_master_translator
122. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator
123. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator
124. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator
125. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator
126. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_2_s1_translator
127. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_accelerator_0_as_translator
128. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator
129. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator
130. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator
131. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator
132. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_sender_translator
133. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator
134. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator
135. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator
136. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator
137. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator
138. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator
139. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
140. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator
141. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator
142. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator
143. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator
144. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator
145. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
146. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:hw_accelerator_0_avalon_master_agent
147. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent
148. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent
149. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent
150. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent
151. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent
152. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo
155. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent
156. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent
159. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent
162. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
163. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo
164. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent
165. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
166. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo
167. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent
168. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor
169. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo
170. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent
171. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor
172. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo
173. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent
174. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
175. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo
176. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent
177. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
178. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo
179. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent
180. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
181. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo
182. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent
183. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
184. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo
185. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent
186. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor
187. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo
188. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent
189. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor
190. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo
191. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
192. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
193. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
194. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent
195. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
196. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo
197. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent
198. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor
199. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo
200. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent
201. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor
202. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo
203. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent
204. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
205. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo
206. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent
207. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
208. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo
209. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
210. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
211. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
212. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode
217. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode
218. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
219. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_007|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
220. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_008|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
221. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_009|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode
222. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_010|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
223. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_011|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
224. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_012|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
225. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode
226. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_014|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode
227. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_015|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode
228. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode
229. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_017|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode
230. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_018|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode
231. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_019|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode
232. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_020|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode
233. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_021|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode
234. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_022|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode
235. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_023:router_023|soc_system_mm_interconnect_0_router_023_default_decode:the_default_decode
236. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_023:router_024|soc_system_mm_interconnect_0_router_023_default_decode:the_default_decode
237. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter
238. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter
239. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter
240. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter
241. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_2_s1_burst_adapter
242. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_2_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
243. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
244. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
245. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
246. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
247. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|altera_merlin_arbitrator:arb
248. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
249. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb
250. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
251. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb
252. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
253. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|altera_merlin_arbitrator:arb
254. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
255. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|altera_merlin_arbitrator:arb
256. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
257. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
258. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
259. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
260. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
261. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb
262. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
263. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004|altera_merlin_arbitrator:arb
264. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
265. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter
266. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
267. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter
268. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
269. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
270. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
271. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
272. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
273. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
274. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
275. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
276. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
277. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
278. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
279. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
280. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
281. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
282. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
283. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
284. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
285. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
286. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
287. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
288. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
289. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
290. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
291. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
292. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
293. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
294. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
295. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
296. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
297. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005
298. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006
299. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007
300. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008
301. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009
302. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010
303. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011
304. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012
305. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013
306. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_014
307. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_015
308. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_016
309. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_017
310. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_018
311. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_019
312. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller
313. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
314. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
315. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001
316. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
317. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
318. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002
319. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_003
320. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
321. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
322. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_004
323. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
324. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1
325. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
326. Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
327. scfifo Parameter Settings by Entity Instance
328. altsyncram Parameter Settings by Entity Instance
329. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_004"
330. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1"
331. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_003"
332. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_002"
333. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001"
334. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
335. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller"
336. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
337. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
338. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
339. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
340. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
341. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
342. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter"
343. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
344. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter"
345. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
346. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
347. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
348. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
349. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
350. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_023:router_023|soc_system_mm_interconnect_0_router_023_default_decode:the_default_decode"
351. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode"
352. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode"
353. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_009|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode"
354. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode"
355. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode"
356. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode"
357. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode"
358. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
359. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
360. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
361. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
362. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
363. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo"
364. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent"
365. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo"
366. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent"
367. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo"
368. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent"
369. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo"
370. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent"
371. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo"
372. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent"
373. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
374. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
375. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo"
376. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent"
377. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo"
378. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent"
379. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo"
380. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent"
381. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo"
382. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent"
383. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo"
384. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent"
385. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo"
386. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent"
387. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo"
388. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent"
389. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo"
390. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent"
391. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo"
392. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent"
393. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo"
394. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent"
395. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo"
396. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent"
397. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo"
398. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent"
399. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo"
400. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo"
401. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent"
402. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent"
403. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent"
404. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent"
405. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent"
406. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:hw_accelerator_0_avalon_master_agent"
407. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
408. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator"
409. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator"
410. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator"
411. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator"
412. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator"
413. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
414. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator"
415. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator"
416. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator"
417. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator"
418. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator"
419. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator"
420. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_sender_translator"
421. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator"
422. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator"
423. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator"
424. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator"
425. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_accelerator_0_as_translator"
426. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_2_s1_translator"
427. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator"
428. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator"
429. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator"
430. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator"
431. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:hw_accelerator_0_avalon_master_translator"
432. Port Connectivity Checks: "soc_system:u0|altera_customins_slave_translator:cpu_1_custom_instruction_master_comb_slave_translator0"
433. Port Connectivity Checks: "soc_system:u0|altera_customins_master_translator:cpu_1_custom_instruction_master_translator"
434. Port Connectivity Checks: "soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module"
435. Port Connectivity Checks: "soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i"
436. Port Connectivity Checks: "soc_system:u0|soc_system_pll_2:pll_2"
437. Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1"
438. Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0"
439. Port Connectivity Checks: "soc_system:u0|altera_avalon_mailbox:mailbox_simple_1"
440. Port Connectivity Checks: "soc_system:u0|altera_avalon_mailbox:mailbox_simple_0"
441. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1"
442. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic"
443. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0"
444. Port Connectivity Checks: "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu"
445. Port Connectivity Checks: "soc_system:u0|soc_system_cpu_0:cpu_0"
446. Port Connectivity Checks: "soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
447. Port Connectivity Checks: "soc_system:u0|soc_system_audio_pll_0:audio_pll_0"
448. Port Connectivity Checks: "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
449. Port Connectivity Checks: "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
450. Port Connectivity Checks: "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
451. Port Connectivity Checks: "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0"
452. Port Connectivity Checks: "soc_system:u0"
453. Signal Tap Logic Analyzer Settings
454. Post-Synthesis Netlist Statistics for Top Partition
455. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
456. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
457. Elapsed Time Per Partition
458. Connections to In-System Debugging Instance "auto_signaltap_0"
459. Analysis & Synthesis Messages
460. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 01 11:06:01 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; lab3_MultiProcessors                        ;
; Top-level Entity Name           ; DE1_SoC_top_level                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 7746                                        ;
; Total pins                      ; 108                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,244,608                                   ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+--------------------+----------------------+
; Option                                                                          ; Setting            ; Default Value        ;
+---------------------------------------------------------------------------------+--------------------+----------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                      ;
; Top-level entity name                                                           ; DE1_SoC_top_level  ; lab3_MultiProcessors ;
; Family name                                                                     ; Cyclone V          ; Cyclone V            ;
; Use smart compilation                                                           ; Off                ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                   ;
; Enable compact report table                                                     ; Off                ; Off                  ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                  ;
; Preserve fewer node names                                                       ; On                 ; On                   ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable               ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto               ; Auto                 ;
; Safe State Machine                                                              ; Off                ; Off                  ;
; Extract Verilog State Machines                                                  ; On                 ; On                   ;
; Extract VHDL State Machines                                                     ; On                 ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                   ;
; Parallel Synthesis                                                              ; On                 ; On                   ;
; DSP Block Balancing                                                             ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                 ; On                   ;
; Power-Up Don't Care                                                             ; On                 ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                  ;
; Remove Duplicate Registers                                                      ; On                 ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                  ;
; Optimization Technique                                                          ; Balanced           ; Balanced             ;
; Carry Chain Length                                                              ; 70                 ; 70                   ;
; Auto Carry Chains                                                               ; On                 ; On                   ;
; Auto Open-Drain Pins                                                            ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                  ;
; Auto ROM Replacement                                                            ; On                 ; On                   ;
; Auto RAM Replacement                                                            ; On                 ; On                   ;
; Auto DSP Block Replacement                                                      ; On                 ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                   ;
; Strict RAM Replacement                                                          ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                  ;
; Auto Resource Sharing                                                           ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                 ; On                   ;
; Report Parameter Settings                                                       ; On                 ; On                   ;
; Report Source Assignments                                                       ; On                 ; On                   ;
; Report Connectivity Checks                                                      ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                    ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation   ;
; HDL message level                                                               ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                  ;
; Clock MUX Protection                                                            ; On                 ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                  ;
; Block Design Naming                                                             ; Auto               ; Auto                 ;
; SDC constraint protection                                                       ; Off                ; Off                  ;
; Synthesis Effort                                                                ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                   ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                  ;
+---------------------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.0%      ;
;     Processor 3            ;   3.7%      ;
;     Processor 4            ;   3.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                       ; Library     ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/DE1_SoC_top_level.vhd                                                                                                       ; yes             ; User VHDL File                               ; C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd                                                                                 ;             ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v                                                                     ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/hw_accelerator.vhd                                                    ; yes             ; Auto-Found VHDL File                         ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/hw_accelerator.vhd                                                    ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/sigprocoperation.vhd                                                  ; yes             ; Auto-Found VHDL File                         ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/sigprocoperation.vhd                                                  ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_mailbox.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_mailbox.v                                               ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v                                               ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v                                      ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_master_translator.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_master_translator.v                                  ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_slave_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_slave_translator.sv                                  ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv                                           ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv                                        ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv                                   ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv                                         ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv                                    ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv                                          ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv                                     ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv                                      ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv                                        ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v                                             ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v                                           ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v                                       ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_bit_counter.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_bit_counter.v                                         ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v                                     ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_out_serializer.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_out_serializer.v                                      ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init.v                                       ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_audio.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_audio.v                              ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v                           ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_avalon_reset_from_locked_signal.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_avalon_reset_from_locked_signal.v                           ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_clock_edge.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_clock_edge.v                                                ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_slow_clock_generator.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_slow_clock_generator.v                                      ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_sync_fifo.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_sync_fifo.v                                                 ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_0.v                                                  ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v                                 ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0.v                                              ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v                                    ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0.v                                                    ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v                                                ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v                             ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v                                ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v                                      ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v                                     ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1.v                                                    ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v                                                ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v                             ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v                                ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v                                      ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v                                     ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_custom_instruction_master_comb_xconnect.sv           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_custom_instruction_master_comb_xconnect.sv           ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv                                              ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv                                          ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v                                              ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v                                        ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v                  ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv                         ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv                         ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv                         ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv                           ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv                           ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv                                ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_009.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_009.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_023.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_023.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                             ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv                         ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv                           ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv                           ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv                           ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.hex                                       ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v                                         ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.hex                                        ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.hex                                        ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.v                                          ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_parallel_port_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_parallel_port_0.v                                          ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_performance_counter_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_performance_counter_0.v                                    ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pio_2.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pio_2.v                                                    ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_2.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_2.v                                                    ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v                                       ; soc_system  ;
; scfifo.tdf                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                  ;             ;
; a_regfifo.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                               ;             ;
; a_dpfifo.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                ;             ;
; a_i2fifo.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                ;             ;
; a_fffifo.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                ;             ;
; a_f2fifo.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                ;             ;
; aglobal181.inc                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                              ;             ;
; db/scfifo_7ba1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/scfifo_7ba1.tdf                                                                                ;             ;
; db/a_dpfifo_q2a1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf                                                                              ;             ;
; db/altsyncram_n3i1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_n3i1.tdf                                                                            ;             ;
; db/cmpr_6l8.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cmpr_6l8.tdf                                                                                   ;             ;
; db/cntr_h2b.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cntr_h2b.tdf                                                                                   ;             ;
; db/cntr_u27.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cntr_u27.tdf                                                                                   ;             ;
; db/cntr_i2b.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cntr_i2b.tdf                                                                                   ;             ;
; altera_pll.v                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                ;             ;
; altsyncram.tdf                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;             ;
; stratix_ram_block.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;             ;
; lpm_mux.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;             ;
; lpm_decode.inc                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;             ;
; a_rdenreg.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;             ;
; altrom.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                  ;             ;
; altram.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                  ;             ;
; altdpram.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                ;             ;
; db/altsyncram_spj1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_spj1.tdf                                                                            ;             ;
; db/altsyncram_pgj1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_pgj1.tdf                                                                            ;             ;
; db/altsyncram_pdj1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_pdj1.tdf                                                                            ;             ;
; db/altsyncram_voi1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_voi1.tdf                                                                            ;             ;
; altera_mult_add.tdf                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                         ;             ;
; db/altera_mult_add_37p2.v                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altera_mult_add_37p2.v                                                                         ;             ;
; altera_mult_add_rtl.v                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                       ;             ;
; db/altsyncram_jpi1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_jpi1.tdf                                                                            ;             ;
; db/altsyncram_4kl1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_4kl1.tdf                                                                            ;             ;
; db/altsyncram_baj1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_baj1.tdf                                                                            ;             ;
; altera_std_synchronizer.v                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                   ;             ;
; db/altsyncram_qid1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_qid1.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                           ;             ;
; db/scfifo_3291.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/scfifo_3291.tdf                                                                                ;             ;
; db/a_dpfifo_5771.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_5771.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_vg7.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cntr_vg7.tdf                                                                                   ;             ;
; db/altsyncram_7pu1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_7pu1.tdf                                                                            ;             ;
; db/cntr_jgb.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cntr_jgb.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                         ;             ;
; db/altsyncram_aqn1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_aqn1.tdf                                                                            ;             ;
; db/decode_8la.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/decode_8la.tdf                                                                                 ;             ;
; db/mux_5hb.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/mux_5hb.tdf                                                                                    ;             ;
; db/altsyncram_pon1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_pon1.tdf                                                                            ;             ;
; pzdyqx.vhd                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                  ;             ;
; sld_signaltap.vhd                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                           ;             ;
; sld_signaltap_impl.vhd                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                      ;             ;
; sld_ela_control.vhd                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                         ;             ;
; lpm_shiftreg.tdf                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                            ;             ;
; lpm_constant.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                            ;             ;
; dffeea.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                  ;             ;
; sld_mbpmg.vhd                                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                ;             ;
; sld_buffer_manager.vhd                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                      ;             ;
; db/altsyncram_c884.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_c884.tdf                                                                            ;             ;
; altdpram.tdf                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                ;             ;
; memmodes.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                              ;             ;
; a_hdffe.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                 ;             ;
; alt_le_rden_reg.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                         ;             ;
; altsyncram.inc                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                              ;             ;
; lpm_mux.tdf                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                 ;             ;
; muxlut.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                  ;             ;
; bypassff.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                ;             ;
; altshift.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                ;             ;
; db/mux_elc.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/mux_elc.tdf                                                                                    ;             ;
; lpm_decode.tdf                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                              ;             ;
; declut.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                  ;             ;
; lpm_compare.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                             ;             ;
; db/decode_vnf.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/decode_vnf.tdf                                                                                 ;             ;
; lpm_counter.tdf                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                             ;             ;
; lpm_add_sub.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                             ;             ;
; cmpconst.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                ;             ;
; lpm_counter.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                             ;             ;
; alt_counter_stratix.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                     ;             ;
; db/cntr_b7i.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cntr_b7i.tdf                                                                                   ;             ;
; db/cmpr_a9c.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cmpr_a9c.tdf                                                                                   ;             ;
; db/cntr_4vi.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cntr_4vi.tdf                                                                                   ;             ;
; db/cntr_09i.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cntr_09i.tdf                                                                                   ;             ;
; db/cmpr_c9c.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cmpr_c9c.tdf                                                                                   ;             ;
; db/cntr_kri.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cntr_kri.tdf                                                                                   ;             ;
; db/cmpr_99c.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/cmpr_99c.tdf                                                                                   ;             ;
; sld_rom_sr.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                              ;             ;
; sld_hub.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                 ; altera_sld  ;
; db/ip/slddad4a74c/alt_sld_fab.v                                                                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab.v                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                 ; yes             ; Encrypted Auto-Found VHDL File               ; C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                            ;             ;
; db/altsyncram_40n1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/RTES/miniproject_2/hw/quartus/db/altsyncram_40n1.tdf                                                                            ;             ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_008.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_008.v                  ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv                           ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_010.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_010.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_019.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_019.sv                            ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv                         ; soc_system  ;
; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_008.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_008.sv                         ; soc_system  ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4992                                                                        ;
;                                             ;                                                                             ;
; Combinational ALUT usage for logic          ; 7512                                                                        ;
;     -- 7 input functions                    ; 46                                                                          ;
;     -- 6 input functions                    ; 1549                                                                        ;
;     -- 5 input functions                    ; 1343                                                                        ;
;     -- 4 input functions                    ; 1562                                                                        ;
;     -- <=3 input functions                  ; 3012                                                                        ;
;                                             ;                                                                             ;
; Dedicated logic registers                   ; 7746                                                                        ;
;                                             ;                                                                             ;
; I/O pins                                    ; 108                                                                         ;
; Total MLAB memory bits                      ; 0                                                                           ;
; Total block memory bits                     ; 2244608                                                                     ;
;                                             ;                                                                             ;
; Total DSP Blocks                            ; 6                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 4                                                                           ;
;     -- PLLs                                 ; 4                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 7209                                                                        ;
; Total fan-out                               ; 75948                                                                       ;
; Average fan-out                             ; 4.62                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
; |DE1_SoC_top_level                                                                                                                      ; 7512 (1)            ; 7746 (0)                  ; 2244608           ; 6          ; 108  ; 0            ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                ; DE1_SoC_top_level                                        ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx                                                   ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                     ; pzdyqx_impl                                              ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                       ; GHVD5181                                                 ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                     ; LQYT7093                                                 ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                   ; KIFI3548                                                 ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                   ; LQYT7093                                                 ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                   ; PUDL0439                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 160 (1)             ; 127 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 159 (0)             ; 127 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 159 (0)             ; 127 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                            ; alt_sld_fab                                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 159 (1)             ; 127 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                        ; alt_sld_fab_alt_sld_fab                                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 158 (0)             ; 117 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 158 (119)           ; 117 (88)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                               ; sld_jtag_hub                                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                       ; sld_rom_sr                                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                     ; sld_shadow_jsm                                           ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 207 (2)             ; 305 (6)                   ; 384               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap                                            ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 205 (0)             ; 299 (0)                   ; 384               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                           ; sld_signaltap_impl                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 205 (67)            ; 299 (86)                  ; 384               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                    ; sld_signaltap_implb                                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                     ; altdpram                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                 ; lpm_decode                                               ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                       ; decode_vnf                                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                    ; altsyncram                                               ; work         ;
;                |altsyncram_c884:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated                                                                                                                                                                     ; altsyncram_c884                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                     ; lpm_shiftreg                                             ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                       ; lpm_shiftreg                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                            ; serial_crc_16                                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                         ; sld_buffer_manager                                       ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 5 (1)               ; 31 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                        ; sld_ela_control                                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                ; lpm_shiftreg                                             ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 3 (0)               ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                 ; sld_ela_basic_multi_level_trigger                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                      ; lpm_shiftreg                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 3 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                  ; sld_mbpmg                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                            ; sld_sbpmg                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                            ; sld_sbpmg                                                ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                          ; sld_ela_trigger_flow_mgr                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                  ; lpm_shiftreg                                             ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 32 (8)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                   ; sld_offload_buffer_mgr                                   ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                         ; lpm_counter                                              ; work         ;
;                   |cntr_b7i:auto_generated|                                                                                             ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b7i:auto_generated                                                                                 ; cntr_b7i                                                 ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                  ; lpm_counter                                              ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                          ; cntr_4vi                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                        ; lpm_counter                                              ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                ; cntr_09i                                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                           ; lpm_counter                                              ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                   ; cntr_kri                                                 ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                  ; lpm_shiftreg                                             ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                   ; lpm_shiftreg                                             ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                ; lpm_shiftreg                                             ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                              ; sld_rom_sr                                               ; work         ;
;    |soc_system:u0|                                                                                                                      ; 7050 (0)            ; 7242 (0)                  ; 2244224           ; 6          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0                                                                                                                                                                                                                                                                                                                                                  ; soc_system                                               ; soc_system   ;
;       |HW_accelerator:hw_accelerator_0|                                                                                                 ; 175 (175)           ; 341 (341)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|HW_accelerator:hw_accelerator_0                                                                                                                                                                                                                                                                                                                  ; HW_accelerator                                           ; soc_system   ;
;       |altera_avalon_mailbox:mailbox_simple_0|                                                                                          ; 72 (72)             ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_avalon_mailbox:mailbox_simple_0                                                                                                                                                                                                                                                                                                           ; altera_avalon_mailbox                                    ; soc_system   ;
;       |altera_avalon_mailbox:mailbox_simple_1|                                                                                          ; 72 (72)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_avalon_mailbox:mailbox_simple_1                                                                                                                                                                                                                                                                                                           ; altera_avalon_mailbox                                    ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 8 (7)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                                  ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                                ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                ; soc_system   ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                                  ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                ; soc_system   ;
;       |altera_reset_controller:rst_controller_004|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                                  ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 8 (7)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                                  ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                                ; soc_system   ;
;       |soc_system_audio_0:audio_0|                                                                                                      ; 321 (52)            ; 283 (41)                  ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0                                                                                                                                                                                                                                                                                                                       ; soc_system_audio_0                                       ; soc_system   ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                        ; 111 (7)             ; 120 (48)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                 ; altera_up_audio_in_deserializer                          ; soc_system   ;
;             |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                         ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                               ; altera_up_audio_bit_counter                              ; soc_system   ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                            ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                  ; altera_up_sync_fifo                                      ; soc_system   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                 ; scfifo                                                   ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                      ; scfifo_7ba1                                              ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 47 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                 ; a_dpfifo_q2a1                                            ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                         ; altsyncram_n3i1                                          ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                             ; cntr_h2b                                                 ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                 ; cntr_i2b                                                 ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                          ; cntr_u27                                                 ; work         ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                           ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                 ; altera_up_sync_fifo                                      ; soc_system   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                ; scfifo                                                   ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                     ; scfifo_7ba1                                              ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 47 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                ; a_dpfifo_q2a1                                            ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                        ; altsyncram_n3i1                                          ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                            ; cntr_h2b                                                 ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                ; cntr_i2b                                                 ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                         ; cntr_u27                                                 ; work         ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 156 (60)            ; 116 (50)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                   ; altera_up_audio_out_serializer                           ; soc_system   ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                   ; altera_up_sync_fifo                                      ; soc_system   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                  ; scfifo                                                   ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                       ; scfifo_7ba1                                              ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 48 (26)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                  ; a_dpfifo_q2a1                                            ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                          ; altsyncram_n3i1                                          ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                              ; cntr_h2b                                                 ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                  ; cntr_i2b                                                 ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                           ; cntr_u27                                                 ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                  ; altera_up_sync_fifo                                      ; soc_system   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                 ; scfifo                                                   ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                      ; scfifo_7ba1                                              ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 48 (26)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                 ; a_dpfifo_q2a1                                            ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                         ; altsyncram_n3i1                                          ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                             ; cntr_h2b                                                 ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                 ; cntr_i2b                                                 ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                          ; cntr_u27                                                 ; work         ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                       ; altera_up_clock_edge                                     ; soc_system   ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                  ; altera_up_clock_edge                                     ; soc_system   ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                       ; altera_up_clock_edge                                     ; soc_system   ;
;       |soc_system_audio_and_video_config_0:audio_and_video_config_0|                                                                    ; 176 (48)            ; 159 (51)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                                                     ; soc_system_audio_and_video_config_0                      ; soc_system   ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 12 (12)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                   ; altera_up_av_config_auto_init                            ; soc_system   ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                            ; 17 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                   ; altera_up_av_config_auto_init_ob_de1_soc                 ; soc_system   ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                      ; altera_up_av_config_auto_init_ob_adv7180                 ; soc_system   ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 99 (83)             ; 81 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                     ; altera_up_av_config_serial_bus_controller                ; soc_system   ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                        ; altera_up_slow_clock_generator                           ; soc_system   ;
;       |soc_system_audio_pll_0:audio_pll_0|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                                                               ; soc_system_audio_pll_0                                   ; soc_system   ;
;          |soc_system_audio_pll_0_audio_pll:audio_pll|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                                                    ; soc_system_audio_pll_0_audio_pll                         ; soc_system   ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                            ; altera_pll                                               ; work         ;
;       |soc_system_cpu_0:cpu_0|                                                                                                          ; 1531 (1)            ; 1741 (39)                 ; 64256             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                                           ; soc_system_cpu_0                                         ; soc_system   ;
;          |soc_system_cpu_0_cpu:cpu|                                                                                                     ; 1530 (1353)         ; 1702 (1365)               ; 64256             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu                                                                                                                                                                                                                                                                                                  ; soc_system_cpu_0_cpu                                     ; soc_system   ;
;             |soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht                                                                                                                                                                                                                                         ; soc_system_cpu_0_cpu_bht_module                          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                               ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                ; altsyncram_pdj1                                          ; work         ;
;             |soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data                                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_dc_data_module                      ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                        ; altsyncram_4kl1                                          ; work         ;
;             |soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag                                                                                                                                                                                                                                   ; soc_system_cpu_0_cpu_dc_tag_module                       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                               ; work         ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                          ; altsyncram_jpi1                                          ; work         ;
;             |soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim                                                                                                                                                                                                                             ; soc_system_cpu_0_cpu_dc_victim_module                    ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                               ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                    ; altsyncram_baj1                                          ; work         ;
;             |soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|                                                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data                                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_ic_data_module                      ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                        ; altsyncram_spj1                                          ; work         ;
;             |soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag                                                                                                                                                                                                                                   ; soc_system_cpu_0_cpu_ic_tag_module                       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                               ; work         ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                          ; altsyncram_pgj1                                          ; work         ;
;             |soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|                                                         ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell                                                                                                                                                                                                                                ; soc_system_cpu_0_cpu_mult_cell                           ; soc_system   ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                                    ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                                    ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                                    ; work         ;
;             |soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|                                                         ; 177 (8)             ; 273 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci                                                                                                                                                                                                                                ; soc_system_cpu_0_cpu_nios2_oci                           ; soc_system   ;
;                |soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|                                  ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper                                                                                                                                          ; soc_system_cpu_0_cpu_debug_slave_wrapper                 ; soc_system   ;
;                   |sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                                   ; work         ;
;                   |soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|                                 ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk                                                      ; soc_system_cpu_0_cpu_debug_slave_sysclk                  ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                  ; work         ;
;                   |soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|                                       ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck                                                            ; soc_system_cpu_0_cpu_debug_slave_tck                     ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                  ; work         ;
;                |soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg                                                                                                                                                ; soc_system_cpu_0_cpu_nios2_avalon_reg                    ; soc_system   ;
;                |soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|                                          ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break                                                                                                                                                  ; soc_system_cpu_0_cpu_nios2_oci_break                     ; soc_system   ;
;                |soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|                                          ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug                                                                                                                                                  ; soc_system_cpu_0_cpu_nios2_oci_debug                     ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                                  ; work         ;
;                |soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|                                                ; 85 (85)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem                                                                                                                                                        ; soc_system_cpu_0_cpu_nios2_ocimem                        ; soc_system   ;
;                   |soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram                                                                           ; soc_system_cpu_0_cpu_ociram_sp_ram_module                ; soc_system   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                               ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                          ; work         ;
;             |soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_register_bank_a_module              ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                                          ; work         ;
;             |soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_register_bank_b_module              ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                                          ; work         ;
;       |soc_system_cpu_1:cpu_1|                                                                                                          ; 1587 (1)            ; 1740 (39)                 ; 64256             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1                                                                                                                                                                                                                                                                                                                           ; soc_system_cpu_1                                         ; soc_system   ;
;          |soc_system_cpu_1_cpu:cpu|                                                                                                     ; 1586 (1414)         ; 1701 (1365)               ; 64256             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu                                                                                                                                                                                                                                                                                                  ; soc_system_cpu_1_cpu                                     ; soc_system   ;
;             |soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht                                                                                                                                                                                                                                         ; soc_system_cpu_1_cpu_bht_module                          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                               ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                ; altsyncram_pdj1                                          ; work         ;
;             |soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data                                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_dc_data_module                      ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                        ; altsyncram_4kl1                                          ; work         ;
;             |soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag                                                                                                                                                                                                                                   ; soc_system_cpu_1_cpu_dc_tag_module                       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                               ; work         ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                          ; altsyncram_jpi1                                          ; work         ;
;             |soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim                                                                                                                                                                                                                             ; soc_system_cpu_1_cpu_dc_victim_module                    ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                               ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                    ; altsyncram_baj1                                          ; work         ;
;             |soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|                                                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data                                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_ic_data_module                      ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                        ; altsyncram_spj1                                          ; work         ;
;             |soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag                                                                                                                                                                                                                                   ; soc_system_cpu_1_cpu_ic_tag_module                       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                               ; work         ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                          ; altsyncram_pgj1                                          ; work         ;
;             |soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|                                                         ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell                                                                                                                                                                                                                                ; soc_system_cpu_1_cpu_mult_cell                           ; soc_system   ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                                    ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                                    ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                                    ; work         ;
;             |soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|                                                         ; 172 (5)             ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci                                                                                                                                                                                                                                ; soc_system_cpu_1_cpu_nios2_oci                           ; soc_system   ;
;                |soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|                                  ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper                                                                                                                                          ; soc_system_cpu_1_cpu_debug_slave_wrapper                 ; soc_system   ;
;                   |sld_virtual_jtag_basic:soc_system_cpu_1_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_1_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                                   ; work         ;
;                   |soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|                                 ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk                                                      ; soc_system_cpu_1_cpu_debug_slave_sysclk                  ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                  ; work         ;
;                   |soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|                                       ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck                                                            ; soc_system_cpu_1_cpu_debug_slave_tck                     ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                  ; work         ;
;                |soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|                                        ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg                                                                                                                                                ; soc_system_cpu_1_cpu_nios2_avalon_reg                    ; soc_system   ;
;                |soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|                                          ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break                                                                                                                                                  ; soc_system_cpu_1_cpu_nios2_oci_break                     ; soc_system   ;
;                |soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|                                          ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug                                                                                                                                                  ; soc_system_cpu_1_cpu_nios2_oci_debug                     ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                                  ; work         ;
;                |soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|                                                ; 85 (85)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem                                                                                                                                                        ; soc_system_cpu_1_cpu_nios2_ocimem                        ; soc_system   ;
;                   |soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram                                                                           ; soc_system_cpu_1_cpu_ociram_sp_ram_module                ; soc_system   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                               ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                          ; work         ;
;             |soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_register_bank_a_module              ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                                          ; work         ;
;             |soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_register_bank_b_module              ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                                          ; work         ;
;       |soc_system_cpu_1_custom_instruction_master_comb_xconnect:cpu_1_custom_instruction_master_comb_xconnect|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1_custom_instruction_master_comb_xconnect:cpu_1_custom_instruction_master_comb_xconnect                                                                                                                                                                                                                                           ; soc_system_cpu_1_custom_instruction_master_comb_xconnect ; soc_system   ;
;       |soc_system_jtag_uart_0:jtag_uart_0|                                                                                              ; 115 (34)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                               ; soc_system_jtag_uart_0                                   ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                                        ; work         ;
;          |soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_r                          ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                              ; scfifo                                                   ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                                 ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                                          ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                                 ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                                 ; work         ;
;          |soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_w                          ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                              ; scfifo                                                   ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                                 ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                                          ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                                 ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                                 ; work         ;
;       |soc_system_jtag_uart_0:jtag_uart_1|                                                                                              ; 116 (34)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1                                                                                                                                                                                                                                                                                                               ; soc_system_jtag_uart_0                                   ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 34 (34)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                                        ; work         ;
;          |soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_r                          ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                              ; scfifo                                                   ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                                 ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                                          ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                                 ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                                 ; work         ;
;          |soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_w                          ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                              ; scfifo                                                   ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                                 ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                                          ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                                 ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                                 ; work         ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 1250 (0)            ; 1309 (0)                  ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                   ; soc_system_mm_interconnect_0                             ; soc_system   ;
;          |altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|                                         ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|                                                                   ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|                                                                   ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|                                                                     ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|                                                                      ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|                                              ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|                                                                                ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|                                                                 ; 18 (18)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                    ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                 ; altsyncram                                               ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                  ; altsyncram_40n1                                          ; work         ;
;          |altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|                                                                   ; 32 (32)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 142 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 142 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 5 (0)               ; 144 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 144 (140)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 3 (0)               ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 6 (0)               ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 140 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_merlin_master_agent:cpu_0_data_master_agent|                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                               ; soc_system   ;
;          |altera_merlin_master_agent:cpu_1_data_master_agent|                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                               ; soc_system   ;
;          |altera_merlin_master_translator:hw_accelerator_0_avalon_master_translator|                                                    ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:hw_accelerator_0_avalon_master_translator                                                                                                                                                                                                                         ; altera_merlin_master_translator                          ; soc_system   ;
;          |altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:hw_accelerator_0_as_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:pio_2_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:sdram_controller_2_s1_agent|                                                                        ; 21 (13)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                         ; soc_system   ;
;          |altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|                                    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                                                         ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:hw_accelerator_0_as_translator|                                                                ; 5 (5)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_accelerator_0_as_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|                                                      ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|                                                 ; 5 (5)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|                                                   ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator|                                                 ; 4 (4)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_sender_translator|                                                   ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_sender_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory_1_s1_translator|                                                                 ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator|                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator|                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator|                                         ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:performance_counter_0_control_slave_translator|                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:performance_counter_1_control_slave_translator|                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:pio_2_s1_translator|                                                                           ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_0_data_master_limiter|                                                                      ; 16 (16)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                            ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                            ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_1_data_master_limiter|                                                                      ; 14 (14)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                            ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                            ; soc_system   ;
;          |altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter|                                                          ; 69 (69)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter                                                                                                                                                                                                                               ; altera_merlin_width_adapter                              ; soc_system   ;
;          |altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|                                                          ; 54 (54)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter                                                                                                                                                                                                                               ; altera_merlin_width_adapter                              ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_demux_001               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                     ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_demux_002               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_demux_003               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_004|                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_004                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_demux_003               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 59 (53)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux                     ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                         ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                         ; 16 (12)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|                                                                         ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|                                                                         ; 57 (53)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|                                                                         ; 23 (18)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|                                                                         ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|                                                                         ; 57 (53)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_001:router_001|                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_router_001                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_002:router_002|                                                                           ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_router_002                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_003:router_003|                                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_router_003                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_004:router_004|                                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_router_004                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_008|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_008                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_009|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_009                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_010|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_010                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_018|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_018                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_019|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_019                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 155 (155)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_mux_001                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                         ; 150 (150)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_mux_002                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003|                                                                         ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_mux_003                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004|                                                                         ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_mux_003                 ; soc_system   ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 38 (2)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                     ; soc_system_onchip_memory2_0                              ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                               ; work         ;
;             |altsyncram_aqn1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_aqn1                                          ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                         ; decode_8la                                               ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                               ; mux_5hb                                                  ; work         ;
;       |soc_system_onchip_memory_1:onchip_memory_1|                                                                                      ; 38 (2)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1                                                                                                                                                                                                                                                                                                       ; soc_system_onchip_memory_1                               ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                             ; altsyncram                                               ; work         ;
;             |altsyncram_pon1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated                                                                                                                                                                                                                                              ; altsyncram_pon1                                          ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                           ; decode_8la                                               ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                 ; mux_5hb                                                  ; work         ;
;       |soc_system_parallel_port_0:parallel_port_0|                                                                                      ; 4 (4)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_0                                                                                                                                                                                                                                                                                                       ; soc_system_parallel_port_0                               ; soc_system   ;
;       |soc_system_parallel_port_0:parallel_port_1|                                                                                      ; 5 (5)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_1                                                                                                                                                                                                                                                                                                       ; soc_system_parallel_port_0                               ; soc_system   ;
;       |soc_system_parallel_port_0:parallel_port_2|                                                                                      ; 7 (7)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_2                                                                                                                                                                                                                                                                                                       ; soc_system_parallel_port_0                               ; soc_system   ;
;       |soc_system_performance_counter_0:performance_counter_0|                                                                          ; 635 (635)           ; 420 (420)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                                                           ; soc_system_performance_counter_0                         ; soc_system   ;
;       |soc_system_performance_counter_0:performance_counter_1|                                                                          ; 635 (635)           ; 420 (420)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_performance_counter_0:performance_counter_1                                                                                                                                                                                                                                                                                           ; soc_system_performance_counter_0                         ; soc_system   ;
;       |soc_system_pio_2:pio_2|                                                                                                          ; 25 (25)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_pio_2:pio_2                                                                                                                                                                                                                                                                                                                           ; soc_system_pio_2                                         ; soc_system   ;
;       |soc_system_pll_2:pll_2|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_pll_2:pll_2                                                                                                                                                                                                                                                                                                                           ; soc_system_pll_2                                         ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                   ; altera_pll                                               ; work         ;
;       |soc_system_sdram_controller_2:sdram_controller_2|                                                                                ; 231 (178)           ; 250 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2                                                                                                                                                                                                                                                                                                 ; soc_system_sdram_controller_2                            ; soc_system   ;
;          |soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module|                        ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module                                                                                                                                                                                           ; soc_system_sdram_controller_2_input_efifo_module         ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 3            ; 128          ; 3            ; 384     ; None                            ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                            ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                            ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                            ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152    ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944    ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152    ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944    ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                            ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; soc_system_onchip_memory2_0.hex ;
; soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; soc_system_onchip_memory_1.hex  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 6           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                            ; IP Include File                                  ;
+--------+------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                     ;                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                 ;                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                       ;                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                     ;                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                       ;                                                  ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0                                                                                                                                                                                                                                                                                                           ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                             ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0                                                                                                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu                                                                                                                                                                                                                                                           ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht                                                                                                                                                                                                  ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data                                                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag                                                                                                                                                                                            ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim                                                                                                                                                                                      ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data                                                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag                                                                                                                                                                                            ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a                                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b                                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci                                                                                                                                                                                         ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg                                                                                                         ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break                                                                                                           ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk                                                                                                             ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug                                                                                                           ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace                                                                                                         ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace|soc_system_cpu_0_cpu_nios2_oci_td_mode:soc_system_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo                                                                                                             ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_im:the_soc_system_cpu_0_cpu_nios2_oci_im                                                                                                                 ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_itrace:the_soc_system_cpu_0_cpu_nios2_oci_itrace                                                                                                         ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_pib:the_soc_system_cpu_0_cpu_nios2_oci_pib                                                                                                               ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk                                                                                                             ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem                                                                                                                 ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram                                    ;                                                  ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1                                                                                                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu                                                                                                                                                                                                                                                           ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht                                                                                                                                                                                                  ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data                                                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag                                                                                                                                                                                            ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim                                                                                                                                                                                      ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data                                                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag                                                                                                                                                                                            ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a                                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b                                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci                                                                                                                                                                                         ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg                                                                                                         ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break                                                                                                           ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk                                                                                                             ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug                                                                                                           ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace                                                                                                         ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace|soc_system_cpu_1_cpu_nios2_oci_td_mode:soc_system_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo                                                                                                             ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc                 ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc             ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_im:the_soc_system_cpu_1_cpu_nios2_oci_im                                                                                                                 ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_itrace:the_soc_system_cpu_1_cpu_nios2_oci_itrace                                                                                                         ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_pib:the_soc_system_cpu_1_cpu_nios2_oci_pib                                                                                                               ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk                                                                                                             ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem                                                                                                                 ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram                                    ;                                                  ;
; Altera ; altera_customins_slave_translator        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|altera_customins_slave_translator:cpu_1_custom_instruction_master_comb_slave_translator0                                                                                                                                                                                                                  ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_customins_xconnect                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1_custom_instruction_master_comb_xconnect:cpu_1_custom_instruction_master_comb_xconnect                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_customins_master_translator       ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|altera_customins_master_translator:cpu_1_custom_instruction_master_translator                                                                                                                                                                                                                             ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                          ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001                                                                                                                                                                                                                                                                  ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                        ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1                                                                                                                                                                                                                                                                        ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_mailbox_simple             ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|altera_avalon_mailbox:mailbox_simple_0                                                                                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_mailbox_simple             ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|altera_avalon_mailbox:mailbox_simple_1                                                                                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent                                                                                                                                                                                                 ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                  ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                           ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_014                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_014|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_015                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_015|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_016                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_016|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_017                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_017|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_018                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_018|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_019                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_019|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                           ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_004                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                               ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_011                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_014                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_015                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_016                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_017                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                               ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent                                                                                                                                                                                                      ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                 ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent                                                                                                                                                                                                  ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                                                             ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                                                                                                                        ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator                                                                                                                                                                                               ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                                      ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                 ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent                                                                                                                                                                                                  ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                                                             ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator                                                                                                                                                                                        ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                           ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent                                                                                                                                                                                                        ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_accelerator_0_as_translator                                                                                                                                                                                              ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:hw_accelerator_0_avalon_master_agent                                                                                                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:hw_accelerator_0_avalon_master_translator                                                                                                                                                                                  ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                              ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent                                                                                                                                                                                              ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator                                                                                                                                                                               ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent                                                                                                                                                                                           ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                      ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator                                                                                                                                                                                 ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator                                                                                                                                                                               ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent                                                                                                                                                                                           ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                      ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_sender_translator                                                                                                                                                                                 ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                        ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                              ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator                                                                                                                                                                                               ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent                                                                                                                                                                                 ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent                                                                                                                                                                                 ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent                                                                                                                                                                                 ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent                                                                                                                                                                                        ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                              ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent                                                                                                                                                                                        ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator                                                                                                                                                                              ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent                                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo                                                                                                                                                                                                              ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                 ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_007                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_008                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_009                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_010                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_011                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_012                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_014                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_015                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_017                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_018                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_019                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_020                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_021                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_022                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_023:router_023                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_023:router_024                                                                                                                                                                                                         ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                           ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_001                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_002                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_003                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_005                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_006                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_007                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_008                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_009                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_010                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_011                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_012                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_013                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_014                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_015                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_016                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_017                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_018                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_019                                                                                                                                                                                                   ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                               ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004                                                                                                                                                                                                       ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent                                                                                                                                                                                                      ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo                                                                                                                                                                                               ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo                                                                                                                                                                                                 ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_2_s1_burst_adapter                                                                                                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter                                                                                                                                                                                        ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter                                                                                                                                                                                        ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_2_s1_translator                                                                                                                                                                                            ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                              ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1                                                                                                                                                                                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_performance_counter        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_performance_counter        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_performance_counter_0:performance_counter_1                                                                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_pio_2:pio_2                                                                                                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_pll_2:pll_2                                                                                                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                    ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2                                                                                                                                                                                                                                                          ; C:/RTES/miniproject_2/hw/quartus/soc_system.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                       ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|soc_system:u0|HW_accelerator:hw_accelerator_0|State                                                        ;
+--------------------+--------------------+------------------+-----------------+-------------------+-----------------+-------------+------------+
; Name               ; State.Finish_Write ; State.Init_Write ; State.Operation ; State.Finish_Read ; State.Init_Read ; State.Setup ; State.Idle ;
+--------------------+--------------------+------------------+-----------------+-------------------+-----------------+-------------+------------+
; State.Idle         ; 0                  ; 0                ; 0               ; 0                 ; 0               ; 0           ; 0          ;
; State.Setup        ; 0                  ; 0                ; 0               ; 0                 ; 0               ; 1           ; 1          ;
; State.Init_Read    ; 0                  ; 0                ; 0               ; 0                 ; 1               ; 0           ; 1          ;
; State.Finish_Read  ; 0                  ; 0                ; 0               ; 1                 ; 0               ; 0           ; 1          ;
; State.Operation    ; 0                  ; 0                ; 1               ; 0                 ; 0               ; 0           ; 1          ;
; State.Init_Write   ; 0                  ; 1                ; 0               ; 0                 ; 0               ; 0           ; 1          ;
; State.Finish_Write ; 1                  ; 0                ; 0               ; 0                 ; 0               ; 0           ; 1          ;
+--------------------+--------------------+------------------+-----------------+-------------------+-----------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                     ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                     ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                     ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                     ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                     ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_next ;
+------------+------------+------------+------------+------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                           ;
+------------+------------+------------+------------+------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                    ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                    ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                    ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                    ;
+------------+------------+------------+------------+------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_state                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_next ;
+------------------+------------------+------------------+------------------+------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001             ;
+------------------+------------------+------------------+------------------+------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                            ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                            ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                            ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                            ;
+------------------+------------------+------------------+------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 116                                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,63..68,72,80,82,91..93,109,111]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,63..68,72,80,82,91..93,109,111]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,63..68,72,80,82,90..93,109,111]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,63..68,72,80,82,90..93,109,111]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,68,72,80,82,89..93,109,111]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,68,72,80,82,89..93,109,111]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|av_chipselect_pre                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_chipselect_pre                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator|av_chipselect_pre                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_addr[4,5]                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[8..31]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|status_reg[2..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|mask_reg[2..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[2..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|mask_reg[2..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[8..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[0,3..15,18..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[5..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_im:the_soc_system_cpu_0_cpu_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_im:the_soc_system_cpu_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[3,5..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_im:the_soc_system_cpu_1_cpu_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_im:the_soc_system_cpu_1_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[0,1,4]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[2,4]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][89]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][93]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][92]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][91]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][90]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][93]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][92]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][91]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][90]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][89]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][93]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][92]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][91]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][93]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][92]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][91]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][90]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][89]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][93]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][92]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][91]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_channel[0..2]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][93]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][92]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][91]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][90]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][89]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][93]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][92]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][91]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][93]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][92]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][91]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][90]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][89]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][93]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][92]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][91]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][93]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][92]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][91]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][90]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][89]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[15] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[16] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[18] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[19] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[20] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[21] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[22] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[23] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[24] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[25] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[26] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[27] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[28] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[29] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[30] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[31] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[14] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[10] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[11] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[12] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[27] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[28] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[29] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[30] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[31] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[15] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[14] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[13] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[12] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[11] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[10] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[17] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[18] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[19] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[20] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[21] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[22] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[23] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[24] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[25] ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[1]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter|byteen_reg[3]                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_channel[1]                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[3]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[3]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][113]                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][113]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][113]                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][113]                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][74]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][75]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][68]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][75]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][76]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][113]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][74]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][75]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][68]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][75]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][113]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][75]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][75]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][113]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][113]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][75]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][75]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][113]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][75]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][75]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][113]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][113]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][93]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][93]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][93]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][93]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][93]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][113]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][90]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][113]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][113]                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][75]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][75]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][113]                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][68]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][75]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][74]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][75]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][76]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][113]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][68]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][75]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][74]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][75]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][113]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][113]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][93]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][93]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][93]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][93]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][93]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][113]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][75]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][75]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][113]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][76]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][113]                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][74]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][75]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][75]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][93]                                                                                              ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_addr[0..3,6..11]                                                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_addr[12]                                                                                                                                                       ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|readdata[8,10..31]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_2|readdata[9]                                                                                                                                                            ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_1|readdata[8,10..31]                                                                                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_1|readdata[9]                                                                                                                                                            ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_0|readdata[10..31]                                                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_0|readdata[8]                                                                                                                                                            ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|readdata[10..15,18..27,29..31]                                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                          ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                           ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|trigger_state                                                                                    ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|trigger_state     ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                           ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_0|readdata[8]                                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_0|readdata[9]                                                                                                                                                            ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|readdata[28]                                                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|waitrequest_reset_override                                                                                                                                                   ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|waitrequest_reset_override                                                                                                                              ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                          ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator|waitrequest_reset_override                                                                                                                                   ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|waitrequest_reset_override                                                                                                                                          ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:hw_accelerator_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_accelerator_0_as_translator|waitrequest_reset_override                                                                                                                                                          ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator|waitrequest_reset_override                                                                                                                                                           ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator|waitrequest_reset_override                                                                                                                                   ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator|waitrequest_reset_override                                                                                                                                          ; Merged with soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|rst_for_bp                                                                                                                                                                                                                                                ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|waitrequest_reset_override                                                                                                                                           ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|waitrequest_reset_override                                                                                                                                             ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator|waitrequest_reset_override                                                                                                                                           ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_sender_translator|waitrequest_reset_override                                                                                                                                             ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator|waitrequest_reset_override                                                                                                                                   ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|waitrequest_reset_override                                                                                                                                                                     ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[1]                                                                                                                                                                                                                                             ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[0]                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][113]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][113]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][113]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][113]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][113]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][68]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][68]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][113]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][68]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][68]                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][113]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][113]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][76]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][113]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][74]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][68]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][75]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][68]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][76]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][113]                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][74]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][68]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][75]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][68]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][113]                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][113]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][113]                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][50]                                                                                              ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|status_reg[1]                                                                                                                                                                                                                                             ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|status_reg[0]                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][76]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][113]                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][74]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][68]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][75]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][68]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][113]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][113]                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][76]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][113]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][74]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][68]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][75]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][68]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][76]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][113]                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][74]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][68]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][75]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][68]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][113]                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][68]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][68]                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][113]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][113]                                                                                                ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AM_byteenable[1..3]                                                                                                                                                                                                                                              ; Merged with soc_system:u0|HW_accelerator:hw_accelerator_0|AM_byteenable[0]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][50]                                                                                              ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][93]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][50]                                                                                              ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[5..9,11..26]                                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][93]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][50]                                                                                              ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[5..9,11..26]                                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][93]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][93]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][75]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][50]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][93]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][50]                                                                                              ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|data_out[0]                                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_2|data_in[0]                                                                                                                                                             ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|data_in[3]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_2|data_out[3]                                                                                                                                                            ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|data_in[2]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_2|data_out[2]                                                                                                                                                            ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|data_in[1]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_2|data_out[1]                                                                                                                                                            ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_1|data_out[0]                                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_1|data_in[0]                                                                                                                                                             ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_1|data_in[2]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_1|data_out[2]                                                                                                                                                            ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_1|data_in[1]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_1|data_out[1]                                                                                                                                                            ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_0|data_out[0]                                                                                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_0|data_in[0]                                                                                                                                                             ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_0|data_in[2]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_0|data_out[2]                                                                                                                                                            ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_0|data_in[1]                                                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_parallel_port_0:parallel_port_0|data_out[1]                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][75]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][75]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][75]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][75]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][75]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|readdata[9]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_1|readdata[9]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_0|readdata[9]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator|end_begintransfer                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|end_begintransfer                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][112]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][112]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][112]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][112]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][112]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][112]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][112]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][112]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][112]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][112]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]          ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[32..63]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                          ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[32..63]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[32..63]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[32..63]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                 ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[23,24]                                                                                                                                                                   ; Merged with soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21]                                                                                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[32..63]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[32..63]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[32..63]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][93]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][62]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][93]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][62]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][62]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][62]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][62]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][62]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][62]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][62]                                                                                              ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[32..63]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|trigger_state                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AM_address[26..31]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_state~14                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_state~15                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_state~16                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_next~4                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_next~5                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_next~6                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_next~9                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_next~10                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_next~13                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_next~14                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_next~16                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[31]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[31]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[30]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[30]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[29]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[29]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[28]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[28]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[27]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[27]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[26]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[26]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 2048                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][63],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][63],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][63],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][63],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][63],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                             ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[63]                                                                                                                                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[62],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[61],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[60],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[59],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[58],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[57],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[56],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[55],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[54],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[53],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[52],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[51],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[50],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[49],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[48],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[47],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[46],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[45],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[44],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[43],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[42],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[41],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[40],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[39],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[38],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[37],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[36],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[35],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[34],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[33],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[32]                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[63]                                                                                                                                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[62],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[61],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[60],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[59],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[58],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[57],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[56],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[55],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[54],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[53],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[52],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[51],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[50],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[49],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[48],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[47],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[46],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[45],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[44],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[43],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[42],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[41],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[40],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[39],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[38],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[37],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[36],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[35],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[34],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[33],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[32]                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[63]                                                                                                                                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[62],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[61],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[60],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[59],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[58],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[57],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[56],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[55],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[54],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[53],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[52],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[51],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[50],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[49],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[48],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[47],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[46],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[45],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[44],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[43],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[42],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[41],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[40],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[39],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[38],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[37],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[36],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[35],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[34],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[33],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[32]                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[63]                                                                                                                                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[62],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[61],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[60],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[59],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[58],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[57],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[56],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[55],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[54],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[53],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[52],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[51],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[50],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[49],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[48],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[47],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[46],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[45],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[44],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[43],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[42],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[41],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[40],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[39],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[38],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[37],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[36],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[35],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[34],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[33],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[32]                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[63]                                                                                                                                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[62],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[61],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[60],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[59],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[58],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[57],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[56],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[55],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[54],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[53],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[52],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[51],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[50],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[49],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[48],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[47],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[46],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[45],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[44],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[43],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[42],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[41],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[40],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[39],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[38],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[37],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[36],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[35],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[34],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[33],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[32]                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[63]                                                                                                                                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[62],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[61],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[60],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[59],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[58],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[57],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[56],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[55],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[54],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[53],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[52],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[51],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[50],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[49],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[48],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[47],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[46],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[45],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[44],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[43],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[42],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[41],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[40],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[39],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[38],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[37],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[36],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[35],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[34],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[33],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[32]                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[63]                                                                                                                                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[62],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[61],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[60],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[59],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[58],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[57],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[56],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[55],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[54],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[53],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[52],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[51],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[50],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[49],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[48],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[47],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[46],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[45],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[44],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[43],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[42],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[41],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[40],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[39],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[38],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[37],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[36],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[35],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[34],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[33],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[32]                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[63]                                                                                                                                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[62],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[61],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[60],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[59],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[58],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[57],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[56],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[55],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[54],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[53],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[52],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[51],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[50],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[49],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[48],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[47],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[46],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[45],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[44],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[43],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[42],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[41],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[40],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[39],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[38],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[37],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[36],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[35],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[34],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[33],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[32]                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[1][61],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[2][61],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[3][61],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[4][61],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[5][61],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                         ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[2],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[7][93]                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][89]                                                                                                                                                              ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][89],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                 ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][90],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][90]                                                                                                                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][90],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][90]                                                                                                                                                              ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][90],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][90],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][90],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][90]                                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][90],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AM_address[31]                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[31],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[31]                                                                                                                                                                                                                                             ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AM_address[30]                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[30],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[30]                                                                                                                                                                                                                                             ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AM_address[29]                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[29],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[29]                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                                                                                                            ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AM_address[28]                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[28],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[28]                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AM_address[27]                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[27],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[27]                                                                                                                                                                                                                                             ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AM_address[26]                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[26],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[26]                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][89]                                                                                                                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][89],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_parallel_port_0:parallel_port_0|readdata[9]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|readdata[9]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_parallel_port_0:parallel_port_1|readdata[9]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[31]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[31]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[30]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[30]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[29]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[29]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[28]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[28]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[27]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[27]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[26]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[26]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[25]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[25]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[24]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[24]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[23]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[23]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[22]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[22]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[21]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[21]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[20]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[20]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[19]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[19]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[18]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[18]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[17]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[17]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[16]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[16]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[15]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[15]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[14]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[14]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[13]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[13]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[12]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[12]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[11]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[11]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[10]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[10]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[9]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[9]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_pio_2:pio_2|readdata[8]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[8]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[9]                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                 ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                 ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                 ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                 ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][93]                                                                                                                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][93]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][92]                                                                                                                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][92]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][91]                                                                                                                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][91]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][89]                                                                                                                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][89]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][93]                                                                                                                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][93]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][92]                                                                                                                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][92]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][91]                                                                                                                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][91]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][90]                                                                                                                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][90]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][89]                                                                                                                                                              ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][89]                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][93]                                                                                                                                                              ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][93]                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][92]                                                                                                                                                              ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][92]                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][91]                                                                                                                                                              ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][91]                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][93]                                                                                                                                                              ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][93]                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][92]                                                                                                                                                              ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][92]                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][89]                                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][89]                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][93]                                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][93]                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][92]                                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][92]                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][91]                                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][91]                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][75]                                                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][75]                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][68]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][75]                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][68]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][75]                                                                                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][112]                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][112]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][112]                                                                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][112]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                       ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][112]                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][112]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][112]                                                                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][112]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[1][112]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem[0][112]                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[1][75]                                                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|trigger_state                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][91]                                                                                                                                                              ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][91]                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[0][90]                                                                                                                                                              ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem[1][90]                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                             ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.101 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7746  ;
; Number of registers using Synchronous Clear  ; 1970  ;
; Number of registers using Synchronous Load   ; 810   ;
; Number of registers using Asynchronous Clear ; 6130  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5550  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[1]                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[3]                                                                                                                                                                                                                                                         ; 1       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[2]                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[0]                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; 23      ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                    ; 1       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_addr[12]                                                                                                                                                                                                                                                       ; 11      ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 617     ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_cmd[1]                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_cmd[3]                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_cmd[2]                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_cmd[0]                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; 22      ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                 ; 25      ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                 ; 3       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                 ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                 ; 4       ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|refresh_counter[8]                                                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|refresh_counter[13]                                                                                                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|refresh_counter[10]                                                                                                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|refresh_counter[9]                                                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|refresh_counter[4]                                                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 436     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|av_waitrequest                                                                                                                                                                                                                                                                 ; 3       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                      ; 8       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|t_dav                                                                                                                                                                                                                                                                          ; 3       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                          ; 3       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                    ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; 1       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 3       ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                      ; 8       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                  ; 2       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                  ; 2       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                  ; 2       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                  ; 2       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                  ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                  ; 2       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                  ; 2       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                  ; 2       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                  ; 2       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                               ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 1       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|empty                                                                                                                                                                                                 ; 3       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                                                            ; 1       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                             ; 1       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                            ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                               ; 1       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                                                            ; 1       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                             ; 1       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                            ; 1       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                    ; 8       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                    ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 90                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                         ; Megafunction                                                                                                                        ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|internal_out_payload[0..15] ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator|wait_latency_counter[1]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter[1]                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|read_interrupt_en                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_accelerator_0_as_translator|wait_latency_counter[1]                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_0|data[0]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_1|data[0]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_2|data[4]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[2]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[2]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_0|readdata[5]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_2|readdata[7]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_1|readdata[0]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[11]                                                                                                                                                                                             ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|readdata[14]                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|readdata[8]                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|readdata[7]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[22]                                                                                                                                                                                             ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23]                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[12]                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_data_rd_port_addr[3]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_logic_result[10]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_logic_result[10]                                                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_src2_reg[31]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_src2_reg[22]                                                                                                                                                                                                                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|src_data[97]                                                                                                                                                                                                                             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                                                                                                                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|src_channel[7]                                                                                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|src_channel[2]                                                                                                                                                                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|src_channel[9]                                                                                                                                                                                                                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|src_channel[10]                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|mux_5hb:mux2|l2_w31_n0_mux_dataout                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[4]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 21 bits   ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_data_wr_port_data[16]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_data_wr_port_data[9]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[2]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[11]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 21 bits   ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_pipe_flush_waddr[23]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_data_wr_port_data[26]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_data_wr_port_data[21]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_data_wr_port_data[14]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_data_wr_port_data[6]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_wr_data_unfiltered[27]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_wr_data_unfiltered[9]                                                                                                                                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_wr_data_unfiltered[3]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated|mux_5hb:mux2|l2_w31_n0_mux_dataout                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_slow_inst_result[15]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_wr_data_unfiltered[16]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_wr_data_unfiltered[4]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|d_byteenable[3]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|d_address_tag_field[7]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|d_writedata[20]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|d_byteenable[3]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|d_address_tag_field[0]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|d_writedata[21]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[15]                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 30 bits   ; 150 LEs       ; 60 LEs               ; 90 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|HW_accelerator:hw_accelerator_0|AS_readdata[12]                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|HW_accelerator:hw_accelerator_0|AS_readdata[1]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|HW_accelerator:hw_accelerator_0|AM_address[13]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 60 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |DE1_SoC_top_level|soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[23]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_rot_mask[5]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_rot[13]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_rot_step1[2]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                                                                                                                          ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_rot[14]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_rot_step1[6]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[6]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module|entries[0]                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_dqm[1]                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[10]                                                                                                                                                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[4]                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[7]                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|active_dqm[1]                                                                                                                                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|Selector35                                                                                                                                                                                                                                                                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|Selector31                                                                                                                                                                                                                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|Selector28                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[27]                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[37]                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[33]                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[4]                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[25]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[22]                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[34]                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[4]                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[28]                                               ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][8]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 14:1               ; 8 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 60:1               ; 4 bits    ; 160 LEs       ; 108 LEs              ; 52 LEs                 ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2 ;
+-----------------------------+-------+------+------------------------------------------+
; Assignment                  ; Value ; From ; To                                       ;
+-----------------------------+-------+------+------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                          ;
+-----------------------------+-------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_014 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_015 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_016 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux_017 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_018 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_019 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DW               ; 31    ; Signed Integer                                                                                                   ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                  ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                    ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                    ;
; AW             ; 6     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                      ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                      ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                     ;
; AW             ; 6     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                       ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                   ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                   ;
; AW             ; 6     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                     ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                     ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                     ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                    ;
; AW             ; 6     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                      ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                      ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                                                   ;
; AW             ; 5     ; Signed Integer                                                                                                                                   ;
; DW             ; 26    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                        ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                             ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                             ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                             ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                             ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                             ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                             ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                             ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                                                                                                             ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                             ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                             ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                                   ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                        ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                        ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                        ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                        ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                                                                                        ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                                        ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                                        ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                                                                                                                                                                        ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                                                        ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                                        ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                                        ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                                             ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                                             ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                                             ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                                             ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                                             ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                                             ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                                             ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                                             ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                                             ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                                             ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                                             ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                                             ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                                             ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                                             ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                                             ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                                             ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                                             ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                                             ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                                             ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                                             ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                                             ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                                             ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                                             ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                                             ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                                             ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                                             ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                                             ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                                             ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                                             ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                                             ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                                             ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                                             ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                                             ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                                             ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                                             ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                                             ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                                             ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                                             ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                                             ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                                             ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                                                 ;
; CW             ; 4     ; Signed Integer                                                                                                                                                 ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                             ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                                           ;
; pll_type                             ; General                ; String                                                                                           ;
; pll_subtype                          ; General                ; String                                                                                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                   ;
; operation_mode                       ; direct                 ; String                                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                   ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                           ;
; phase_shift1                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                   ;
; clock_name_0                         ;                        ; String                                                                                           ;
; clock_name_1                         ;                        ; String                                                                                           ;
; clock_name_2                         ;                        ; String                                                                                           ;
; clock_name_3                         ;                        ; String                                                                                           ;
; clock_name_4                         ;                        ; String                                                                                           ;
; clock_name_5                         ;                        ; String                                                                                           ;
; clock_name_6                         ;                        ; String                                                                                           ;
; clock_name_7                         ;                        ; String                                                                                           ;
; clock_name_8                         ;                        ; String                                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                           ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_avalon_mailbox:mailbox_simple_0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DWIDTH         ; 32    ; Signed Integer                                                           ;
; AWIDTH         ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_avalon_mailbox:mailbox_simple_1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DWIDTH         ; 32    ; Signed Integer                                                           ;
; AWIDTH         ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; soc_system_onchip_memory2_0.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 32                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 15                              ; Signed Integer                                             ;
; NUMWORDS_A                         ; 32768                           ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; soc_system_onchip_memory2_0.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 32768                           ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_aqn1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1 ;
+----------------+--------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                ;
+----------------+--------------------------------+-----------------------------------------------------+
; INIT_FILE      ; soc_system_onchip_memory_1.hex ; String                                              ;
+----------------+--------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                      ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                   ;
; WIDTH_A                            ; 32                             ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                             ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32768                          ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WIDTH_B                            ; 1                              ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                   ;
; INIT_FILE                          ; soc_system_onchip_memory_1.hex ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 32768                          ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_pon1                ; Untyped                                                   ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_parallel_port_0:parallel_port_0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_parallel_port_0:parallel_port_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_parallel_port_0:parallel_port_2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                    ;
; fractional_vco_multiplier            ; false                  ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 3                      ; Signed Integer                            ;
; operation_mode                       ; normal                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                    ;
; phase_shift1                         ; 0 ps                   ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                                    ;
; phase_shift2                         ; -3750 ps               ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_customins_master_translator:cpu_1_custom_instruction_master_translator ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                     ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 0     ; Signed Integer                                                                                           ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_customins_slave_translator:cpu_1_custom_instruction_master_comb_slave_translator0 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 8     ; Signed Integer                                                                                                           ;
; USE_DONE         ; 0     ; Signed Integer                                                                                                           ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:hw_accelerator_0_avalon_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_accelerator_0_as_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_sender_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:hw_accelerator_0_avalon_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 3     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 2     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 4     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 19    ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 19    ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 19    ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_007|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_008|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_009|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_010|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_011|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_012|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_014|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_015|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_017|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_018|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_019|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_020|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_021|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_022|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_023:router_023|soc_system_mm_interconnect_0_router_023_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_023:router_024|soc_system_mm_interconnect_0_router_023_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 20    ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 20    ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 20    ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 20    ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_2_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_2_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_DATA_W      ; 94    ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_CHANNEL_W   ; 20    ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 11     ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 22    ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 20    ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 20    ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 20    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 134   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 20    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 134   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 20    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 134   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 20    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 134   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 20    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 134   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 20    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 134   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_014 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_015 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_016 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_017 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_018 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_019 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+-------+-------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                              ;
+---------------------------+-------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                            ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                    ;
+---------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_004 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                   ;
+-------------------------------------------------+--------------------------------+----------------+
; Parameter Name                                  ; Value                          ; Type           ;
+-------------------------------------------------+--------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                  ; String         ;
; sld_node_info                                   ; 805334528                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                ; String         ;
; SLD_IP_VERSION                                  ; 6                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                              ; Signed Integer ;
; sld_data_bits                                   ; 3                              ; Untyped        ;
; sld_trigger_bits                                ; 3                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                              ; Untyped        ;
; sld_sample_depth                                ; 128                            ; Untyped        ;
; sld_segment_size                                ; 128                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                           ; Untyped        ;
; sld_state_bits                                  ; 11                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                              ; Signed Integer ;
; sld_trigger_level                               ; 1                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                           ; String         ;
; sld_inversion_mask_length                       ; 30                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd      ; String         ;
; sld_state_flow_use_generated                    ; 0                              ; Untyped        ;
; sld_current_resource_width                      ; 1                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 3                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                                                                                                               ;
; Entity Instance            ; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                    ;
;     -- lpm_width           ; 32                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
; Entity Instance            ; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                    ;
;     -- lpm_width           ; 32                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
; Entity Instance            ; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                    ;
;     -- lpm_width           ; 32                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
; Entity Instance            ; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                    ;
;     -- lpm_width           ; 32                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                              ;
; Entity Instance                           ; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                      ;
;     -- WIDTH_A                            ; 16                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 16                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_004" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                          ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                         ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[21..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_023:router_023|soc_system_mm_interconnect_0_router_023_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_009|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_sender_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_2_avalon_parallel_port_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_1_avalon_parallel_port_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:hw_accelerator_0_avalon_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_sender_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_accelerator_0_as_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:hw_accelerator_0_avalon_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_customins_slave_translator:cpu_1_custom_instruction_master_comb_slave_translator0" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                  ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------+
; ci_master_n         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_clk       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_clken     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_reset     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_start     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_done      ; Input  ; Info     ; Stuck at GND                                                                             ;
; ci_slave_clk        ; Input  ; Info     ; Stuck at GND                                                                             ;
; ci_slave_clken      ; Input  ; Info     ; Stuck at GND                                                                             ;
; ci_slave_reset_req  ; Input  ; Info     ; Stuck at GND                                                                             ;
; ci_slave_reset      ; Input  ; Info     ; Stuck at GND                                                                             ;
; ci_slave_start      ; Input  ; Info     ; Stuck at GND                                                                             ;
; ci_slave_done       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_customins_master_translator:cpu_1_custom_instruction_master_translator" ;
+---------------------------+--------+----------+-------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                 ;
+---------------------------+--------+----------+-------------------------------------------------------------------------+
; ci_slave_multi_clk        ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_reset      ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_clken      ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_reset_req  ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_start      ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_done       ; Output ; Info     ; Explicitly unconnected                                                  ;
; ci_slave_multi_dataa      ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_datab      ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_result     ; Output ; Info     ; Explicitly unconnected                                                  ;
; ci_slave_multi_n          ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_readra     ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_readrb     ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_writerc    ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_a          ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_b          ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_multi_c          ; Input  ; Info     ; Stuck at GND                                                            ;
; multi_ci_master_clk       ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_reset     ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_clken     ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_start     ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_done      ; Input  ; Info     ; Stuck at GND                                                            ;
; multi_ci_master_dataa     ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_datab     ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_result    ; Input  ; Info     ; Stuck at GND                                                            ;
; multi_ci_master_n         ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                  ;
; multi_ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                  ;
+---------------------------+--------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i"                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_pll_2:pll_2" ;
+--------+--------+----------+-------------------------------------+
; Port   ; Type   ; Severity ; Details                             ;
+--------+--------+----------+-------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected              ;
+--------+--------+----------+-------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                             ;
+--------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_avalon_mailbox:mailbox_simple_1" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; irq_space ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_avalon_mailbox:mailbox_simple_0" ;
+-----------+--------+----------+--------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                          ;
+-----------+--------+----------+--------------------------------------------------+
; irq_space ; Output ; Info     ; Explicitly unconnected                           ;
+-----------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic"                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu"                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; E_ci_combo_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_cpu_0:cpu_0" ;
+---------------+--------+----------+------------------------------+
; Port          ; Type   ; Severity ; Details                      ;
+---------------+--------+----------+------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected       ;
+---------------+--------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_audio_pll_0:audio_pll_0" ;
+--------------------+--------+----------+-------------------------------------+
; Port               ; Type   ; Severity ; Details                             ;
+--------------------+--------+----------+-------------------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected              ;
+--------------------+--------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                     ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                                 ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                 ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0"                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0"                                                                                                                        ;
+-----------------------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity         ; Details                                                                                                ;
+-----------------------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; sdram_controller_2_wire_dqm ; Output ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 2 elements in the same dimension ;
; pp2_out_export[7..4]        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; pp1_out_export[7..3]        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; pp0_out_export[7..3]        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+-----------------------------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 3                   ; 3                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 7242                        ;
;     CLR               ; 1417                        ;
;     CLR SCLR          ; 139                         ;
;     CLR SLD           ; 36                          ;
;     ENA               ; 297                         ;
;     ENA CLR           ; 2846                        ;
;     ENA CLR SCLR      ; 1030                        ;
;     ENA CLR SCLR SLD  ; 86                          ;
;     ENA CLR SLD       ; 385                         ;
;     ENA SCLR          ; 463                         ;
;     ENA SCLR SLD      ; 58                          ;
;     ENA SLD           ; 50                          ;
;     SCLR              ; 73                          ;
;     SLD               ; 57                          ;
;     plain             ; 305                         ;
; arriav_io_obuf        ; 56                          ;
; arriav_lcell_comb     ; 7056                        ;
;     arith             ; 1373                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 1141                        ;
;         2 data inputs ; 162                         ;
;         3 data inputs ; 63                          ;
;         4 data inputs ; 3                           ;
;     extend            ; 42                          ;
;         7 data inputs ; 42                          ;
;     normal            ; 5641                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 578                         ;
;         3 data inputs ; 788                         ;
;         4 data inputs ; 1498                        ;
;         5 data inputs ; 1270                        ;
;         6 data inputs ; 1437                        ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 190                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 902                         ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 2.72                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 127                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 32                                       ;
;     ENA CLR           ; 37                                       ;
;     ENA CLR SCLR SLD  ; 8                                        ;
;     ENA CLR SLD       ; 22                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 160                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 159                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 38                                       ;
;         4 data inputs ; 20                                       ;
;         5 data inputs ; 31                                       ;
;         6 data inputs ; 42                                       ;
; boundary_port         ; 437                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.51                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:21     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                              ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------+---------+
; Name                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                             ; Details ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------+---------+
; CLOCK_50                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                      ; N/A     ;
; soc_system:u0|reset_reset_n                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[0]                                                                      ; N/A     ;
; soc_system:u0|reset_reset_n                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[0]                                                                      ; N/A     ;
; soc_system:u0|soc_system_cpu_0:cpu_0|cpu.reset_n ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst~_wirecell ; N/A     ;
; soc_system:u0|soc_system_cpu_0:cpu_0|cpu.reset_n ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst~_wirecell ; N/A     ;
; soc_system:u0|soc_system_cpu_1:cpu_1|cpu.reset_n ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst~_wirecell     ; N/A     ;
; soc_system:u0|soc_system_cpu_1:cpu_1|cpu.reset_n ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst~_wirecell     ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 01 11:02:22 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_MultiProcessors -c lab3_MultiProcessors
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "soc_system.qsys"
Info (12250): 2023.06.01.11:02:40 Progress: Loading quartus/soc_system.qsys
Info (12250): 2023.06.01.11:02:41 Progress: Reading input file
Info (12250): 2023.06.01.11:02:41 Progress: Adding HW_Accelerator_0 [HW_Accelerator 1.0]
Info (12250): 2023.06.01.11:02:42 Progress: Parameterizing module HW_Accelerator_0
Info (12250): 2023.06.01.11:02:42 Progress: Adding SigProcOperation_0 [SigProcOperation 1.0]
Info (12250): 2023.06.01.11:02:42 Progress: Parameterizing module SigProcOperation_0
Info (12250): 2023.06.01.11:02:42 Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Info (12250): 2023.06.01.11:02:42 Progress: Parameterizing module audio_0
Info (12250): 2023.06.01.11:02:42 Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Info (12250): 2023.06.01.11:02:42 Progress: Parameterizing module audio_and_video_config_0
Info (12250): 2023.06.01.11:02:42 Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Info (12250): 2023.06.01.11:02:42 Progress: Parameterizing module audio_pll_0
Info (12250): 2023.06.01.11:02:42 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module clk_0
Info (12250): 2023.06.01.11:02:43 Progress: Adding cpu_0 [altera_nios2_gen2 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module cpu_0
Info (12250): 2023.06.01.11:02:43 Progress: Adding cpu_1 [altera_nios2_gen2 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module cpu_1
Info (12250): 2023.06.01.11:02:43 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module jtag_uart_0
Info (12250): 2023.06.01.11:02:43 Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module jtag_uart_1
Info (12250): 2023.06.01.11:02:43 Progress: Adding mailbox_simple_0 [altera_avalon_mailbox_simple 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module mailbox_simple_0
Info (12250): 2023.06.01.11:02:43 Progress: Adding mailbox_simple_1 [altera_avalon_mailbox_simple 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module mailbox_simple_1
Info (12250): 2023.06.01.11:02:43 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2023.06.01.11:02:43 Progress: Adding onchip_memory_1 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module onchip_memory_1
Info (12250): 2023.06.01.11:02:43 Progress: Adding parallel_port_0 [altera_up_avalon_parallel_port 18.0]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module parallel_port_0
Info (12250): 2023.06.01.11:02:43 Progress: Adding parallel_port_1 [altera_up_avalon_parallel_port 18.0]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module parallel_port_1
Info (12250): 2023.06.01.11:02:43 Progress: Adding parallel_port_2 [altera_up_avalon_parallel_port 18.0]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module parallel_port_2
Info (12250): 2023.06.01.11:02:43 Progress: Adding performance_counter_0 [altera_avalon_performance_counter 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module performance_counter_0
Info (12250): 2023.06.01.11:02:43 Progress: Adding performance_counter_1 [altera_avalon_performance_counter 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module performance_counter_1
Info (12250): 2023.06.01.11:02:43 Progress: Adding pio_2 [altera_avalon_pio 18.1]
Info (12250): 2023.06.01.11:02:43 Progress: Parameterizing module pio_2
Info (12250): 2023.06.01.11:02:43 Progress: Adding pll_2 [altera_pll 18.1]
Info (12250): 2023.06.01.11:02:44 Progress: Parameterizing module pll_2
Info (12250): 2023.06.01.11:02:44 Progress: Adding sdram_controller_2 [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2023.06.01.11:02:44 Progress: Parameterizing module sdram_controller_2
Info (12250): 2023.06.01.11:02:44 Progress: Building connections
Info (12250): 2023.06.01.11:02:44 Progress: Parameterizing connections
Info (12250): 2023.06.01.11:02:44 Progress: Validating
Info (12250): 2023.06.01.11:02:48 Progress: Done reading input file
Info (12250): Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Soc_system.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Soc_system.parallel_port_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info (12250): Soc_system.parallel_port_1: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info (12250): Soc_system.parallel_port_2: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info (12250): Soc_system.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Soc_system.pll_2: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning (12251): Soc_system.pll_2: Able to implement PLL - Actual settings differ from Requested settings
Info (12250): Soc_system.sdram_controller_2: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info (12250): Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux.sink2
Info (12250): Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux.src2 and rsp_mux_002.sink0
Info (12250): HW_Accelerator_0: "soc_system" instantiated HW_Accelerator "HW_Accelerator_0"
Info (12250): SigProcOperation_0: "soc_system" instantiated SigProcOperation "SigProcOperation_0"
Info (12250): Audio_0: Starting Generation of Audio Controller
Info (12250): Audio_0: "soc_system" instantiated altera_up_avalon_audio "audio_0"
Info (12250): Audio_and_video_config_0: Starting Generation of Audio and Video Config
Info (12250): Audio_and_video_config_0: "soc_system" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info (12250): Audio_pll_0: "soc_system" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info (12250): Cpu_0: "soc_system" instantiated altera_nios2_gen2 "cpu_0"
Info (12250): Cpu_1: "soc_system" instantiated altera_nios2_gen2 "cpu_1"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0006_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'
Info (12250): Jtag_uart_0: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Mailbox_simple_0: "soc_system" instantiated altera_avalon_mailbox_simple "mailbox_simple_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0008_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Onchip_memory_1: Starting RTL generation for module 'soc_system_onchip_memory_1'
Info (12250): Onchip_memory_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory_1 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0009_onchip_memory_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0009_onchip_memory_1_gen//soc_system_onchip_memory_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory_1: Done RTL generation for module 'soc_system_onchip_memory_1'
Info (12250): Onchip_memory_1: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory_1"
Info (12250): Parallel_port_0: Starting Generation of Parallel Port
Info (12250): Parallel_port_0: "soc_system" instantiated altera_up_avalon_parallel_port "parallel_port_0"
Info (12250): Performance_counter_0: Starting RTL generation for module 'soc_system_performance_counter_0'
Info (12250): Performance_counter_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=soc_system_performance_counter_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0011_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0011_performance_counter_0_gen//soc_system_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Performance_counter_0: Done RTL generation for module 'soc_system_performance_counter_0'
Info (12250): Performance_counter_0: "soc_system" instantiated altera_avalon_performance_counter "performance_counter_0"
Info (12250): Pio_2: Starting RTL generation for module 'soc_system_pio_2'
Info (12250): Pio_2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_2 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0012_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0012_pio_2_gen//soc_system_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_2: Done RTL generation for module 'soc_system_pio_2'
Info (12250): Pio_2: "soc_system" instantiated altera_avalon_pio "pio_2"
Info (12250): Pll_2: "soc_system" instantiated altera_pll "pll_2"
Info (12250): Sdram_controller_2: Starting RTL generation for module 'soc_system_sdram_controller_2'
Info (12250): Sdram_controller_2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram_controller_2 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0014_sdram_controller_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0014_sdram_controller_2_gen//soc_system_sdram_controller_2_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_controller_2: Done RTL generation for module 'soc_system_sdram_controller_2'
Info (12250): Sdram_controller_2: "soc_system" instantiated altera_avalon_new_sdram_controller "sdram_controller_2"
Info (12250): Cpu_1_custom_instruction_master_translator: "soc_system" instantiated altera_customins_master_translator "cpu_1_custom_instruction_master_translator"
Info (12250): Cpu_1_custom_instruction_master_comb_xconnect: "soc_system" instantiated altera_customins_xconnect "cpu_1_custom_instruction_master_comb_xconnect"
Info (12250): Cpu_1_custom_instruction_master_comb_slave_translator0: "soc_system" instantiated altera_customins_slave_translator "cpu_1_custom_instruction_master_comb_slave_translator0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info (12250): Rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info (12250): Reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Cpu: Starting RTL generation for module 'soc_system_cpu_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_cpu_0_cpu --dir=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0023_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0023_cpu_gen//soc_system_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2023.06.01 11:03:41 (*) Starting Nios II generation
Info (12250): Cpu: # 2023.06.01 11:03:41 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2023.06.01 11:03:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2023.06.01 11:03:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2023.06.01 11:03:42 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2023.06.01 11:03:42 (*)   Plaintext license not found.
Info (12250): Cpu: # 2023.06.01 11:03:42 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2023.06.01 11:03:43 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2023.06.01 11:03:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2023.06.01 11:03:43 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2023.06.01 11:03:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2023.06.01 11:03:43 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2023.06.01 11:03:43 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2023.06.01 11:03:43 (*)     Testbench
Info (12250): Cpu: # 2023.06.01 11:03:43 (*)     Instruction decoding
Info (12250): Cpu: # 2023.06.01 11:03:43 (*)       Instruction fields
Info (12250): Cpu: # 2023.06.01 11:03:43 (*)       Instruction decodes
Info (12250): Cpu: # 2023.06.01 11:03:44 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2023.06.01 11:03:44 (*)       Instruction controls
Info (12250): Cpu: # 2023.06.01 11:03:44 (*)     Pipeline frontend
Info (12250): Cpu: # 2023.06.01 11:03:44 (*)     Pipeline backend
Info (12250): Cpu: # 2023.06.01 11:03:46 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2023.06.01 11:03:48 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2023.06.01 11:03:49 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'soc_system_cpu_0_cpu'
Info (12250): Cpu: "cpu_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu: Starting RTL generation for module 'soc_system_cpu_1_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_cpu_1_cpu --dir=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0024_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9509_2656912017198593262.dir/0024_cpu_gen//soc_system_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2023.06.01 11:03:49 (*) Starting Nios II generation
Info (12250): Cpu: # 2023.06.01 11:03:49 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2023.06.01 11:03:50 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2023.06.01 11:03:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2023.06.01 11:03:50 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2023.06.01 11:03:50 (*)   Plaintext license not found.
Info (12250): Cpu: # 2023.06.01 11:03:50 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2023.06.01 11:03:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2023.06.01 11:03:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2023.06.01 11:03:51 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2023.06.01 11:03:51 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2023.06.01 11:03:51 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2023.06.01 11:03:51 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2023.06.01 11:03:51 (*)     Testbench
Info (12250): Cpu: # 2023.06.01 11:03:51 (*)     Instruction decoding
Info (12250): Cpu: # 2023.06.01 11:03:51 (*)       Instruction fields
Info (12250): Cpu: # 2023.06.01 11:03:51 (*)       Instruction decodes
Info (12250): Cpu: # 2023.06.01 11:03:52 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2023.06.01 11:03:52 (*)       Instruction controls
Info (12250): Cpu: # 2023.06.01 11:03:52 (*)     Pipeline frontend
Info (12250): Cpu: # 2023.06.01 11:03:52 (*)     Pipeline backend
Info (12250): Cpu: # 2023.06.01 11:03:54 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2023.06.01 11:03:56 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2023.06.01 11:03:57 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'soc_system_cpu_1_cpu'
Info (12250): Cpu: "cpu_1" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): HW_Accelerator_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "HW_Accelerator_0_avalon_master_translator"
Info (12250): Sdram_controller_2_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_controller_2_s1_translator"
Info (12250): HW_Accelerator_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "HW_Accelerator_0_avalon_master_agent"
Info (12250): Sdram_controller_2_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_controller_2_s1_agent"
Info (12250): Sdram_controller_2_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_controller_2_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info (12250): Router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info (12250): Router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info (12250): Router_023: "mm_interconnect_0" instantiated altera_merlin_router "router_023"
Info (12250): Cpu_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_0_data_master_limiter"
Info (12250): Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_controller_2_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_2_s1_burst_adapter"
Info (12250): Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info (12250): Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_controller_2_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_2_s1_rsp_width_adapter"
Info (12250): Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Soc_system: Done "soc_system" with 65 modules, 131 files
Info (12249): Finished elaborating Platform Designer system entity "soc_system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /rtes/miniproject_2/hw/hdl/de1_soc_top_level.vhd
    Info (12022): Found design unit 1: DE1_SoC_top_level-rtl File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 166
    Info (12023): Found entity 1: DE1_SoC_top_level File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v
    Info (12023): Found entity 1: soc_system File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/hw_accelerator.vhd
    Info (12022): Found design unit 1: HW_accelerator-design File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/hw_accelerator.vhd Line: 30
    Info (12023): Found entity 1: HW_accelerator File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/hw_accelerator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/sigprocoperation.vhd
    Info (12022): Found design unit 1: SigProcOperation-design File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/sigprocoperation.vhd Line: 13
    Info (12023): Found entity 1: SigProcOperation File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/sigprocoperation.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_mailbox.v
    Info (12023): Found entity 1: altera_avalon_mailbox File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_mailbox.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_out_serializer.v Line: 28
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_slow_clock_generator.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_audio_0.v
    Info (12023): Found entity 1: soc_system_audio_0 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v
    Info (12023): Found entity 1: soc_system_audio_and_video_config_0 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_audio_pll_0.v
    Info (12023): Found entity 1: soc_system_audio_pll_0 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: soc_system_audio_pll_0_audio_pll File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0.v
    Info (12023): Found entity 1: soc_system_cpu_0 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_ic_data_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 21
    Info (12023): Found entity 2: soc_system_cpu_0_cpu_ic_tag_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 89
    Info (12023): Found entity 3: soc_system_cpu_0_cpu_bht_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 158
    Info (12023): Found entity 4: soc_system_cpu_0_cpu_register_bank_a_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 227
    Info (12023): Found entity 5: soc_system_cpu_0_cpu_register_bank_b_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 293
    Info (12023): Found entity 6: soc_system_cpu_0_cpu_dc_tag_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 359
    Info (12023): Found entity 7: soc_system_cpu_0_cpu_dc_data_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 425
    Info (12023): Found entity 8: soc_system_cpu_0_cpu_dc_victim_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 494
    Info (12023): Found entity 9: soc_system_cpu_0_cpu_nios2_oci_debug File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 562
    Info (12023): Found entity 10: soc_system_cpu_0_cpu_nios2_oci_break File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 708
    Info (12023): Found entity 11: soc_system_cpu_0_cpu_nios2_oci_xbrk File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1001
    Info (12023): Found entity 12: soc_system_cpu_0_cpu_nios2_oci_dbrk File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1262
    Info (12023): Found entity 13: soc_system_cpu_0_cpu_nios2_oci_itrace File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1451
    Info (12023): Found entity 14: soc_system_cpu_0_cpu_nios2_oci_td_mode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1634
    Info (12023): Found entity 15: soc_system_cpu_0_cpu_nios2_oci_dtrace File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1702
    Info (12023): Found entity 16: soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1784
    Info (12023): Found entity 17: soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1856
    Info (12023): Found entity 18: soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1899
    Info (12023): Found entity 19: soc_system_cpu_0_cpu_nios2_oci_fifo File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1946
    Info (12023): Found entity 20: soc_system_cpu_0_cpu_nios2_oci_pib File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2432
    Info (12023): Found entity 21: soc_system_cpu_0_cpu_nios2_oci_im File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2455
    Info (12023): Found entity 22: soc_system_cpu_0_cpu_nios2_performance_monitors File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2525
    Info (12023): Found entity 23: soc_system_cpu_0_cpu_nios2_avalon_reg File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2542
    Info (12023): Found entity 24: soc_system_cpu_0_cpu_ociram_sp_ram_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2635
    Info (12023): Found entity 25: soc_system_cpu_0_cpu_nios2_ocimem File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2700
    Info (12023): Found entity 26: soc_system_cpu_0_cpu_nios2_oci File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2881
    Info (12023): Found entity 27: soc_system_cpu_0_cpu File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_debug_slave_sysclk File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_debug_slave_tck File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_debug_slave_wrapper File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_mult_cell File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_test_bench File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1.v
    Info (12023): Found entity 1: soc_system_cpu_1 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_ic_data_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 21
    Info (12023): Found entity 2: soc_system_cpu_1_cpu_ic_tag_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 89
    Info (12023): Found entity 3: soc_system_cpu_1_cpu_bht_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 158
    Info (12023): Found entity 4: soc_system_cpu_1_cpu_register_bank_a_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 227
    Info (12023): Found entity 5: soc_system_cpu_1_cpu_register_bank_b_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 293
    Info (12023): Found entity 6: soc_system_cpu_1_cpu_dc_tag_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 359
    Info (12023): Found entity 7: soc_system_cpu_1_cpu_dc_data_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 425
    Info (12023): Found entity 8: soc_system_cpu_1_cpu_dc_victim_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 494
    Info (12023): Found entity 9: soc_system_cpu_1_cpu_nios2_oci_debug File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 562
    Info (12023): Found entity 10: soc_system_cpu_1_cpu_nios2_oci_break File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 708
    Info (12023): Found entity 11: soc_system_cpu_1_cpu_nios2_oci_xbrk File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1001
    Info (12023): Found entity 12: soc_system_cpu_1_cpu_nios2_oci_dbrk File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1262
    Info (12023): Found entity 13: soc_system_cpu_1_cpu_nios2_oci_itrace File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1451
    Info (12023): Found entity 14: soc_system_cpu_1_cpu_nios2_oci_td_mode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1634
    Info (12023): Found entity 15: soc_system_cpu_1_cpu_nios2_oci_dtrace File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1702
    Info (12023): Found entity 16: soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1784
    Info (12023): Found entity 17: soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1856
    Info (12023): Found entity 18: soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1899
    Info (12023): Found entity 19: soc_system_cpu_1_cpu_nios2_oci_fifo File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1946
    Info (12023): Found entity 20: soc_system_cpu_1_cpu_nios2_oci_pib File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2432
    Info (12023): Found entity 21: soc_system_cpu_1_cpu_nios2_oci_im File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2455
    Info (12023): Found entity 22: soc_system_cpu_1_cpu_nios2_performance_monitors File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2525
    Info (12023): Found entity 23: soc_system_cpu_1_cpu_nios2_avalon_reg File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2542
    Info (12023): Found entity 24: soc_system_cpu_1_cpu_ociram_sp_ram_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2635
    Info (12023): Found entity 25: soc_system_cpu_1_cpu_nios2_ocimem File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2700
    Info (12023): Found entity 26: soc_system_cpu_1_cpu_nios2_oci File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2881
    Info (12023): Found entity 27: soc_system_cpu_1_cpu File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_debug_slave_sysclk File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_debug_slave_tck File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_debug_slave_wrapper File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_mult_cell File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_test_bench File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_custom_instruction_master_comb_xconnect.sv
    Info (12023): Found entity 1: soc_system_cpu_1_custom_instruction_master_comb_xconnect File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_custom_instruction_master_comb_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart_0.v
    Info (12023): Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: soc_system_jtag_uart_0_scfifo_w File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: soc_system_jtag_uart_0_scfifo_r File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: soc_system_jtag_uart_0 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_004 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_001 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_003 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_004 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_005 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_006 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_009_default_decode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_009 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_013_default_decode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_013 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_016_default_decode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_016 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_023.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_023_default_decode File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_023.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_023 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_023.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_004 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_003 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v
    Info (12023): Found entity 1: soc_system_onchip_memory2_0 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory_1.v
    Info (12023): Found entity 1: soc_system_onchip_memory_1 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_parallel_port_0.v
    Info (12023): Found entity 1: soc_system_parallel_port_0 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_parallel_port_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_performance_counter_0.v
    Info (12023): Found entity 1: soc_system_performance_counter_0 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_performance_counter_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pio_2.v
    Info (12023): Found entity 1: soc_system_pio_2 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pio_2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pll_2.v
    Info (12023): Found entity 1: soc_system_pll_2 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_2.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_sdram_controller_2.v
    Info (12023): Found entity 1: soc_system_sdram_controller_2_input_efifo_module File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v Line: 21
    Info (12023): Found entity 2: soc_system_sdram_controller_2 File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v Line: 159
Info (12127): Elaborating entity "DE1_SoC_top_level" for the top level hierarchy
Critical Warning (10920): VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(198): port or argument "sdram_controller_2_wire_dqm" has 2/4 unassociated elements File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 198
Critical Warning (10920): VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(198): port or argument "pp2_out_export" has 4/8 unassociated elements File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 198
Critical Warning (10920): VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(198): port or argument "pp1_out_export" has 5/8 unassociated elements File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 198
Critical Warning (10920): VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(198): port or argument "pp0_out_export" has 5/8 unassociated elements File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 198
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0" File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 198
Info (12128): Elaborating entity "HW_accelerator" for hierarchy "soc_system:u0|HW_accelerator:hw_accelerator_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 271
Info (12128): Elaborating entity "SigProcOperation" for hierarchy "soc_system:u0|SigProcOperation:sigprocoperation_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 277
Info (12128): Elaborating entity "soc_system_audio_0" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 294
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_0.v Line: 274
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_0.v Line: 329
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/RTES/miniproject_2/hw/quartus/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/RTES/miniproject_2/hw/quartus/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/RTES/miniproject_2/hw/quartus/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/RTES/miniproject_2/hw/quartus/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/RTES/miniproject_2/hw/quartus/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/RTES/miniproject_2/hw/quartus/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_0.v Line: 357
Info (12128): Elaborating entity "soc_system_audio_and_video_config_0" for hierarchy "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 308
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "soc_system_audio_pll_0" for hierarchy "soc_system:u0|soc_system_audio_pll_0:audio_pll_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 315
Info (12128): Elaborating entity "soc_system_audio_pll_0_audio_pll" for hierarchy "soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "soc_system:u0|soc_system_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "soc_system_cpu_0" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 346
Info (12128): Elaborating entity "soc_system_cpu_0_cpu" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0.v Line: 69
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_test_bench" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_test_bench:the_soc_system_cpu_0_cpu_test_bench" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 6000
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_ic_data_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 7002
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_ic_tag_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 7068
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf
    Info (12023): Found entity 1: altsyncram_pgj1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_pgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pgj1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_bht_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 7266
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_register_bank_a_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 8223
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_register_bank_b_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 8241
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_mult_cell" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 8826
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/RTES/miniproject_2/hw/quartus/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/RTES/miniproject_2/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_dc_tag_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 9248
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf
    Info (12023): Found entity 1: altsyncram_jpi1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_jpi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jpi1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_dc_data_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 9314
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_dc_victim_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 9426
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 10283
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_debug" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 632
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_break" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3128
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_xbrk" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3151
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_dbrk" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3178
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_itrace" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_itrace:the_soc_system_cpu_0_cpu_nios2_oci_itrace" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3216
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_dtrace" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3231
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_td_mode" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace|soc_system_cpu_0_cpu_nios2_oci_td_mode:soc_system_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1752
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_fifo" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3246
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2065
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2074
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2083
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_pib" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_pib:the_soc_system_cpu_0_cpu_nios2_oci_pib" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3251
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_im" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_im:the_soc_system_cpu_0_cpu_nios2_oci_im" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3265
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_avalon_reg" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3284
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_ocimem" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3304
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_ociram_sp_ram_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_debug_slave_wrapper" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3406
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_debug_slave_tck" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_debug_slave_sysclk" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_system_cpu_1" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 388
Info (12128): Elaborating entity "soc_system_cpu_1_cpu" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1.v Line: 91
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_test_bench" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_test_bench:the_soc_system_cpu_1_cpu_test_bench" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 6034
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_ic_data_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 7042
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_ic_tag_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 7108
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_bht_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 7306
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_register_bank_a_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 8263
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_register_bank_b_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 8281
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_mult_cell" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 8867
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_dc_tag_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 9289
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_dc_data_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 9355
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_dc_victim_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 9467
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 10309
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_debug" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3098
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_break" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3128
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_xbrk" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3151
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_dbrk" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3178
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_itrace" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_itrace:the_soc_system_cpu_1_cpu_nios2_oci_itrace" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3216
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_dtrace" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3231
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_td_mode" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace|soc_system_cpu_1_cpu_nios2_oci_td_mode:soc_system_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1752
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_fifo" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3246
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2065
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2074
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2083
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_pib" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_pib:the_soc_system_cpu_1_cpu_nios2_oci_pib" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3251
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_im" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_im:the_soc_system_cpu_1_cpu_nios2_oci_im" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3265
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_avalon_reg" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3284
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_ocimem" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3304
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_ociram_sp_ram_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2851
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_debug_slave_wrapper" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3406
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_debug_slave_tck" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_debug_slave_sysclk" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "soc_system_jtag_uart_0" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 401
Info (12128): Elaborating entity "soc_system_jtag_uart_0_scfifo_w" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/RTES/miniproject_2/hw/quartus/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/RTES/miniproject_2/hw/quartus/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/RTES/miniproject_2/hw/quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/RTES/miniproject_2/hw/quartus/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/RTES/miniproject_2/hw/quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/RTES/miniproject_2/hw/quartus/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "soc_system_jtag_uart_0_scfifo_r" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_avalon_mailbox" for hierarchy "soc_system:u0|altera_avalon_mailbox:mailbox_simple_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 435
Info (12128): Elaborating entity "soc_system_onchip_memory2_0" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 470
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aqn1.tdf
    Info (12023): Found entity 1: altsyncram_aqn1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_aqn1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_aqn1" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/RTES/miniproject_2/hw/quartus/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|decode_8la:decode3" File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_aqn1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/RTES/miniproject_2/hw/quartus/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|mux_5hb:mux2" File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_aqn1.tdf Line: 44
Info (12128): Elaborating entity "soc_system_onchip_memory_1" for hierarchy "soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 484
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.v Line: 69
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram" with the following parameter: File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_system_onchip_memory_1.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pon1.tdf
    Info (12023): Found entity 1: altsyncram_pon1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_pon1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_pon1" for hierarchy "soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_parallel_port_0" for hierarchy "soc_system:u0|soc_system_parallel_port_0:parallel_port_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 497
Info (12128): Elaborating entity "soc_system_performance_counter_0" for hierarchy "soc_system:u0|soc_system_performance_counter_0:performance_counter_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 533
Info (12128): Elaborating entity "soc_system_pio_2" for hierarchy "soc_system:u0|soc_system_pio_2:pio_2" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 555
Info (12128): Elaborating entity "soc_system_pll_2" for hierarchy "soc_system:u0|soc_system_pll_2:pll_2" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 564
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_2.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_2.v Line: 91
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i" with the following parameter: File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_2.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "-3750 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "soc_system_sdram_controller_2" for hierarchy "soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 587
Info (12128): Elaborating entity "soc_system_sdram_controller_2_input_efifo_module" for hierarchy "soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v Line: 298
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "soc_system:u0|altera_customins_master_translator:cpu_1_custom_instruction_master_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 648
Info (12128): Elaborating entity "soc_system_cpu_1_custom_instruction_master_comb_xconnect" for hierarchy "soc_system:u0|soc_system_cpu_1_custom_instruction_master_comb_xconnect:cpu_1_custom_instruction_master_comb_xconnect" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 675
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "soc_system:u0|altera_customins_slave_translator:cpu_1_custom_instruction_master_comb_slave_translator0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 718
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 891
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:hw_accelerator_0_avalon_master_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1722
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1782
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1902
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_2_s1_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2026
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_accelerator_0_as_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2090
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2154
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2218
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2346
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_sender_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2410
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2474
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2538
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2602
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2666
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2794
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:hw_accelerator_0_avalon_master_agent" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3323
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3404
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3485
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3566
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3647
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3731
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3772
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3813
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3897
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 3938
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6204
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6220
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 190
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6236
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 189
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6252
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 180
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_004" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6268
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_004_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 180
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_005" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6284
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_005_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_006" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6300
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_006_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_009" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_009" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6348
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_009_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_009|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_013" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6412
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_013_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv Line: 178
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_016" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6460
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_016_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_023" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_023:router_023" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6572
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_023_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_023:router_023|soc_system_mm_interconnect_0_router_023_default_decode:the_default_decode" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_023.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6638
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6738
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_2_s1_burst_adapter" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6838
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_2_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6855
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6938
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 7015
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 7038
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 7090
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 7107
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux_004" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 7164
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 7478
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux_004" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 7552
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 7854
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 7937
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv Line: 470
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 8014
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv Line: 454
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 8037
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 8126
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 8192
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 8226
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 8425
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 8454
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:u0|soc_system_irq_mapper:irq_mapper" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 902
Info (12128): Elaborating entity "soc_system_irq_mapper_001" for hierarchy "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 912
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 975
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller_002" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 1101
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller_003" File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v Line: 1164
Warning (12020): Port "jdo" on the entity instantiation of "the_soc_system_cpu_1_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3216
Warning (12020): Port "jdo" on the entity instantiation of "the_soc_system_cpu_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3216
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c884.tdf
    Info (12023): Found entity 1: altsyncram_c884 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_c884.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/RTES/miniproject_2/hw/quartus/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/RTES/miniproject_2/hw/quartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf
    Info (12023): Found entity 1: cntr_b7i File: C:/RTES/miniproject_2/hw/quartus/db/cntr_b7i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: C:/RTES/miniproject_2/hw/quartus/db/cmpr_a9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/RTES/miniproject_2/hw/quartus/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/RTES/miniproject_2/hw/quartus/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/RTES/miniproject_2/hw/quartus/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/RTES/miniproject_2/hw/quartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/RTES/miniproject_2/hw/quartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.01.11:05:12 Progress: Loading slddad4a74c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddad4a74c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 302
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred due to inappropriate RAM size File: C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/RTES/miniproject_2/hw/quartus/db/altsyncram_40n1.tdf Line: 27
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 30
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 31
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 33
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 46
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 776 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/RTES/miniproject_2/hw/quartus/output_files/lab3_MultiProcessors.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 72
    Warning (15610): No output dependent on input pin "KEY_N[2]" File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 72
    Warning (15610): No output dependent on input pin "KEY_N[3]" File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 72
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 84
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 84
Info (21057): Implemented 12698 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 37 output pins
    Info (21060): Implemented 56 bidirectional pins
    Info (21061): Implemented 11670 logic cells
    Info (21064): Implemented 905 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 5239 megabytes
    Info: Processing ended: Thu Jun 01 11:06:02 2023
    Info: Elapsed time: 00:03:40
    Info: Total CPU time (on all processors): 00:04:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/RTES/miniproject_2/hw/quartus/output_files/lab3_MultiProcessors.map.smsg.


