<root><simulation><result_generated_time />2023-05-17 19:07:28<layer><layer_spec />{'B': 1, 'K': 64, 'C': 32, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 2048, 'I': 720000, 'O': 1440000}<total_data_reuse />{'W': 22500, 'I': 64.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [8, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 2)]], [[('K', 16)], [('C', 2), ('K', 8)]], [], []]<I />[[[('K', 16)], [('K', 8)]], [[('OY', 2)], [('C', 2), ('OY', 2)]], [], []]<O />[[[], [('C', 2)]], [[('K', 16), ('OY', 2)], [('K', 8), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 2), ('C', 8), ('OX', 150), ('OY', 2), ('OY', 19)], []]<I />[[], [('C', 2), ('C', 8), ('OX', 150), ('OY', 2), ('OY', 19)], []]<O />[[('C', 2), ('C', 8)], [('OX', 150), ('OY', 2), ('OY', 19)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 5700, 1], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [2.0, 16, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 32768, 32768], 'I': [8, 5836800, 5836800], 'O': [8, 23347200, 23347200], 'O_partial': [8, 0, 0], 'O_final': [0, 23347200, 23347200]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.17, 0.0], 'O': [0.02, 0.7, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.87, 0.0], 'I': [0.02, 0.87, 0.0], 'O': [0.02, 0.87, 0.0]}<effective_mem_size_bit />{'W': [8, 32768, 32768], 'I': [8, 5836800, 5836800], 'O': [8, 155648, 23347200], 'O_partial': [8, 0, 0], 'O_final': [0, 155648, 23347200]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [8, 8, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[11673600, 11673600], [11673600, 2048], [2048, 0]]<I />[[720000, 720000], [720000, 720000], [720000, 0]]<O />[[(21600000, 23040000), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]<O_partial />[[(21600000, 23040000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1459200, 1459200], [182400, 32], [8, 0]]<I />[[90000, 90000], [11250, 11250], [2812, 0]]<O />[[(2700000, 2880000), (180000, 0)], [(0, 22500), (22500, 0)], [(0, 5625), (0, 0)]]<O_partial />[([2700000, 2880000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [180000, 0]), ([0, 22500], [22500, 0]), ([0, 5625], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />0</mac_count></basic_info><energy><total_energy />100771125.8<mem_energy_breakdown><W />[1022.3, 19205.9, 10.7]<I />[63.1, 2229.6, 3745.8]<O />[2017.7, 4459.2, 7491.7]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />0.0<total />100730880.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2424<utilization_without_data_loading />0.25<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.2424<mac_utilize_temporal_without_data_loading />0.25</mac_array_utilization><latency><latency_cycle_with_data_loading />376262<latency_cycle_without_data_loading />364797<ideal_computing_cycle />91200<data_loading><load_cycle_total />11465<load_cycle_individual />{'W': [4, 64, 0], 'I': [1, 11400, 0]}<load_cycle_combined />{'W': 64, 'I': 11400}</data_loading><mem_stalling><mem_stall_cycle_total />273597<mem_stall_cycle_individual />{'W': [[-91199], [-91199, 273597], [-91200, -91200]], 'I': [[-91199], [-91199, -91199], [-91200, -91200]], 'O': [[-91200], [-91200, -45600], [-45600, -79800]]}<mem_stall_cycle_shared />{'W': [[-91199], [-91199, 273597], [0, 0]], 'I': [[-91199], [-91199, 273597], [0, 0]], 'O': [[-91200], [-91200, -45600], [-45600, -79800]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 32768, 32768], 'I': [8, 5836800, 5836800], 'O': [8, 23347200, 23347200], 'O_partial': [8, 0, 0], 'O_final': [0, 23347200, 23347200]}<data_size_each_level_total />{'W': [2048, 32768, 32768], 'I': [64, 5836800, 5836800], 'O': [4096, 23347200, 23347200]}<loop_cycles_each_level />{'W': [1, 91200, 91200], 'I': [1, 91200, 91200], 'O': [16, 91200, 91200]}<top_ir_loop_size />{'W': [1, 5700, 1], 'I': [1, 1, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [2048.0, 0.4], [0.4, 0.4]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 0.5], [256.0, 256.0], [256.0, 256.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 2048.0], [2048.0, 0.4]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [4096.0, 256.0], [256.0, 256.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [2048.0, 0.4], [0.4, 0]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 0]], 'O': [[8.0, 0.5], [256.0, 256.0], [256.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [2368.0, 320.4], [64.4, 256.0]], 'I': [[8.0, 8.0], [2368.0, 320.4], [64.4, 256.0]], 'O': [[8.0, 0.5], [2368.0, 320.4], [64.4, 256.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 91200], [1, 1, 91200], [91200, 91200, 1]], 'I': [[1, 1, 91200], [1, 1, 91200], [91200, 91200, 1]], 'O': [[1, 1, 91200], [16, 16, 5700], [91200, 91200, 1]]}<trans_time_real />{'W': [[0, 1, 91200], [[0, 1, 91200], [4, 1, 91200]], [[64, 91200, 1], [16, 91200, 1]]], 'I': [[0, 1, 91200], [[0, 1, 91200], [0, 1, 91200]], [[11400, 91200, 1], [2850, 91200, 1]]], 'O': [[0, 1, 91200], [[0, 16, 5700], [8, 16, 5700]], [[45600, 91200, 1], [11400, 91200, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 3], [-91136, -91184]], 'I': [[-1], [-1, -1], [-79800, -88350]], 'O': [[-1], [-16, -8], [-45600, -79800]]}<single_stall_count />{'W': [91199, 91199, 0], 'I': [91199, 91199, 0], 'O': [91200, 5700, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [91199, 0], 'I': [0, 0], 'O': [45600, 45600]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [45600, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -91200], [-45600, -45600]], 1: [[-91200, -91200], [-45600, -91200]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1.588</simulation></root>