Source Block: oh/mio/dv/dut_mio.v@71:81@HdlStmAssign
   // End of automatics
      
   assign dut_active       = 1'b1;
   assign datasize[CW-1:0] = PW/(2*NMIO);
   assign divcfg           = 4'b1;   
   assign clkout           = clk1;

   /*
   assign clkdiv           = 8'h07;                            // (divide by N-1)
   assign clkphase0        = {((clkdiv+8'd1)>>8'd1),8'd0};
   assign clkphase1        = {((clkdiv+8'd1)>>8'd2)+((clkdiv+8'd1)>>8'd1),

Diff Content:
+ 76    assign reg_access_in    = 'b0;
+ 76    assign reg_packet_in    = 'b0;
+ 76    assign reg_wait_in      =  wait_in;

Clone Blocks:
Clone Blocks 1:
oh/mio/dv/dut_mio.v@70:80
   wire			tx_prog_full;		// From mio of mio.v
   // End of automatics
      
   assign dut_active       = 1'b1;
   assign datasize[CW-1:0] = PW/(2*NMIO);
   assign divcfg           = 4'b1;   
   assign clkout           = clk1;

   /*
   assign clkdiv           = 8'h07;                            // (divide by N-1)
   assign clkphase0        = {((clkdiv+8'd1)>>8'd1),8'd0};

