/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [16:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [26:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [15:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire [23:0] celloutsig_1_3z;
  wire [26:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_4z[7:4], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[43:36] && in_data[50:43];
  assign celloutsig_0_3z = celloutsig_0_1z[10:0] && { celloutsig_0_1z[11:2], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[180:163] && in_data[187:170];
  assign celloutsig_1_9z = celloutsig_1_1z && celloutsig_1_4z[12:9];
  assign celloutsig_0_5z = { celloutsig_0_2z[5:2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } && { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_4z[4:0], celloutsig_0_7z } && { celloutsig_0_8z[4:2], celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_4z[7:2], celloutsig_0_3z } && { celloutsig_0_2z[6:1], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_4z[2:0], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_10z } && { celloutsig_0_8z[3:1], celloutsig_0_7z };
  assign celloutsig_0_24z = { celloutsig_0_22z[15:12], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_2z } && { celloutsig_0_22z[16:9], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_1_2z = { in_data[170:153], celloutsig_1_0z } <<< in_data[144:126];
  assign celloutsig_1_6z = celloutsig_1_5z[6:0] <<< celloutsig_1_4z[21:15];
  assign celloutsig_1_13z = { celloutsig_1_12z[12:11], celloutsig_1_7z } <<< celloutsig_1_11z[8:2];
  assign celloutsig_1_18z = { celloutsig_1_1z[3:2], celloutsig_1_9z } <<< celloutsig_1_11z[2:0];
  assign celloutsig_0_7z = in_data[28:24] <<< { celloutsig_0_1z[3:0], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z } <<< celloutsig_0_1z[3:1];
  assign celloutsig_0_13z = { celloutsig_0_1z[0], celloutsig_0_7z, celloutsig_0_5z } <<< { in_data[95:94], celloutsig_0_7z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_13z } <<< { _00_[10], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_8z[5], celloutsig_0_13z } <<< celloutsig_0_12z[10:3];
  assign celloutsig_0_31z = { celloutsig_0_8z[10], celloutsig_0_24z, celloutsig_0_0z } <<< celloutsig_0_15z[2:0];
  assign celloutsig_0_32z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z } <<< { celloutsig_0_15z[5:2], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[186:183] >>> in_data[124:121];
  assign celloutsig_1_5z = celloutsig_1_3z[20:12] >>> celloutsig_1_3z[19:11];
  assign celloutsig_1_7z = { celloutsig_1_2z[7], celloutsig_1_1z } >>> celloutsig_1_4z[21:17];
  assign celloutsig_1_11z = { celloutsig_1_2z[10:3], celloutsig_1_9z } >>> { celloutsig_1_4z[26:25], celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_11z[7:0], celloutsig_1_7z } >>> { celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_1z[11:7], celloutsig_0_4z } >>> in_data[57:45];
  assign celloutsig_0_16z = celloutsig_0_4z[4:1] >>> celloutsig_0_12z[7:4];
  assign celloutsig_0_19z = { celloutsig_0_13z[5:3], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_7z } >>> { celloutsig_0_8z[7:4], celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_22z = { celloutsig_0_8z[3:1], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z } >>> { celloutsig_0_1z[1:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_1_3z = { in_data[130:126], celloutsig_1_2z } - { in_data[163:141], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } - { in_data[178:157], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[42], celloutsig_0_2z } - { celloutsig_0_1z[9:3], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_11z, celloutsig_1_1z } - { celloutsig_1_18z[1], celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_8z = { celloutsig_0_2z[1], celloutsig_0_1z } - { celloutsig_0_2z[6:4], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[39:28] - { in_data[34:24], celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_12z[11:6] - _00_[5:0];
  assign celloutsig_0_2z = celloutsig_0_1z[9:3] - in_data[23:17];
  assign { out_data[130:128], out_data[108:96], out_data[34:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
