# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../QSun.gen/sources_1/ip/c_addsub_1/sim/c_addsub_1.vhd" \
"../../../../QSun.gen/sources_1/ip/cmpy_0/sim/cmpy_0.vhd" \
"../../../../QSun.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../QSun.gen/sources_1/ip/c_addsub_2/sim/c_addsub_2.vhd" \

# Do not sort compile order
nosort
