INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul/Booth_RA_Mul/Booth_RA_Mul.sim/sim_1/impl/timing/xsim/Booth_RA_Mul_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RA_Mul
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul/Booth_RA_Mul/Booth_RA_Mul.srcs/sim_1/new/Booth_RA_Mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_RA_Mul_tb
