{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -52.6075,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": -9.58987,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 54.4075,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 37.2721,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 7.63043,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 37.2721,
	"finish__design__instance__count__class:antenna_cell": 29,
	"finish__design__instance__area__class:antenna_cell": 72.5696,
	"finish__design__instance__count__class:buffer": 428,
	"finish__design__instance__area__class:buffer": 3788.63,
	"finish__design__instance__count__class:clock_buffer": 78,
	"finish__design__instance__area__class:clock_buffer": 1640.32,
	"finish__design__instance__count__class:timing_repair_buffer": 578,
	"finish__design__instance__area__class:timing_repair_buffer": 3783.63,
	"finish__design__instance__count__class:inverter": 521,
	"finish__design__instance__area__class:inverter": 2142.05,
	"finish__design__instance__count__class:clock_inverter": 37,
	"finish__design__instance__area__class:clock_inverter": 497.978,
	"finish__design__instance__count__class:timing_repair_inverter": 3,
	"finish__design__instance__area__class:timing_repair_inverter": 20.0192,
	"finish__design__instance__count__class:sequential_cell": 554,
	"finish__design__instance__area__class:sequential_cell": 14884.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 6538,
	"finish__design__instance__area__class:multi_input_combinational_cell": 61047.3,
	"finish__design__instance__count": 8766,
	"finish__design__instance__area": 87876.8,
	"finish__timing__setup__tns": -784.443,
	"finish__timing__setup__ws": -74.9029,
	"finish__clock__skew__setup": 0.038326,
	"finish__clock__skew__hold": 0.038326,
	"finish__timing__drv__max_slew_limit": -0.0169441,
	"finish__timing__drv__max_slew": 22,
	"finish__timing__drv__max_cap_limit": -0.0226894,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 268,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 138.155,
	"finish__power__switching__total": 240.321,
	"finish__power__leakage__total": 3.73669e-08,
	"finish__power__total": 378.476,
	"finish__design__io": 295,
	"finish__design__die__area": 122616,
	"finish__design__core__area": 120130,
	"finish__design__instance__count": 10378,
	"finish__design__instance__area": 89893.7,
	"finish__design__instance__count__stdcell": 10378,
	"finish__design__instance__area__stdcell": 89893.7,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.748302,
	"finish__design__instance__utilization__stdcell": 0.748302,
	"finish__design__rows": 127,
	"finish__design__rows:unithd": 127,
	"finish__design__sites": 96012,
	"finish__design__sites:unithd": 96012,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}