$date
  Sun Oct 05 22:26:02 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_state_machine $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 1 # sensor $end
$var reg 1 $ fechar_manual $end
$var reg 1 % fim_curso_aberta $end
$var reg 1 & fim_curso_fechada $end
$var reg 1 ' motor_abrir $end
$var reg 1 ( motor_fechar $end
$scope module dut $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 1 + sensor $end
$var reg 1 , fechar_manual $end
$var reg 1 - fim_curso_aberta $end
$var reg 1 . fim_curso_fechada $end
$var reg 1 / motor_abrir $end
$var reg 1 0 motor_fechar $end
$comment state is not handled $end
$comment next_state is not handled $end
$var integer 32 1 timer_cnt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
1&
0'
0(
0)
0*
0+
0,
0-
1.
0/
00
b0 1
#10000000
1!
1)
#20000000
0!
0)
#30000000
1!
1"
1)
1*
#40000000
0!
0)
#50000000
1!
1)
b1 1
#60000000
0!
1#
0)
1+
#70000000
1!
1'
1)
1/
b10 1
#80000000
0!
0)
#90000000
1!
0&
1)
0.
1/
b11 1
#100000000
0!
0)
#110000000
1!
1)
1/
b100 1
#120000000
0!
1%
0)
1-
1/
#130000000
1!
0'
1)
0/
b101 1
#140000000
0!
0)
#150000000
1!
0#
1)
0+
b0 1
#160000000
0!
0)
#170000000
1!
1)
b1 1
#180000000
0!
0%
0)
0-
#190000000
1!
1)
b10 1
#200000000
0!
0)
#210000000
1!
1&
1)
1.
b11 1
#220000000
0!
0)
#230000000
1!
1)
b100 1
#240000000
0!
1#
0)
1+
#250000000
1!
1)
b0 1
#260000000
0!
0)
#270000000
1!
0&
1)
0.
#280000000
0!
0)
#290000000
1!
1)
#300000000
0!
1%
0)
1-
#310000000
1!
1)
#320000000
0!
0)
#330000000
1!
1$
1)
1,
#340000000
0!
0)
#350000000
1!
1(
1)
10
#360000000
0!
0$
0%
0)
0,
0-
10
#370000000
1!
1)
10
b1 1
#380000000
0!
0)
#390000000
1!
1&
1)
1.
10
b10 1
#400000000
0!
0)
#410000000
1!
0(
1)
00
b11 1
#420000000
0!
0)
#430000000
1!
1'
1)
1/
b100 1
#440000000
0!
0)
#450000000
1!
1)
1/
b101 1
#460000000
0!
0)
#470000000
1!
1)
1/
b110 1
#480000000
0!
0)
