{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 11:50:42 2018 " "Info: Processing started: Sun Oct 28 11:50:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off five_to_one_mult -c five_to_one_mult " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off five_to_one_mult -c five_to_one_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_to_one_mult.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file five_to_one_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 five_to_one_mult-Behavior " "Info: Found design unit 1: five_to_one_mult-Behavior" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 five_to_one_mult " "Info: Found entity 1: five_to_one_mult" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "five_to_one_mult " "Info: Elaborating entity \"five_to_one_mult\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR five_to_one_mult.vhd(7) " "Warning (10541): VHDL Signal Declaration warning at five_to_one_mult.vhd(7): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG five_to_one_mult.vhd(8) " "Warning (10541): VHDL Signal Declaration warning at five_to_one_mult.vhd(8): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[9\] GND " "Warning (13410): Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[10\] GND " "Warning (13410): Pin \"LEDG\[10\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[11\] GND " "Warning (13410): Pin \"LEDG\[11\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[12\] GND " "Warning (13410): Pin \"LEDG\[12\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[13\] GND " "Warning (13410): Pin \"LEDG\[13\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[14\] GND " "Warning (13410): Pin \"LEDG\[14\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[15\] GND " "Warning (13410): Pin \"LEDG\[15\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[16\] GND " "Warning (13410): Pin \"LEDG\[16\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[17\] GND " "Warning (13410): Pin \"LEDG\[17\]\" is stuck at GND" {  } { { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Info: Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 11:50:43 2018 " "Info: Processing ended: Sun Oct 28 11:50:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 11:50:44 2018 " "Info: Processing started: Sun Oct 28 11:50:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off five_to_one_mult -c five_to_one_mult " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off five_to_one_mult -c five_to_one_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "five_to_one_mult EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"five_to_one_mult\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "Warning: No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Info: Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[0] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Info: Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[1] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Info: Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[2] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Info: Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[3] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Info: Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[4] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Info: Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[5] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Info: Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[6] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Info: Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[7] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Info: Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[8] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Info: Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[9] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[10\] " "Info: Pin LEDR\[10\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[10] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[11\] " "Info: Pin LEDR\[11\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[11] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[12\] " "Info: Pin LEDR\[12\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[12] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[13\] " "Info: Pin LEDR\[13\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[13] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[14\] " "Info: Pin LEDR\[14\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[14] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[15\] " "Info: Pin LEDR\[15\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[15] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[16\] " "Info: Pin LEDR\[16\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[16] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[17\] " "Info: Pin LEDR\[17\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[17] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Info: Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[0] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Info: Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[1] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Info: Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[2] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Info: Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[3] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Info: Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[4] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Info: Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[5] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Info: Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[6] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Info: Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[7] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[8\] " "Info: Pin LEDG\[8\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[8] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[9\] " "Info: Pin LEDG\[9\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[9] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[10\] " "Info: Pin LEDG\[10\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[10] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[11\] " "Info: Pin LEDG\[11\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[11] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[12\] " "Info: Pin LEDG\[12\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[12] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[13\] " "Info: Pin LEDG\[13\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[13] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[14\] " "Info: Pin LEDG\[14\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[14] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[15\] " "Info: Pin LEDG\[15\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[15] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[16\] " "Info: Pin LEDG\[16\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[16] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[17\] " "Info: Pin LEDG\[17\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[17] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[0\] " "Info: Pin m\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { m[0] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[1\] " "Info: Pin m\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { m[1] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[2\] " "Info: Pin m\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { m[2] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Info: Pin SW\[12\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[12] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Info: Pin SW\[15\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[15] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Info: Pin SW\[16\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[16] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Info: Pin SW\[3\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[3] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Info: Pin SW\[6\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[6] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Info: Pin SW\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[0] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Info: Pin SW\[9\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[9] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Info: Pin SW\[17\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[17] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Info: Pin SW\[13\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[13] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Info: Pin SW\[7\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[7] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Info: Pin SW\[4\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[4] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Info: Pin SW\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[1] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Info: Pin SW\[10\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[10] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Info: Pin SW\[14\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[14] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Info: Pin SW\[5\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[5] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Info: Pin SW\[8\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[8] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Info: Pin SW\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[2] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Info: Pin SW\[11\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { SW[11] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 3.3V 18 39 0 " "Info: Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 18 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Warning: Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[9\] 0 " "Info: Pin \"LEDG\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[10\] 0 " "Info: Pin \"LEDG\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[11\] 0 " "Info: Pin \"LEDG\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[12\] 0 " "Info: Pin \"LEDG\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[13\] 0 " "Info: Pin \"LEDG\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[14\] 0 " "Info: Pin \"LEDG\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[15\] 0 " "Info: Pin \"LEDG\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[16\] 0 " "Info: Pin \"LEDG\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[17\] 0 " "Info: Pin \"LEDG\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m\[0\] 0 " "Info: Pin \"m\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m\[1\] 0 " "Info: Pin \"m\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m\[2\] 0 " "Info: Pin \"m\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "36 " "Warning: Following 36 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Info: Pin LEDR\[0\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[0] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Info: Pin LEDR\[1\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[1] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Info: Pin LEDR\[2\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[2] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Info: Pin LEDR\[3\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[3] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Info: Pin LEDR\[4\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[4] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Info: Pin LEDR\[5\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[5] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Info: Pin LEDR\[6\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[6] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Info: Pin LEDR\[7\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[7] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Info: Pin LEDR\[8\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[8] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Info: Pin LEDR\[9\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[9] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[10\] GND " "Info: Pin LEDR\[10\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[10] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[11\] GND " "Info: Pin LEDR\[11\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[11] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[12\] GND " "Info: Pin LEDR\[12\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[12] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[13\] GND " "Info: Pin LEDR\[13\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[13] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[14\] GND " "Info: Pin LEDR\[14\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[14] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[15\] GND " "Info: Pin LEDR\[15\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[15] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[16\] GND " "Info: Pin LEDR\[16\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[16] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[17\] GND " "Info: Pin LEDR\[17\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[17] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 7 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] GND " "Info: Pin LEDG\[0\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[0] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Info: Pin LEDG\[1\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[1] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] GND " "Info: Pin LEDG\[2\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[2] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] GND " "Info: Pin LEDG\[3\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[3] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Info: Pin LEDG\[4\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[4] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Info: Pin LEDG\[5\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[5] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Info: Pin LEDG\[6\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[6] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] GND " "Info: Pin LEDG\[7\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[7] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[8\] GND " "Info: Pin LEDG\[8\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[8] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[9\] GND " "Info: Pin LEDG\[9\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[9] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[10\] GND " "Info: Pin LEDG\[10\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[10] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[11\] GND " "Info: Pin LEDG\[11\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[11] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[12\] GND " "Info: Pin LEDG\[12\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[12] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[13\] GND " "Info: Pin LEDG\[13\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[13] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[14\] GND " "Info: Pin LEDG\[14\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[14] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[15\] GND " "Info: Pin LEDG\[15\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[15] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[16\] GND " "Info: Pin LEDG\[16\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[16] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[17\] GND " "Info: Pin LEDG\[17\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[17] } } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.fit.smsg " "Info: Generated suppressed messages file E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 11:50:50 2018 " "Info: Processing ended: Sun Oct 28 11:50:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 11:50:52 2018 " "Info: Processing started: Sun Oct 28 11:50:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off five_to_one_mult -c five_to_one_mult " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off five_to_one_mult -c five_to_one_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 11:50:56 2018 " "Info: Processing ended: Sun Oct 28 11:50:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 11:50:57 2018 " "Info: Processing started: Sun Oct 28 11:50:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off five_to_one_mult -c five_to_one_mult --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off five_to_one_mult -c five_to_one_mult --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] m\[1\] 11.743 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"m\[1\]\" is 11.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns SW\[16\] 1 PIN PIN_C6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 5; PIN Node = 'SW\[16\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.824 ns) + CELL(0.275 ns) 6.959 ns Mux1~0 2 COMB LCCOMB_X1_Y4_N0 1 " "Info: 2: + IC(5.824 ns) + CELL(0.275 ns) = 6.959 ns; Loc. = LCCOMB_X1_Y4_N0; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { SW[16] Mux1~0 } "NODE_NAME" } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 7.641 ns Mux1~1 3 COMB LCCOMB_X1_Y4_N10 1 " "Info: 3: + IC(0.262 ns) + CELL(0.420 ns) = 7.641 ns; Loc. = LCCOMB_X1_Y4_N10; Fanout = 1; COMB Node = 'Mux1~1'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Mux1~0 Mux1~1 } "NODE_NAME" } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 8.342 ns Mux1~2 4 COMB LCCOMB_X1_Y4_N12 1 " "Info: 4: + IC(0.263 ns) + CELL(0.438 ns) = 8.342 ns; Loc. = LCCOMB_X1_Y4_N12; Fanout = 1; COMB Node = 'Mux1~2'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { Mux1~1 Mux1~2 } "NODE_NAME" } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(2.662 ns) 11.743 ns m\[1\] 5 PIN PIN_AC1 0 " "Info: 5: + IC(0.739 ns) + CELL(2.662 ns) = 11.743 ns; Loc. = PIN_AC1; Fanout = 0; PIN Node = 'm\[1\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { Mux1~2 m[1] } "NODE_NAME" } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.655 ns ( 39.64 % ) " "Info: Total cell delay = 4.655 ns ( 39.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.088 ns ( 60.36 % ) " "Info: Total interconnect delay = 7.088 ns ( 60.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "11.743 ns" { SW[16] Mux1~0 Mux1~1 Mux1~2 m[1] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "11.743 ns" { SW[16] {} SW[16]~combout {} Mux1~0 {} Mux1~1 {} Mux1~2 {} m[1] {} } { 0.000ns 0.000ns 5.824ns 0.262ns 0.263ns 0.739ns } { 0.000ns 0.860ns 0.275ns 0.420ns 0.438ns 2.662ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 11:50:58 2018 " "Info: Processing ended: Sun Oct 28 11:50:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Info: Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 11:52:07 2018 " "Info: Processing started: Sun Oct 28 11:52:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp five_to_one_mult -c five_to_one_mult --netlist_type=sgate " "Info: Command: quartus_rpp five_to_one_mult -c five_to_one_mult --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 11:52:07 2018 " "Info: Processing ended: Sun Oct 28 11:52:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
