INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_5_6111/lab_5_6111.srcs/sources_1/imports/Downloads/lab5_audio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-311] analyzing module recorder
WARNING: [VRFC 10-3248] data object 'tone_440' is already declared [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_5_6111/lab_5_6111.srcs/sources_1/imports/Downloads/lab5_audio.sv:85]
WARNING: [VRFC 10-3703] second declaration of 'tone_440' ignored [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_5_6111/lab_5_6111.srcs/sources_1/imports/Downloads/lab5_audio.sv:85]
INFO: [VRFC 10-311] analyzing module fir31
INFO: [VRFC 10-311] analyzing module coeffs31
INFO: [VRFC 10-311] analyzing module volume_control
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-311] analyzing module sine_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_5_6111/lab_5_6111.srcs/sim_1/imports/Downloads/fir_31_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir31_test
