============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 13 2023  09:25:36 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/CK
Endpoint:   alu_inst/Cout_reg/D (^) checked with leading edge of 'func_clk'
Beginpoint: A[1]                (v) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           147
= Required Time                  4853
- Arrival Time                   1731
= Slack Time                     3121
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-----------------------------------------------------------------------------------------
               Pin             Edge    Cell     Fanout Load Slew Delay  Arrival Required 
                                                       (fF) (ps)  (ps) Time(ps) Time(ps) 
-----------------------------------------------------------------------------------------
       A[1]                    v                     4  1.3    0    +0      400     3521 
       alu_inst/g3755/A        v                                    +0      400     3521 
       alu_inst/g3755/Y        ^     INVX1           9  3.2   73   +45      445     3566 
       alu_inst/g3743/B        ^                                    +0      445     3566 
       alu_inst/g3743/Y        v     NAND2X1         2  0.6   72   +87      532     3653 
       alu_inst/g3729/AN       v                                    +0      532     3653 
       alu_inst/g3729/Y        v     NOR2BX1         3  1.1   52   +97      629     3750 
       alu_inst/g3687/B        v                                    +0      629     3750 
       alu_inst/g3687/Y        ^     XNOR2X1         3  1.2   43  +180      809     3930 
       alu_inst/g3666/A1       ^                                    +0      809     3930 
       alu_inst/g3666/Y        v     OAI222X1        2  0.6  207  +216     1025     4146 
       alu_inst/g3649/A1       v                                    +0     1025     4146 
       alu_inst/g3649/Y        ^     OAI22X1         1  0.4   99  +166     1191     4313 
       alu_inst/g3643/B0       ^                                    +0     1191     4313 
       alu_inst/g3643/Y        v     OAI2BB1X1       1  0.3   59  +104     1295     4416 
       alu_inst/g3630/C0       v                                    +0     1295     4416 
       alu_inst/g3630/Y        ^     OAI221X1        2  0.8  120   +56     1352     4473 
       alu_inst/g3626/C        ^                                    +0     1352     4473 
       alu_inst/g3626/Y        v     NAND3X1         1  0.3  103  +130     1482     4604 
       alu_inst/g3622/B1       v                                    +0     1482     4604 
       alu_inst/g3622/Y        ^     AOI22X1         2  0.8   90  +109     1592     4713 
       alu_inst/g3618/B        ^                                    +0     1592     4713 
       alu_inst/g3618/Y        v     NAND2X1         1  0.3   61   +88     1679     4800 
       alu_inst/g3616/C0       v                                    +0     1679     4800 
       alu_inst/g3616/Y        ^     OAI211X1        1  0.3   79   +52     1731     4853 
       alu_inst/Cout_reg/D <<< ^     DFFRHQX1                       +0     1731     4853 
-----------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  10:14:47 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/CK
Endpoint:   alu_inst/Cout_reg/D (^) checked with leading edge of 'func_clk'
Beginpoint: A[1]                (v) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           147
= Required Time                  4853
- Arrival Time                   1731
= Slack Time                     3121
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-----------------------------------------------------------------------------------------
               Pin             Edge    Cell     Fanout Load Slew Delay  Arrival Required 
                                                       (fF) (ps)  (ps) Time(ps) Time(ps) 
-----------------------------------------------------------------------------------------
       A[1]                    v                     4  1.3    0    +0      400     3521 
       alu_inst/g3755/A        v                                    +0      400     3521 
       alu_inst/g3755/Y        ^     INVX1           9  3.2   73   +45      445     3566 
       alu_inst/g3743/B        ^                                    +0      445     3566 
       alu_inst/g3743/Y        v     NAND2X1         2  0.6   72   +87      532     3653 
       alu_inst/g3729/AN       v                                    +0      532     3653 
       alu_inst/g3729/Y        v     NOR2BX1         3  1.1   52   +97      629     3750 
       alu_inst/g3687/B        v                                    +0      629     3750 
       alu_inst/g3687/Y        ^     XNOR2X1         3  1.2   43  +180      809     3930 
       alu_inst/g3666/A1       ^                                    +0      809     3930 
       alu_inst/g3666/Y        v     OAI222X1        2  0.6  207  +216     1025     4146 
       alu_inst/g3649/A1       v                                    +0     1025     4146 
       alu_inst/g3649/Y        ^     OAI22X1         1  0.4   99  +166     1191     4313 
       alu_inst/g3643/B0       ^                                    +0     1191     4313 
       alu_inst/g3643/Y        v     OAI2BB1X1       1  0.3   59  +104     1295     4416 
       alu_inst/g3630/C0       v                                    +0     1295     4416 
       alu_inst/g3630/Y        ^     OAI221X1        2  0.8  120   +56     1352     4473 
       alu_inst/g3626/C        ^                                    +0     1352     4473 
       alu_inst/g3626/Y        v     NAND3X1         1  0.3  103  +130     1482     4604 
       alu_inst/g3622/B1       v                                    +0     1482     4604 
       alu_inst/g3622/Y        ^     AOI22X1         2  0.8   90  +109     1592     4713 
       alu_inst/g3618/B        ^                                    +0     1592     4713 
       alu_inst/g3618/Y        v     NAND2X1         1  0.3   61   +88     1679     4800 
       alu_inst/g3616/C0       v                                    +0     1679     4800 
       alu_inst/g3616/Y        ^     OAI211X1        1  0.3   79   +52     1731     4853 
       alu_inst/Cout_reg/D <<< ^     DFFRHQX1                       +0     1731     4853 
-----------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  10:18:33 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/CK
Endpoint:   alu_inst/Cout_reg/D (^) checked with leading edge of 'func_clk'
Beginpoint: A[1]                (v) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           147
= Required Time                  4853
- Arrival Time                   1731
= Slack Time                     3121
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-----------------------------------------------------------------------------------------
               Pin             Edge    Cell     Fanout Load Slew Delay  Arrival Required 
                                                       (fF) (ps)  (ps) Time(ps) Time(ps) 
-----------------------------------------------------------------------------------------
       A[1]                    v                     4  1.3    0    +0      400     3521 
       alu_inst/g3755/A        v                                    +0      400     3521 
       alu_inst/g3755/Y        ^     INVX1           9  3.2   73   +45      445     3566 
       alu_inst/g3743/B        ^                                    +0      445     3566 
       alu_inst/g3743/Y        v     NAND2X1         2  0.6   72   +87      532     3653 
       alu_inst/g3729/AN       v                                    +0      532     3653 
       alu_inst/g3729/Y        v     NOR2BX1         3  1.1   52   +97      629     3750 
       alu_inst/g3687/B        v                                    +0      629     3750 
       alu_inst/g3687/Y        ^     XNOR2X1         3  1.2   43  +180      809     3930 
       alu_inst/g3666/A1       ^                                    +0      809     3930 
       alu_inst/g3666/Y        v     OAI222X1        2  0.6  207  +216     1025     4146 
       alu_inst/g3649/A1       v                                    +0     1025     4146 
       alu_inst/g3649/Y        ^     OAI22X1         1  0.4   99  +166     1191     4313 
       alu_inst/g3643/B0       ^                                    +0     1191     4313 
       alu_inst/g3643/Y        v     OAI2BB1X1       1  0.3   59  +104     1295     4416 
       alu_inst/g3630/C0       v                                    +0     1295     4416 
       alu_inst/g3630/Y        ^     OAI221X1        2  0.8  120   +56     1352     4473 
       alu_inst/g3626/C        ^                                    +0     1352     4473 
       alu_inst/g3626/Y        v     NAND3X1         1  0.3  103  +130     1482     4604 
       alu_inst/g3622/B1       v                                    +0     1482     4604 
       alu_inst/g3622/Y        ^     AOI22X1         2  0.8   90  +109     1592     4713 
       alu_inst/g3618/B        ^                                    +0     1592     4713 
       alu_inst/g3618/Y        v     NAND2X1         1  0.3   61   +88     1679     4800 
       alu_inst/g3616/C0       v                                    +0     1679     4800 
       alu_inst/g3616/Y        ^     OAI211X1        1  0.3   79   +52     1731     4853 
       alu_inst/Cout_reg/D <<< ^     DFFRHQX1                       +0     1731     4853 
-----------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  10:23:43 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/CK
Endpoint:   alu_inst/Cout_reg/D (^) checked with leading edge of 'func_clk'
Beginpoint: A[1]                (v) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           147
= Required Time                  4853
- Arrival Time                   1731
= Slack Time                     3121
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-----------------------------------------------------------------------------------------
               Pin             Edge    Cell     Fanout Load Slew Delay  Arrival Required 
                                                       (fF) (ps)  (ps) Time(ps) Time(ps) 
-----------------------------------------------------------------------------------------
       A[1]                    v                     4  1.3    0    +0      400     3521 
       alu_inst/g3755/A        v                                    +0      400     3521 
       alu_inst/g3755/Y        ^     INVX1           9  3.2   73   +45      445     3566 
       alu_inst/g3743/B        ^                                    +0      445     3566 
       alu_inst/g3743/Y        v     NAND2X1         2  0.6   72   +87      532     3653 
       alu_inst/g3729/AN       v                                    +0      532     3653 
       alu_inst/g3729/Y        v     NOR2BX1         3  1.1   52   +97      629     3750 
       alu_inst/g3687/B        v                                    +0      629     3750 
       alu_inst/g3687/Y        ^     XNOR2X1         3  1.2   43  +180      809     3930 
       alu_inst/g3666/A1       ^                                    +0      809     3930 
       alu_inst/g3666/Y        v     OAI222X1        2  0.6  207  +216     1025     4146 
       alu_inst/g3649/A1       v                                    +0     1025     4146 
       alu_inst/g3649/Y        ^     OAI22X1         1  0.4   99  +166     1191     4313 
       alu_inst/g3643/B0       ^                                    +0     1191     4313 
       alu_inst/g3643/Y        v     OAI2BB1X1       1  0.3   59  +104     1295     4416 
       alu_inst/g3630/C0       v                                    +0     1295     4416 
       alu_inst/g3630/Y        ^     OAI221X1        2  0.8  120   +56     1352     4473 
       alu_inst/g3626/C        ^                                    +0     1352     4473 
       alu_inst/g3626/Y        v     NAND3X1         1  0.3  103  +130     1482     4604 
       alu_inst/g3622/B1       v                                    +0     1482     4604 
       alu_inst/g3622/Y        ^     AOI22X1         2  0.8   90  +109     1592     4713 
       alu_inst/g3618/B        ^                                    +0     1592     4713 
       alu_inst/g3618/Y        v     NAND2X1         1  0.3   61   +88     1679     4800 
       alu_inst/g3616/C0       v                                    +0     1679     4800 
       alu_inst/g3616/Y        ^     OAI211X1        1  0.3   79   +52     1731     4853 
       alu_inst/Cout_reg/D <<< ^     DFFRHQX1                       +0     1731     4853 
-----------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  12:23:39 pm
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/CK
Endpoint:   alu_inst/Cout_reg/D (^) checked with leading edge of 'func_clk'
Beginpoint: A[1]                (v) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           147
= Required Time                  4853
- Arrival Time                   1731
= Slack Time                     3121
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-----------------------------------------------------------------------------------------
               Pin             Edge    Cell     Fanout Load Slew Delay  Arrival Required 
                                                       (fF) (ps)  (ps) Time(ps) Time(ps) 
-----------------------------------------------------------------------------------------
       A[1]                    v                     4  1.3    0    +0      400     3521 
       alu_inst/g3755/A        v                                    +0      400     3521 
       alu_inst/g3755/Y        ^     INVX1           9  3.2   73   +45      445     3566 
       alu_inst/g3743/B        ^                                    +0      445     3566 
       alu_inst/g3743/Y        v     NAND2X1         2  0.6   72   +87      532     3653 
       alu_inst/g3729/AN       v                                    +0      532     3653 
       alu_inst/g3729/Y        v     NOR2BX1         3  1.1   52   +97      629     3750 
       alu_inst/g3687/B        v                                    +0      629     3750 
       alu_inst/g3687/Y        ^     XNOR2X1         3  1.2   43  +180      809     3930 
       alu_inst/g3666/A1       ^                                    +0      809     3930 
       alu_inst/g3666/Y        v     OAI222X1        2  0.6  207  +216     1025     4146 
       alu_inst/g3649/A1       v                                    +0     1025     4146 
       alu_inst/g3649/Y        ^     OAI22X1         1  0.4   99  +166     1191     4313 
       alu_inst/g3643/B0       ^                                    +0     1191     4313 
       alu_inst/g3643/Y        v     OAI2BB1X1       1  0.3   59  +104     1295     4416 
       alu_inst/g3630/C0       v                                    +0     1295     4416 
       alu_inst/g3630/Y        ^     OAI221X1        2  0.8  120   +56     1352     4473 
       alu_inst/g3626/C        ^                                    +0     1352     4473 
       alu_inst/g3626/Y        v     NAND3X1         1  0.3  103  +130     1482     4604 
       alu_inst/g3622/B1       v                                    +0     1482     4604 
       alu_inst/g3622/Y        ^     AOI22X1         2  0.8   90  +109     1592     4713 
       alu_inst/g3618/B        ^                                    +0     1592     4713 
       alu_inst/g3618/Y        v     NAND2X1         1  0.3   61   +88     1679     4800 
       alu_inst/g3616/C0       v                                    +0     1679     4800 
       alu_inst/g3616/Y        ^     OAI211X1        1  0.3   79   +52     1731     4853 
       alu_inst/Cout_reg/D <<< ^     DFFRHQX1                       +0     1731     4853 
-----------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
