{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539155750365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539155750366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 01:15:50 2018 " "Processing started: Wed Oct 10 01:15:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539155750366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539155750366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off micro -c micro " "Command: quartus_eda --read_settings_files=off --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539155750366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_7_1200mv_85c_slow.svo D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/ simulation " "Generated file micro_7_1200mv_85c_slow.svo in folder \"D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539155753010 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_7_1200mv_0c_slow.svo D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/ simulation " "Generated file micro_7_1200mv_0c_slow.svo in folder \"D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539155754002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_min_1200mv_0c_fast.svo D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/ simulation " "Generated file micro_min_1200mv_0c_fast.svo in folder \"D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539155754982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro.svo D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/ simulation " "Generated file micro.svo in folder \"D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539155755951 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_7_1200mv_85c_v_slow.sdo D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/ simulation " "Generated file micro_7_1200mv_85c_v_slow.sdo in folder \"D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539155757147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_7_1200mv_0c_v_slow.sdo D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/ simulation " "Generated file micro_7_1200mv_0c_v_slow.sdo in folder \"D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539155758357 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_min_1200mv_0c_v_fast.sdo D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/ simulation " "Generated file micro_min_1200mv_0c_v_fast.sdo in folder \"D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539155759567 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_v.sdo D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/ simulation " "Generated file micro_v.sdo in folder \"D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539155760804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539155761257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 01:16:01 2018 " "Processing ended: Wed Oct 10 01:16:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539155761257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539155761257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539155761257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539155761257 ""}
