============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 05 2024  10:56:51 pm
  Module:                 pipeline_top
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (R) halt_reg/CK
          Clock: (R) clk
       Endpoint: (R) halt

                     Capture    Launch     
        Clock Edge:+       -         0     
       Src Latency:+       -         0     
       Net Latency:+       -         0 (I) 
           Arrival:=       -         0     
                                           
      Launch Clock:-       0               
         Data Path:-      96               

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  halt_reg/CK    -       -     R     (arrival)      1    -     0     -       0    (-,-) 
  halt_reg/Q     -       CK->Q R     DFFR_X1        1  0.4     7    96      96    (-,-) 
  halt           -       -     R     (port)         -    -     -     0      96    (-,-) 
#---------------------------------------------------------------------------------------

