Model {
  Name			  "blockdemo_preaddermodes"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.6"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "US-ASCII"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  InitFcn		  "%% DSPBuilder Start\nalt_dspbuilder_update_model(bdroot)\n%% DSPBuilder End\n"
  Created		  "Mon Mar  4 16:29:43 2013"
  Creator		  "akarapet"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "akarapet"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Mar  4 17:28:40 2013"
  RTWModifiedTimeStamp	  284318803
  ModelVersionFormat	  "1.%<AutoIncrement:6>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 499, 222, 1379, 852 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UniformRandomNumber
      Minimum		      "-1"
      Maximum		      "1"
      Seed		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
  }
  System {
    Name		    "blockdemo_preaddermodes"
    Location		    [542, 102, 1824, 1025]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "32"
    Block {
      BlockType		      Reference
      Name		      "Coefficcient ROM for 36x18 mode (CONST mode)"
      SID		      "4"
      Ports		      [2, 1]
      Position		      [280, 44, 720, 126]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Variable Precision DSP Block"
      SourceType	      "StratixV ArriaV and CycloneV Variable Precision DSP Block AlteraBlockset"
      complex_model_delayed   "0"
      model_delayed	      "0"
      device_family	      "Stratix V"
      used_mode_stratix	      "Other Modes"
      used_mode_arria	      "Other Modes"
      in_25x18_complex_mode   "0"
      in_18x18plus36_mode     "0"
      in_other_modes	      "1"
      number_of_mults	      "1"
      clock_ena_inputs	      off
      async_clear_inputs      off
      bus_type		      "Signed Integer"
      bwl_A		      "18"
      bwr_A		      "0"
      width_A		      "18"
      chain_width	      "64"
      reg_inputs_A	      off
      A_inputs_reg_ena	      "ENABLE 0"
      bwl_B		      "36"
      bwr_B		      "0"
      width_B		      "36"
      reg_inputs_B	      off
      B_inputs_reg_ena	      "ENABLE 0"
      bwl_joint_A_B	      "8"
      bwr_joint_A_B	      "0"
      reg_joint_A_B_input     on
      A_B_input_reg_ena	      "ENABLE 0"
      bwl_A_complex	      "8"
      bwr_A_complex	      "8"
      reg_complex_A	      on
      A_complex_inputs_reg_ena "ENABLE 0"
      bwl_B_complex	      "8"
      bwr_B_complex	      "8"
      reg_complex_B	      on
      B_complex_inputs_reg_ena "ENABLE 0"
      A_inputs_exist	      "1"
      B_inputs_exist	      "0"
      C_inputs_exist	      "0"
      coef_sel_inputs_exist   "1"
      all_inputs_registered   "0"
      no_input_registered     "1"
      all_inputs_share_same_clocks "1"
      full_resolution	      off
      bwl_out		      "54"
      bwr_out		      "0"
      reg_output	      off
      output_reg_ena	      "ENABLE 0"
      systolic_regs_available "0"
      enable_systolic_regs    off
      systolic_regs_used      "0"
      basic_struct_ok_for_input_scan "0"
      input_scan_available    "0"
      enable_input_scan	      off
      input_scan_used	      "0"
      input_scan_delay_regs_available "0"
      enable_input_scan_delay_regs off
      input_scan_delay_regs_used "0"
      basic_struct_ok_for_coef_rom "1"
      coef_rom_available      "1"
      enable_coef_rom	      on
      coef_rom_used	      "1"
      basic_struct_ok_for_preadder "0"
      preadder_available      "0"
      enable_preadder	      off
      preadder_used	      "0"
      preadder_direction      "ADD"
      square_mode_available   "0"
      enable_square_mode      off
      square_mode_used	      "0"
      upper_limit_9bit	      "9"
      upper_limit_18bit	      "18"
      upper_limit_27bit	      "27"
      in_18x18_modes	      "0"
      in_27x27_modes	      "0"
      in_36x18_modes	      "1"
      in_36x36_mode	      "0"
      mult1_adder_available   "0"
      mult1_direction	      "ADD"
      mult3_adder_available   "0"
      mult3_direction	      "ADD"
      chainout_adder_available "1"
      use_chainout_input      off
      chainout_input_used     "0"
      use_chainout_output     off
      chainout_output_used    "0"
      accum_available	      "1"
      enable_accum	      off
      accum_used	      "0"
      double_accum_available  "0"
      enable_double_accum     off
      double_accum_used	      "0"
      negate_available	      "1"
      mult_add_operation      "ADD"
      rounding_constant_available "1"
      use_rounding_constant   off
      rounding_constant_used  "0"
      constant_value	      "1"
      bwl_C		      "8"
      bwr_C		      "0"
      bwl_coef		      "36"
      bwr_coef		      "0"
      mult0_coeffs	      "[2147483648, -2147483648, -211, 0, 7, 44, -2147483630, 333]"
      mult1_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      mult2_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      mult3_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      reg_mult1_op_control    off
      reg_mult3_op_control    off
      reg_accum_control	      off
      reg_negate_control      off
      control_regs_ena	      "ENABLE 0"
    }
    Block {
      BlockType		      Reference
      Name		      "Pre Adder and Coefficient ROM (COEF mode)"
      SID		      "17"
      Ports		      [3, 1]
      Position		      [280, 440, 725, 560]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Variable Precision DSP Block"
      SourceType	      "StratixV ArriaV and CycloneV Variable Precision DSP Block AlteraBlockset"
      complex_model_delayed   "0"
      model_delayed	      "0"
      device_family	      "Stratix V"
      used_mode_stratix	      "Other Modes"
      used_mode_arria	      "Other Modes"
      in_25x18_complex_mode   "0"
      in_18x18plus36_mode     "0"
      in_other_modes	      "1"
      number_of_mults	      "1"
      clock_ena_inputs	      off
      async_clear_inputs      off
      bus_type		      "Signed Integer"
      bwl_A		      "20"
      bwr_A		      "0"
      width_A		      "20"
      chain_width	      "64"
      reg_inputs_A	      on
      A_inputs_reg_ena	      "ENABLE 0"
      bwl_B		      "20"
      bwr_B		      "0"
      width_B		      "20"
      reg_inputs_B	      on
      B_inputs_reg_ena	      "ENABLE 0"
      bwl_joint_A_B	      "8"
      bwr_joint_A_B	      "0"
      reg_joint_A_B_input     on
      A_B_input_reg_ena	      "ENABLE 0"
      bwl_A_complex	      "8"
      bwr_A_complex	      "8"
      reg_complex_A	      on
      A_complex_inputs_reg_ena "ENABLE 0"
      bwl_B_complex	      "8"
      bwr_B_complex	      "8"
      reg_complex_B	      on
      B_complex_inputs_reg_ena "ENABLE 0"
      A_inputs_exist	      "1"
      B_inputs_exist	      "1"
      C_inputs_exist	      "0"
      coef_sel_inputs_exist   "1"
      all_inputs_registered   "1"
      no_input_registered     "0"
      all_inputs_share_same_clocks "1"
      full_resolution	      off
      bwl_out		      "41"
      bwr_out		      "0"
      reg_output	      off
      output_reg_ena	      "ENABLE 0"
      systolic_regs_available "0"
      enable_systolic_regs    off
      systolic_regs_used      "0"
      basic_struct_ok_for_input_scan "1"
      input_scan_available    "0"
      enable_input_scan	      off
      input_scan_used	      "0"
      input_scan_delay_regs_available "0"
      enable_input_scan_delay_regs off
      input_scan_delay_regs_used "0"
      basic_struct_ok_for_coef_rom "1"
      coef_rom_available      "1"
      enable_coef_rom	      on
      coef_rom_used	      "1"
      basic_struct_ok_for_preadder "1"
      preadder_available      "1"
      enable_preadder	      on
      preadder_used	      "1"
      preadder_direction      "ADD"
      square_mode_available   "0"
      enable_square_mode      off
      square_mode_used	      "0"
      upper_limit_9bit	      "9"
      upper_limit_18bit	      "17"
      upper_limit_27bit	      "27"
      in_18x18_modes	      "0"
      in_27x27_modes	      "1"
      in_36x18_modes	      "0"
      in_36x36_mode	      "0"
      mult1_adder_available   "0"
      mult1_direction	      "ADD"
      mult3_adder_available   "0"
      mult3_direction	      "ADD"
      chainout_adder_available "1"
      use_chainout_input      off
      chainout_input_used     "0"
      use_chainout_output     off
      chainout_output_used    "0"
      accum_available	      "1"
      enable_accum	      off
      accum_used	      "0"
      double_accum_available  "0"
      enable_double_accum     off
      double_accum_used	      "0"
      negate_available	      "1"
      mult_add_operation      "ADD"
      rounding_constant_available "1"
      use_rounding_constant   off
      rounding_constant_used  "0"
      constant_value	      "1"
      bwl_C		      "20"
      bwr_C		      "0"
      bwl_coef		      "27"
      bwr_coef		      "0"
      mult0_coeffs	      "[200, -38, 21, -76, 7, 44, -1, 0]"
      mult1_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      mult2_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      mult3_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      reg_mult1_op_control    off
      reg_mult3_op_control    off
      reg_accum_control	      off
      reg_negate_control      off
      control_regs_ena	      "ENABLE 0"
    }
    Block {
      BlockType		      Reference
      Name		      "Pre Adder without Coeffient ROM (INPUT mode)"
      SID		      "12"
      Ports		      [3, 1]
      Position		      [275, 240, 725, 350]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Variable Precision DSP Block"
      SourceType	      "StratixV ArriaV and CycloneV Variable Precision DSP Block AlteraBlockset"
      complex_model_delayed   "0"
      model_delayed	      "0"
      device_family	      "Stratix V"
      used_mode_stratix	      "Other Modes"
      used_mode_arria	      "Other Modes"
      in_25x18_complex_mode   "0"
      in_18x18plus36_mode     "0"
      in_other_modes	      "1"
      number_of_mults	      "1"
      clock_ena_inputs	      off
      async_clear_inputs      off
      bus_type		      "Signed Integer"
      bwl_A		      "20"
      bwr_A		      "0"
      width_A		      "20"
      chain_width	      "64"
      reg_inputs_A	      on
      A_inputs_reg_ena	      "ENABLE 0"
      bwl_B		      "20"
      bwr_B		      "0"
      width_B		      "20"
      reg_inputs_B	      on
      B_inputs_reg_ena	      "ENABLE 0"
      bwl_joint_A_B	      "8"
      bwr_joint_A_B	      "0"
      reg_joint_A_B_input     on
      A_B_input_reg_ena	      "ENABLE 0"
      bwl_A_complex	      "8"
      bwr_A_complex	      "8"
      reg_complex_A	      on
      A_complex_inputs_reg_ena "ENABLE 0"
      bwl_B_complex	      "8"
      bwr_B_complex	      "8"
      reg_complex_B	      on
      B_complex_inputs_reg_ena "ENABLE 0"
      A_inputs_exist	      "1"
      B_inputs_exist	      "1"
      C_inputs_exist	      "1"
      coef_sel_inputs_exist   "0"
      all_inputs_registered   "1"
      no_input_registered     "0"
      all_inputs_share_same_clocks "1"
      full_resolution	      off
      bwl_out		      "41"
      bwr_out		      "0"
      reg_output	      on
      output_reg_ena	      "ENABLE 0"
      systolic_regs_available "0"
      enable_systolic_regs    off
      systolic_regs_used      "0"
      basic_struct_ok_for_input_scan "1"
      input_scan_available    "0"
      enable_input_scan	      off
      input_scan_used	      "0"
      input_scan_delay_regs_available "0"
      enable_input_scan_delay_regs off
      input_scan_delay_regs_used "0"
      basic_struct_ok_for_coef_rom "1"
      coef_rom_available      "1"
      enable_coef_rom	      off
      coef_rom_used	      "0"
      basic_struct_ok_for_preadder "1"
      preadder_available      "1"
      enable_preadder	      on
      preadder_used	      "1"
      preadder_direction      "ADD"
      square_mode_available   "0"
      enable_square_mode      off
      square_mode_used	      "0"
      upper_limit_9bit	      "9"
      upper_limit_18bit	      "17"
      upper_limit_27bit	      "27"
      in_18x18_modes	      "0"
      in_27x27_modes	      "1"
      in_36x18_modes	      "0"
      in_36x36_mode	      "0"
      mult1_adder_available   "0"
      mult1_direction	      "ADD"
      mult3_adder_available   "0"
      mult3_direction	      "ADD"
      chainout_adder_available "1"
      use_chainout_input      off
      chainout_input_used     "0"
      use_chainout_output     off
      chainout_output_used    "0"
      accum_available	      "1"
      enable_accum	      off
      accum_used	      "0"
      double_accum_available  "0"
      enable_double_accum     off
      double_accum_used	      "0"
      negate_available	      "1"
      mult_add_operation      "ADD"
      rounding_constant_available "1"
      use_rounding_constant   off
      rounding_constant_used  "0"
      constant_value	      "1"
      bwl_C		      "20"
      bwr_C		      "0"
      bwl_coef		      "27"
      bwr_coef		      "0"
      mult0_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      mult1_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      mult2_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      mult3_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      reg_mult1_op_control    off
      reg_mult3_op_control    off
      reg_accum_control	      off
      reg_negate_control      off
      control_regs_ena	      "ENABLE 0"
    }
    Block {
      BlockType		      Reference
      Name		      "Same Pre Adder output to both multiplier inputs (SQUARE mode)"
      SID		      "20"
      Ports		      [4, 1]
      Position		      [280, 649, 730, 796]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Variable Precision DSP Block"
      SourceType	      "StratixV ArriaV and CycloneV Variable Precision DSP Block AlteraBlockset"
      complex_model_delayed   "0"
      model_delayed	      "0"
      device_family	      "Stratix V"
      used_mode_stratix	      "Other Modes"
      used_mode_arria	      "Other Modes"
      in_25x18_complex_mode   "0"
      in_18x18plus36_mode     "0"
      in_other_modes	      "1"
      number_of_mults	      "2"
      clock_ena_inputs	      off
      async_clear_inputs      off
      bus_type		      "Signed Integer"
      bwl_A		      "17"
      bwr_A		      "0"
      width_A		      "17"
      chain_width	      "64"
      reg_inputs_A	      off
      A_inputs_reg_ena	      "ENABLE 0"
      bwl_B		      "17"
      bwr_B		      "0"
      width_B		      "17"
      reg_inputs_B	      off
      B_inputs_reg_ena	      "ENABLE 0"
      bwl_joint_A_B	      "8"
      bwr_joint_A_B	      "0"
      reg_joint_A_B_input     on
      A_B_input_reg_ena	      "ENABLE 0"
      bwl_A_complex	      "8"
      bwr_A_complex	      "8"
      reg_complex_A	      on
      A_complex_inputs_reg_ena "ENABLE 0"
      bwl_B_complex	      "8"
      bwr_B_complex	      "8"
      reg_complex_B	      on
      B_complex_inputs_reg_ena "ENABLE 0"
      A_inputs_exist	      "1"
      B_inputs_exist	      "1"
      C_inputs_exist	      "0"
      coef_sel_inputs_exist   "0"
      all_inputs_registered   "0"
      no_input_registered     "1"
      all_inputs_share_same_clocks "1"
      full_resolution	      off
      bwl_out		      "35"
      bwr_out		      "0"
      reg_output	      on
      output_reg_ena	      "ENABLE 0"
      systolic_regs_available "1"
      enable_systolic_regs    off
      systolic_regs_used      "0"
      basic_struct_ok_for_input_scan "1"
      input_scan_available    "0"
      enable_input_scan	      off
      input_scan_used	      "0"
      input_scan_delay_regs_available "0"
      enable_input_scan_delay_regs off
      input_scan_delay_regs_used "0"
      basic_struct_ok_for_coef_rom "1"
      coef_rom_available      "1"
      enable_coef_rom	      off
      coef_rom_used	      "0"
      basic_struct_ok_for_preadder "1"
      preadder_available      "1"
      enable_preadder	      on
      preadder_used	      "1"
      preadder_direction      "SUB"
      square_mode_available   "1"
      enable_square_mode      on
      square_mode_used	      "1"
      upper_limit_9bit	      "9"
      upper_limit_18bit	      "17"
      upper_limit_27bit	      "27"
      in_18x18_modes	      "1"
      in_27x27_modes	      "0"
      in_36x18_modes	      "0"
      in_36x36_mode	      "0"
      mult1_adder_available   "1"
      mult1_direction	      "ADD"
      mult3_adder_available   "0"
      mult3_direction	      "ADD"
      chainout_adder_available "1"
      use_chainout_input      off
      chainout_input_used     "0"
      use_chainout_output     off
      chainout_output_used    "0"
      accum_available	      "1"
      enable_accum	      off
      accum_used	      "0"
      double_accum_available  "0"
      enable_double_accum     off
      double_accum_used	      "0"
      negate_available	      "1"
      mult_add_operation      "ADD"
      rounding_constant_available "1"
      use_rounding_constant   off
      rounding_constant_used  "0"
      constant_value	      "1"
      bwl_C		      "20"
      bwr_C		      "0"
      bwl_coef		      "18"
      bwr_coef		      "0"
      mult0_coeffs	      "[200, -38, 21, -76, 7, 44, -1, 0]"
      mult1_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      mult2_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      mult3_coeffs	      "[0, 0, 0, 0, 0, 0, 0, 0]"
      reg_mult1_op_control    off
      reg_mult3_op_control    off
      reg_accum_control	      off
      reg_negate_control      off
      control_regs_ena	      "ENABLE 0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "7"
      Ports		      [1]
      Position		      [855, 69, 885, 101]
      Floating		      off
      Location		      [188, 390, 512, 629]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      "16"
      Ports		      [1]
      Position		      [855, 279, 885, 311]
      Floating		      off
      Location		      [188, 390, 512, 629]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      SID		      "18"
      Ports		      [1]
      Position		      [855, 484, 885, 516]
      Floating		      off
      Location		      [188, 390, 512, 629]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope3"
      SID		      "22"
      Ports		      [1]
      Position		      [860, 709, 890, 741]
      Floating		      off
      Location		      [188, 390, 512, 629]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      SaveName		      "ScopeData3"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Signal Compiler"
      SID		      "31"
      Ports		      []
      Position		      [75, 425, 144, 472]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Signal Compiler"
      SourceType	      "Signal Compiler AlteraBlockset"
      DeviceFamily	      "Stratix V"
      DeviceName	      "AUTO"
      EnableSignalTap	      off
      SignalTapDepth	      "128"
      UseBoardBlock	      off
      StpUseDefaultClock      on
      StpClock		      "Clock"
      ExportDir		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExample"
      "s/Tutorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock"
    }
    Block {
      BlockType		      Reference
      Name		      "TestBench"
      SID		      "32"
      Ports		      []
      Position		      [84, 560, 139, 598]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/TestBench"
      SourceType	      "TestBench AlteraBlockset"
      enable		      on
      advancedMode	      off
      modelSimGui	      off
      maxDisplayErrors	      "10"
      mismatchErrorLevel      "Error"
      simdatafile	      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExampl"
      "es/Tutorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo_preaddermodes."
      "simdata.tcl"
    }
    Block {
      BlockType		      UniformRandomNumber
      Name		      "Uniform Random\nNumber1"
      SID		      "13"
      Position		      [20, 244, 50, 276]
      ShowName		      off
      Minimum		      "-2147483642"
      Maximum		      "2147483642"
      Seed		      "1591"
      SampleTime	      "1"
    }
    Block {
      BlockType		      UniformRandomNumber
      Name		      "Uniform Random\nNumber11"
      SID		      "1"
      Position		      [20, 89, 50, 121]
      ShowName		      off
      Minimum		      "0"
      Maximum		      "7"
      Seed		      "1591"
      SampleTime	      "1"
    }
    Block {
      BlockType		      UniformRandomNumber
      Name		      "Uniform Random\nNumber2"
      SID		      "14"
      Position		      [20, 279, 50, 311]
      ShowName		      off
      Minimum		      "-2147483642"
      Maximum		      "2147483642"
      Seed		      "3333"
      SampleTime	      "1"
    }
    Block {
      BlockType		      UniformRandomNumber
      Name		      "Uniform Random\nNumber3"
      SID		      "15"
      Position		      [20, 314, 50, 346]
      ShowName		      off
      Minimum		      "-2147483642"
      Maximum		      "2147483642"
      Seed		      "3323"
      SampleTime	      "1"
    }
    Block {
      BlockType		      UniformRandomNumber
      Name		      "Uniform Random\nNumber4"
      SID		      "23"
      Position		      [35, 654, 65, 686]
      ShowName		      off
      Minimum		      "-2147483642"
      Maximum		      "2147483642"
      Seed		      "1591"
      SampleTime	      "1"
    }
    Block {
      BlockType		      UniformRandomNumber
      Name		      "Uniform Random\nNumber5"
      SID		      "2"
      Position		      [20, 49, 50, 81]
      ShowName		      off
      Minimum		      "-2147483642"
      Maximum		      "2147483642"
      Seed		      "1591"
      SampleTime	      "1"
    }
    Block {
      BlockType		      UniformRandomNumber
      Name		      "Uniform Random\nNumber6"
      SID		      "25"
      Position		      [35, 689, 65, 721]
      ShowName		      off
      Minimum		      "-2147483642"
      Maximum		      "2147483642"
      Seed		      "1591"
      SampleTime	      "1"
    }
    Block {
      BlockType		      UniformRandomNumber
      Name		      "Uniform Random\nNumber7"
      SID		      "27"
      Position		      [35, 724, 65, 756]
      ShowName		      off
      Minimum		      "-2147483642"
      Maximum		      "2147483642"
      Seed		      "1591"
      SampleTime	      "1"
    }
    Block {
      BlockType		      UniformRandomNumber
      Name		      "Uniform Random\nNumber8"
      SID		      "29"
      Position		      [35, 759, 65, 791]
      ShowName		      off
      Minimum		      "-2147483642"
      Maximum		      "2147483642"
      Seed		      "1591"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "a0"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [90, 57, 155, 73]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_a0"
      ".salt"
      BusType		      "Signed Integer"
      bwl		      "18"
      bwr		      "0"
      SpecifyClock	      off
      clock		      "default_clock"
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "a1"
      SID		      "8"
      Ports		      [1, 1]
      Position		      [75, 252, 140, 268]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_a1"
      ".salt"
      BusType		      "Signed Integer"
      bwl		      "20"
      bwr		      "0"
      SpecifyClock	      off
      clock		      "default_clock"
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "a2"
      SID		      "24"
      Ports		      [1, 1]
      Position		      [105, 662, 170, 678]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_a2"
      ".salt"
      BusType		      "Signed Integer"
      bwl		      "17"
      bwr		      "0"
      SpecifyClock	      off
      clock		      "default_clock"
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "a3"
      SID		      "28"
      Ports		      [1, 1]
      Position		      [105, 732, 170, 748]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_a3"
      ".salt"
      BusType		      "Signed Integer"
      bwl		      "17"
      bwr		      "0"
      SpecifyClock	      off
      clock		      "default_clock"
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "b1"
      SID		      "10"
      Ports		      [1, 1]
      Position		      [75, 287, 140, 303]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_b1"
      ".salt"
      BusType		      "Signed Integer"
      bwl		      "20"
      bwr		      "0"
      SpecifyClock	      off
      clock		      "default_clock"
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "b2"
      SID		      "26"
      Ports		      [1, 1]
      Position		      [105, 697, 170, 713]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_b2"
      ".salt"
      BusType		      "Signed Integer"
      bwl		      "17"
      bwr		      "0"
      SpecifyClock	      off
      clock		      "default_clock"
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "b3"
      SID		      "30"
      Ports		      [1, 1]
      Position		      [105, 767, 170, 783]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_b3"
      ".salt"
      BusType		      "Signed Integer"
      bwl		      "17"
      bwr		      "0"
      SpecifyClock	      off
      clock		      "default_clock"
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "c1"
      SID		      "11"
      Ports		      [1, 1]
      Position		      [75, 322, 140, 338]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_c1"
      ".salt"
      BusType		      "Signed Integer"
      bwl		      "20"
      bwr		      "0"
      SpecifyClock	      off
      clock		      "default_clock"
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "coef_sel0"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [90, 97, 155, 113]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_co"
      "ef%5Fsel0.salt"
      BusType		      "Unsigned Integer"
      bwl		      "3"
      bwr		      "0"
      SpecifyClock	      off
      clock		      "default_clock"
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "output1"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [755, 77, 820, 93]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_ou"
      "tput1.capture"
      BusType		      "Signed Integer"
      bwl		      "54"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "output2"
      SID		      "9"
      Ports		      [1, 1]
      Position		      [755, 287, 820, 303]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_ou"
      "tput2.capture"
      BusType		      "Signed Integer"
      bwl		      "41"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "output3"
      SID		      "19"
      Ports		      [1, 1]
      Position		      [755, 492, 820, 508]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_ou"
      "tput3.capture"
      BusType		      "Signed Integer"
      bwl		      "41"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "output4"
      SID		      "21"
      Ports		      [1, 1]
      Position		      [760, 717, 825, 733]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_regtests/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/T"
      "utorials/UnitBlocks/Arithmetic/VariablePrecisionDSPBlock/tb_blockdemo_preaddermodes/blockdemo%5Fpreaddermodes_ou"
      "tput4.capture"
      BusType		      "Signed Integer"
      bwl		      "35"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Line {
      SrcBlock		      "a0"
      SrcPort		      1
      DstBlock		      "Coefficcient ROM for 36x18 mode (CONST mode)"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Uniform Random\nNumber11"
      SrcPort		      1
      DstBlock		      "coef_sel0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Uniform Random\nNumber5"
      SrcPort		      1
      DstBlock		      "a0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coef_sel0"
      SrcPort		      1
      Points		      [55, 0]
      Branch {
	DstBlock		"Coefficcient ROM for 36x18 mode (CONST mode)"
	DstPort			2
      }
      Branch {
	Points			[0, 435]
	DstBlock		"Pre Adder and Coefficient ROM (COEF mode)"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Coefficcient ROM for 36x18 mode (CONST mode)"
      SrcPort		      1
      DstBlock		      "output1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "output1"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "a1"
      SrcPort		      1
      Points		      [110, 0]
      Branch {
	DstBlock		"Pre Adder without Coeffient ROM (INPUT mode)"
	DstPort			1
      }
      Branch {
	Points			[0, 200]
	DstBlock		"Pre Adder and Coefficient ROM (COEF mode)"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "b1"
      SrcPort		      1
      Points		      [95, 0]
      Branch {
	DstBlock		"Pre Adder without Coeffient ROM (INPUT mode)"
	DstPort			2
      }
      Branch {
	Points			[0, 205]
	DstBlock		"Pre Adder and Coefficient ROM (COEF mode)"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "c1"
      SrcPort		      1
      DstBlock		      "Pre Adder without Coeffient ROM (INPUT mode)"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Uniform Random\nNumber1"
      SrcPort		      1
      DstBlock		      "a1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Uniform Random\nNumber2"
      SrcPort		      1
      DstBlock		      "b1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Uniform Random\nNumber3"
      SrcPort		      1
      DstBlock		      "c1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Pre Adder without Coeffient ROM (INPUT mode)"
      SrcPort		      1
      DstBlock		      "output2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "output2"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Pre Adder and Coefficient ROM (COEF mode)"
      SrcPort		      1
      DstBlock		      "output3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "output3"
      SrcPort		      1
      DstBlock		      "Scope2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Same Pre Adder output to both multiplier inputs (SQUARE mode)"
      SrcPort		      1
      DstBlock		      "output4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "output4"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Uniform Random\nNumber4"
      SrcPort		      1
      DstBlock		      "a2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Uniform Random\nNumber6"
      SrcPort		      1
      DstBlock		      "b2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Uniform Random\nNumber7"
      SrcPort		      1
      DstBlock		      "a3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Uniform Random\nNumber8"
      SrcPort		      1
      DstBlock		      "b3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "a2"
      SrcPort		      1
      DstBlock		      "Same Pre Adder output to both multiplier inputs (SQUARE mode)"
      DstPort		      1
    }
    Line {
      SrcBlock		      "b2"
      SrcPort		      1
      DstBlock		      "Same Pre Adder output to both multiplier inputs (SQUARE mode)"
      DstPort		      2
    }
    Line {
      SrcBlock		      "a3"
      SrcPort		      1
      DstBlock		      "Same Pre Adder output to both multiplier inputs (SQUARE mode)"
      DstPort		      3
    }
    Line {
      SrcBlock		      "b3"
      SrcPort		      1
      DstBlock		      "Same Pre Adder output to both multiplier inputs (SQUARE mode)"
      DstPort		      4
    }
    Annotation {
      Name		      "Unlike the case when both of multiplication inputs exceed 27 (36x36 mode when non of other features"
      " is allowed),\nif bitwidth for the first input does not exceed 18 (36x18 mode), the Coefficient ROM is available"
      ".\nIn this case block accepts up to 36 bit coefficients (for fractional data user can specify the width of fract"
      "ional part).\nNote that in this mode accumulation and chaining features are also available, and it is possible t"
      "o sum tw of such products."
      Position		      [664, 158]
      HorizontalAlignment     "left"
    }
    Annotation {
      Name		      " "
      Position		      [541, 185]
    }
    Annotation {
      Name		      "Note that the width of 'B' input should be specified (though it is not used) so proper operation mo"
      "de can be chosen."
      Position		      [934, 200]
    }
    Annotation {
      Name		      "Pre Adder INPUT mode is when pre adder is enabled, but coefficient ROM not. The multiplier first in"
      "put is fed by \npre adder output (B+/-A), while the second input is fed by the external input (C).\nThe addition"
      "/subtration for the pre adder can be controlled by \"Pre Adder Direction\" parameter."
      Position		      [655, 379]
      HorizontalAlignment     "left"
    }
    Annotation {
      Name		      "Pre adder and Coefficient ROM features can be enabled together (COEF mode). In this case the first "
      "input\nof multiplier is fed by the pre adder result (B+/-A), and the second input is fed bu the coefficient (ROM"
      "[coef_sel])."
      Position		      [657, 582]
      HorizontalAlignment     "left"
    }
    Annotation {
      Name		      "Only for Stratix V device family, and only for 18x18 sum of 2 mode it is allowed to fed\nboth multi"
      "plier inputs with the same pre adder output. \nThe inputs to pre adder should be up to 17 bit width."
      Position		      [662, 829]
      HorizontalAlignment     "left"
    }
  }
}
