* chunk 0
---------------------- header begin ----------------------
fw_rev              : AMTT20XX
host-initiated      : no
dram uecc           : no
before dram init    : no
area 1 last block   : 125
area 2 last block   : 125
area 3 last block   : 11215
number of segments  : 11
vu telemetry mode   : disabled
----------------------- header end -----------------------
-------------------- segment 0  begin --------------------
type        : address space dump(0x1)
length      : 80bytes
0x58000c00  : 0x00000000 0xffffffff 0x00000000 0xff7fffff
0x58000c10  : 0x0603c124 0x00000000 0x00000924 0x00000000
0x58000c20  : 0x00000b00 0x00000000 0x00000000 0x00000000
0x58000c30  : 0x00000000 0xffc0ffff 0x00000000 0xffffffff
0x58000c40  : 0x08f80001 0x00000000 0x01200600 0x00000000
--------------------  segment 0  end  --------------------
-------------------- segment 1  begin --------------------
type        : address space dump(0x1)
length      : 32bytes
0x58000d10  : 0x00000000 0xffffffff 0x00000000 0x00000000
0x58000d20  : 0x0000000f 0x00000401 0x00000000 0x00000000
--------------------  segment 1  end  --------------------
-------------------- segment 2  begin --------------------
type        : address space dump(0x1)
length      : 48bytes
0x805a000c00: 0x00000000 0x00000000 0x00000000 0x00000000
0x805a000c10: 0x00000000 0x00000000 0x00000000 0x00000000
0x805a000c20: 0x00000000 0x00000000 0x00000000 0x00000000
--------------------  segment 2  end  --------------------
-------------------- segment 3  begin --------------------
type        : address space dump(0x1)
length      : 112bytes
0x805a000d30: 0x0800001f 0x00000000 0x00015000 0x00000800
0x805a000d40: 0x00000000 0x00000000 0x00000000 0x00000000
0x805a000d50: 0x00000000 0x00000000 0x00000000 0x00000000
0x805a000d60: 0x00000000 0x00000000 0x00000000 0x00000000
0x805a000d70: 0x00000000 0x00000000 0x00000000 0x00000000
0x805a000d80: 0x00000000 0xfffffffb 0x00000000 0xffffffff
0x805a000d90: 0x00000000 0xfff9fffc 0x00000000 0xff7fffff
--------------------  segment 3  end  --------------------
-------------------- segment 4  begin --------------------
type        : address space dump(0x1)
length      : 112bytes
0x805b000c00: 0x00000000 0x00000107 0x00000000 0x00000000
0x805b000c10: 0x00000000 0x000006f4 0x0001c344 0x0001c8b2
0x805b000c20: 0x00000000 0x00000000 0x00000000 0x00000000
0x805b000c30: 0x00000000 0x00000000 0x00000000 0x00000000
0x805b000c40: 0x00000000 0x00000000 0x00000000 0x00000000
0x805b000c50: 0x00000000 0x00000000 0x00000000 0x00000000
0x805b000c60: 0x00000000 0x00000000 0x00000000 0x00000000
--------------------  segment 4  end  --------------------
-------------------- segment 5  begin --------------------
type        : address space dump(0x1)
length      : 112bytes
0x805b000d30: 0x07000000 0x00000700 0x000000c2 0x00002608
0x805b000d40: 0x00000000 0x00000001 0x00600001 0x00600001
0x805b000d50: 0x00000000 0x00000000 0x00000000 0x00000000
0x805b000d60: 0x00000000 0x00000000 0x00000000 0x00000000
0x805b000d70: 0x00000000 0x00000000 0x00000000 0x00000000
0x805b000d80: 0x00000000 0xffffffff 0x00000000 0xffffffff
0x805b000d90: 0x00000000 0xffffffff 0x00000000 0xffffffff
--------------------  segment 5  end  --------------------
-------------------- segment 6  begin --------------------
type        : address space dump(0x1)
length      : 80bytes
0x805c000800: 0x00000000 0x00c92492 0x00000000 0x00000000
0x805c000810: 0x00000001 0x01000000 0x00000000 0x00000000
0x805c000820: 0x00000080 0xffffffff 0xffffffff 0x0003ffff
0x805c000830: 0x0003ffff 0x0003ffff 0x0003ffff 0x0003ffff
0x805c000840: 0x00000000 0x00c92492 0x00000000 0x00000000
--------------------  segment 6  end  --------------------
-------------------- segment 7  begin --------------------
[NVMe Status]
NVME_CTRL_REG_INTSC: 0x00000000
[NVME_CELL_UNIQUE_ID_SQ_SCHED]
CELL_CORE(0,0): PC(0x0000009e) FIFO(0x00070000) SR.S(0x00000001) INT(0x00000000)
REG 00: 0x00000000 0x00000080 0xffffffff 0x00000014 
REG 04: 0x00000000 0x00000000 0x00000001 0x00000001 
REG 08: 0x00000014 0x00000001 0x00000001 0x0000ffff 
REG 12: 0x000006c4 0x00000000 0x00000001 0x00000001 
REG 16: 0x0000007f 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000080 0x00000004 0x00000000 0x00000013 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x00070000 

[NVME_CELL_UNIQUE_ID_SQ_DMA_MGR]
CELL_CORE(0,1): PC([31m0x0000000f[0m) FIFO(0x003f0008) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000014 0x00000003 0x00000014 0x00140000 
REG 04: 0x00000001 0x0000ffff 0x00000000 0x00130100 
REG 08: 0x00000001 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x003f0008 

[NVME_CELL_UNIQUE_ID_CQ_DMA_MGR]
CELL_CORE(0,2): PC([31m0x0000000a[0m) FIFO(0x00070000) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000000 0x000c0000 0x00000000 0x0000000c 
REG 04: 0x00000014 0x0000ffff 0x00000000 0x00010057 
REG 08: 0x00000000 0x00000001 0x0000000c 0x00000080 
REG 12: 0x00000283 0x00000001 0x00004000 0x00000080 
REG 16: 0x00000283 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x00070000 

[NVME_CELL_UNIQUE_ID_INT_GEN]
CELL_CORE(0,3): PC([31m0x00000009[0m) FIFO(0x00070000) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000000 0x000005a3 0x00000004 0x000000ff 
REG 04: 0x0000ffff 0x00000522 0x00000000 0xc0000000 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x00070000 

NVME_CTRL_DBG_REG_FIFO_STAT_NVME_CELL_0_VALID: 0x00000000
	VALID_SQ_DMA_FEEDBACK_OUT     :0
	VALID_SQ_FETCH_REQ_OUT        :0
	VALID_SQ_DMA_INFO_OUT         :0
	VALID_CQ_WAIT_QUEUE_OUT       :0
	VALID_CQ_MGR_INTR_CLR_OUT     :0
	VALID_TIMER_EVENT             :0
	VALID_T0_CELL_IOCTL_INT_1_OUT :0
	VALID_T0_CELL_IOCTL_INT_3_OUT :0
NVME_CTRL_DBG_REG_FIFO_STAT_NVME_CELL_0_READY: 0xffffffff
	READY_SQ_DMA_FEEDBACK_OUT     :1
	READY_SQ_FETCH_REQ_OUT        :1
	READY_SQ_DMA_INFO_OUT         :1
	READY_CQ_WAIT_QUEUE_OUT       :1
	READY_CQ_MGR_INTR_CLR_OUT     :1
	READY_T0_CELL_IOCTL_INT_1_OUT :1
	READY_T0_CELL_IOCTL_INT_3_OUT :1
NVME_CTRL_DBG_REG_FIFO_STAT_NVME_CTRL_VALID: 0x00000000
	VALID_SQT_DBL_OUT             :0
	VALID_SQ_DMA_REQ_OUT          :0
	VALID_SQ_DMA_DATA_OUT         :0
	VALID_SQ_DMA_REQ_INFO_OUT     :0
	VALID_CQ_DMA_REQ_SAFE         :0
	VALID_CQ_DMA_CPL_OUT          :0
	VALID_PCIE_CQ_INTR_CLR        :0
	VALID_CQH_DBL_OUT             :0
	VALID_CMB_SQ_DMA_DATA         :0
	VALID_PCIE_SQ_DMA_DATA        :0
	VALID_CMB_CQ_DMA_CPL          :0
	VALID_PCIE_CQ_DMA_CPL         :0
	VALID_CQ_DMA_REQ_INFO_OUT     :0
NVME_CTRL_DBG_REG_FIFO_STAT_NVME_CTRL_READY: 0x00000000
	READY_SQT_DBL                 :0
	READY_SQ_DMA_REQ              :0
	READY_SQ_DMA_DATA             :0
	READY_SQ_DMA_REQ_INFO         :0
	READY_CQ_DMA_REQ              :0
	READY_CQ_DMA_CPL              :0
	READY_PCIE_CQ_INTR            :0
	READY_CQH_DBL                 :0
	READY_CQH_DBL_INTA_CLR        :0
	READY_CQH_DBL_INTR_AGGR       :0
	READY_CMB_SQ_DMA_REQ          :0
	READY_PCIE_SQ_DMA_REQ         :0
	READY_CMB_CQ_DMA_REQ          :0
	READY_PCIE_CQ_DMA_REQ         :0
	READY_PCIE_CQ_DMA_DATA        :0
	READY_CQ_DMA_REQ_INFO         :0

--------------------  segment 7  end  --------------------
-------------------- segment 8  begin --------------------
[HXL Status]
HXL_REG_INTSC: 0x00000000
           - HXL_DATA_UNIT_READ_512B: 0
           - HXL_DATA_UNIT_WRITE_512B: 0
           - HXL_HOST_READ_COMPLETION: 0
           - HXL_HOST_WRITE_COMPLETION: 0
           - HXL_CONTROLLER_BUSY_USEC: 0
           - HXL_POWER_ON_USEC: 0
           - HXL_HOST_READ_COMMAND: 0
           - HXL_HOST_WRITE_COMMAND: 0
           - HXL_OUTSTANDING_READ_ID: 0
           - HXL_OUTSTANDING_WRITE_ID: 0
           - HXL_OUTSTANDING_RD_DESC_ID: 0
           - HXL_OUTSTANDING_WR_DESC_ID: 0
HXL_REG_MONITOR_NUM_WRITE_CMD: 0x00000000
HXL_REG_MONITOR_NUM_READ_CMD: 0x00000000
HXL_REG_MONITOR_NUM_FLUSH_CMD: 0x00000000
HXL_REG_MONITOR_NUM_DEALLOC_CMD: 0x00000000
HXL_REG_MONITOR_NUM_WR_REQ_ID: 0x00000000
HXL_REG_MONITOR_NUM_WR_DESC_ID: 0x00000000
HXL_REG_MONITOR_NUM_RD_REQ_ID: 0x00000000
HXL_REG_MONITOR_NUM_RD_DESC_ID: 0x00000000
HXL_REG_MONITOR_NUM_NVME_CMD_ID: 0x00000000
HXL_REG_MONITOR_NUM_ERROR_CPL: 0x00000000
[HXL_CELL_UNIQUE_ID_DECODER]
CELL_CORE(0,0): PC([31m0x00000031[0m) FIFO(0x07ff0002) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000028 0x00002240 0x00000000 0x80000000 
REG 04: 0x00000001 0x00000000 0x0000000c 0x00000000 
REG 08: 0x000002c0 0x00000001 0x00000100 0x00000000 
REG 12: 0x0000ffff 0x00000000 0x00000001 0x00000002 
REG 16: 0x00000000 0x00000000 0x00000008 0x0000000c 
REG 20: 0x00002142 0x00010000 0x00000001 0x00010000 
REG 24: 0x037f0000 0x00012240 0x00000000 0x00001000 
REG 28: 0x00000000 0x00080000 0x00000000 0x07ff0002 

[HXL_CELL_UNIQUE_ID_DESC_PARSER]
CELL_CORE(0,1): PC([31m0x0000018b[0m) FIFO(0x00030000) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000000 0x29c374bd 0x00000000 0x00000000 
REG 04: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 08: 0x00001000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000001 0x00000001 
REG 16: 0x00000850 0x00000000 0x00000000 0x21400000 
REG 20: 0x00000000 0x0000000c 0x00000000 0x00000000 
REG 24: 0x00000001 0xffffffff 0x08000000 0x00001000 
REG 28: 0x00000000 0x00000000 0x00000000 0x00030000 

[HXL_CELL_UNIQUE_ID_DESC_SETUP]
CELL_CORE(0,2): PC([31m0x0000002c[0m) FIFO(0x0007001e) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00010021 0x00000260 0x00000840 0x00010020 
REG 04: 0x00012280 0x00000810 0x0000ffff 0x000102b0 
REG 08: 0x00000fc0 0x080202ac 0x00000000 0x00000000 
REG 12: 0x00000000 0x00001000 0x00000001 0x00000000 
REG 16: 0x00000000 0x20000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x0007001e 

[HXL_CELL_UNIQUE_ID_CHOPPER]
CELL_CORE(0,3): PC([31m0x0000013c[0m) FIFO(0x003f0000) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000000 0x00000000 0x00000000 0xc0000042 
REG 04: 0xffffffff 0x80000042 0x00000000 0x000122b4 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0xc0000041 0x00000000 0x00000000 0x00010d40 
REG 16: 0x000000ff 0xffffffff 0x00000000 0x00000001 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x0000013a 0x00000000 0x0000ff92 
REG 28: 0x00000000 0x00000000 0x00000000 0x003f0000 

[HXL_CELL_UNIQUE_ID_STATUS_MGR]
CELL_CORE(1,0): PC([31m0x00000020[0m) FIFO(0x0fff0010) SR.S(0x00000001) INT(0x00000003)
REG 00: 0xffffffff 0xffff0040 0xffffffff 0x00000000 
REG 04: 0xc230a087 0xa0000141 0x00000000 0x0000ffff 
REG 08: 0x00000000 0x00000000 0x00000000 0xffffffff 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000008 
REG 16: 0x00000840 0x00000000 0x00000000 0x00002100 
REG 20: 0x00002102 0x40000840 0x02600000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x0fff0010 

[HXL_CELL_UNIQUE_ID_CPL_THROTTLER]
CELL_CORE(1,1): PC([31m0x00000006[0m) FIFO(0x00070000) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000000 0x0000000a 0x00000000 0x00000000 
REG 04: 0x00000000 0x0000ffff 0x00000000 0x00000000 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x00070000 

[HXL_CELL_UNIQUE_ID_VF_SCHED]
CELL_CORE(1,2): PC([31m0x00000000[0m) FIFO(0x001f0002) SR.S(0x00000000) INT(0x00000003)
REG 00: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 04: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x001f0002 

HXL_PS_REG_DBG_CTRL_NET: 0x0800001f
	WR_REQ_ID_VALID     :1
	RD_REQ_ID_VALID     :1
	WR_DESC_ID_VALID    :1
	RD_DESC_ID_VALID    :1
	NVME_CMD_ID_VALID   :1
	WR_REQ_ID_CONFLICT  :0
	RD_REQ_ID_CONFLICT  :0
	WR_DESC_ID_CONFLICT :0
	RD_DESC_ID_CONFLICT :0
	NVME_CMD_ID_CONFLICT:0
	DESC_REQ_PKT_IDX    :0
HXL_PS_REG_DBG_FIFO_STAT_CELL_0_VALID: 0x00000000
HXL_PS_REG_DBG_FIFO_STAT_CELL_0_READY: 0xfffffffb
HXL_PS_REG_DBG_FIFO_STAT_CTRL_VALID: 0x00000000
HXL_PS_REG_DBG_FIFO_STAT_CTRL_READY: 0xfff9fffc

--------------------  segment 8  end  --------------------
-------------------- segment 9  begin --------------------


[FAL status]
FAL_PS_REG_INTSC_0: 0x000003fc
FAL_PS_REG_INTSC_1: 0x00000000
PFL # 0: Slot0(1, BlockCnt: 63) Slot1(1, BlockCnt: 63) IDX(  1) WLN(   0)
PFL # 1: Slot0(1, BlockCnt: 63) Slot1(1, BlockCnt: 63) IDX(  1) WLN(   0)
PFL # 2: Slot0(0, BlockCnt:  0) Slot1(0, BlockCnt:  0) IDX(  0) WLN(   0)
PFL # 3: Slot0(0, BlockCnt:  0) Slot1(0, BlockCnt:  0) IDX(  0) WLN(   0)
PFL # 4: Slot0(0, BlockCnt:  0) Slot1(0, BlockCnt:  0) IDX(  0) WLN(   0)
PFL # 5: Slot0(0, BlockCnt:  0) Slot1(0, BlockCnt:  0) IDX(  0) WLN(   0)
PFL # 6: Slot0(0, BlockCnt:  0) Slot1(0, BlockCnt:  0) IDX(  0) WLN(   0)
PFL # 7: Slot0(0, BlockCnt:  0) Slot1(0, BlockCnt:  0) IDX(  0) WLN(   0)
PFL # 8: Slot0(0, BlockCnt:  0) Slot1(0, BlockCnt:  0) IDX(  0) WLN(   0)
PFL # 9: Slot0(0, BlockCnt:  0) Slot1(0, BlockCnt:  0) IDX(  0) WLN(   0)
FAL_PS_REG_MONITOR_HOST_WRITE_COUNT: 0x00000000
FAL_PS_REG_MONITOR_HOST_READ_COUNT: 0x00000107
FAL_PS_REG_MONITOR_GC_WRITE_COUNT: 0x00000000
FAL_PS_REG_MONITOR_GC_READ_COUNT: 0x00000000
FAL_PS_REG_MONITOR_HOST_DEALLOC_COUNT: 0x00000000
FAL_PS_REG_MONITOR_NIL_ERASE_COUNT: 0x000006f4
FAL_PS_REG_MONITOR_NIL_PROGRAM_COUNT: 0x0001c344
FAL_PS_REG_MONITOR_NIL_READ_COUNT: 0x0001c8b2
FAL_PS_REG_MONITOR_HXL_WR_REQ_QUEUED: 0x00000000
FAL_PS_REG_MONITOR_GC_WR_REQ_QUEUED: 0x00000000
FAL_PS_REG_MONITOR_GC_ABORT_COUNT: 0x00000000
FAL_PS_REG_MONITOR_FG_BUFFERING_COUNT: 0x00000000
FAL_PS_REG_MONITOR_BUF_READ_COUNT: 0x00000000

[FAL_CELL_UNIQUE_ID_DEP_CHECK_FRONT]
CELL_CORE(0,0): PC([31m0x0000001e[0m) FIFO(0x00030000) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 04: 0x00000000 0x00000000 0x00000000 0x00005e1e 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000011 0x00000018 
REG 16: 0x00000001 0x00000000 0x11000150 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x00030000 

[FAL_CELL_UNIQUE_ID_DEP_CHECK_BACK]
CELL_CORE(0,1): PC([31m0x00000006[0m) FIFO(0x003f0000) SR.S(0x00000000) INT(0x00000003)
REG 00: 0x00000011 0x00000000 0x00000001 0x00000000 
REG 04: 0x00000018 0x00000000 0x00000000 0x11000150 
REG 08: 0x00000000 0x00000001 0x00000050 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x003f0000 

[FAL_CELL_UNIQUE_ID_MAP_LOOKUP_FRONT]
CELL_CORE(0,2): PC([31m0x00000000[0m) FIFO(0x001f0000) SR.S(0x00000000) INT(0x00000003)
REG 00: 0x00000000 0x00000001 0x00000011 0x00000000 
REG 04: 0x00000018 0x00000000 0x11000150 0x00000018 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x001f0000 

[FAL_CELL_UNIQUE_ID_MAP_LOOKUP_BACK]
CELL_CORE(0,3): PC([31m0x00000002[0m) FIFO(0x000f0000) SR.S(0x00000000) INT(0x00000003)
REG 00: 0x00000011 0x11000150 0x00000000 0x00000001 
REG 04: 0xff000000 0x00000018 0x00000018 0x00000000 
REG 08: 0x00000050 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x000f0000 

[FAL_CELL_UNIQUE_ID_WRITE_MERGER]
CELL_CORE(1,0): PC([31m0x00000065[0m) FIFO(0x003f00a4) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x0000008c 0x0000008c 0x00000136 0x00000000 
REG 04: 0x00000001 0x00000136 0x00000000 0x00005e29 
REG 08: 0x7fffffff 0x00001018 0x00000000 0x0000b41a 
REG 12: 0x00000000 0x00000000 0x10000050 0x00000000 
REG 16: 0x0000b739 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x003f00a4 

[FAL_CELL_UNIQUE_ID_READ_MERGER]
CELL_CORE(1,1): PC([31m0x00000043[0m) FIFO(0x001f0002) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000000 0x00000000 0x00310031 0x00000000 
REG 04: 0x00000000 0x00005e2e 0x00000001 0x00000000 
REG 08: 0x00000000 0x00000000 0x11000150 0x00000280 
REG 12: 0x00000001 0x00000000 0x00000018 0x00000018 
REG 16: 0x00000000 0xffffffff 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x001f0002 

[FAL_CELL_UNIQUE_ID_REQUEST_GENERATOR]
CELL_CORE(1,2): PC([31m0x00000060[0m) FIFO(0x00ff0008) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000002 0x00000001 0x00000000 0x0000d58e 
REG 04: 0x00000000 0x000131b8 0x00000005 0x00000000 
REG 08: 0x00000000 0x0000d58f 0x00000000 0x0000000f 
REG 12: 0x0000baa1 0x00000000 0x00000002 0x0000baea 
REG 16: 0x00000000 0x00000000 0x00000013 0x0b11f1ff 
REG 20: 0x00004d00 0x00001ffc 0x00005e64 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x00ff0008 

[FAL_CELL_UNIQUE_ID_COMPLETION_HANDLER]
CELL_CORE(2,0): PC([31m0x00000008[0m) FIFO(0x07ff0000) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x0000b2f3 0x00000005 0x00000000 0x00000040 
REG 04: 0x00000000 0x07ffffff 0x0000d58f 0x00000000 
REG 08: 0x0000000f 0x0000d58f 0x1ffc4d13 0x0b11f1ff 
REG 12: 0x00000013 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x07ff0000 

[FAL_CELL_UNIQUE_ID_MW_APPEND]
CELL_CORE(2,1): PC(0x00000079) FIFO(0x000f0000) SR.S(0x00000001) INT(0x00000001)
REG 00: 0x00000000 0x00000000 0x00000000 0x0000f000 
REG 04: 0x0000b2f6 0x00b14000 0x00000101 0x00000000 
REG 08: 0x00000000 0x00000101 0x00000000 0x00000000 
REG 12: 0x00400080 0x22000050 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x000f0000 

[FAL_CELL_UNIQUE_ID_QOS_MANAGER]
CELL_CORE(2,2): PC(0x00000033) FIFO(0x00ff0080) SR.S(0x00000001) INT(0x00000000)
REG 00: 0x00000000 0x00000000 0x00000000 0x00000001 
REG 04: 0x00003302 0x0000000a 0x00000000 0x000003ff 
REG 08: 0x00000033 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x00ff0080 

[FAL_CELL_UNIQUE_ID_MW_REPLAY]
CELL_CORE(3,0): PC(0x0000001f) FIFO(0x00070000) SR.S(0x00000001) INT(0x00000000)
REG 00: 0x00000000 0x00000000 0x0000b2f7 0x00000000 
REG 04: 0x00000000 0x00000101 0x00000000 0x00000101 
REG 08: 0x0000bb02 0x00000101 0x00000000 0x31000050 
REG 12: 0x00000019 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x00070000 

[FAL_CELL_UNIQUE_ID_MAP_UPDATE_FRONT]
CELL_CORE(3,1): PC([31m0x00000011[0m) FIFO(0x000f0000) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000000 0x00000000 0x0000bb07 0x00000101 
REG 04: 0x00000019 0x00000000 0x00000019 0x0000bb02 
REG 08: 0x00000000 0x00000000 0x0000bb07 0x00000000 
REG 12: 0x00000000 0x31000050 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x000f0000 

[FAL_CELL_UNIQUE_ID_MAP_UPDATE_MID]
CELL_CORE(3,2): PC([31m0x0000000c[0m) FIFO(0x000f0000) SR.S(0x00000001) INT(0x00000003)
REG 00: 0x00000019 0x00000019 0x00000006 0x31000050 
REG 04: 0x00000000 0x00000000 0x00000000 0x000000c0 
REG 08: 0x00000001 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x000f0000 

[FAL_CELL_UNIQUE_ID_MAP_UPDATE_BACK]
CELL_CORE(3,3): PC(0x00000022) FIFO(0x00ff0000) SR.S(0x00000001) INT(0x00000000)
REG 00: 0x00000000 0x000000c0 0x31000050 0x00000006 
REG 04: 0x00000101 0x00005e16 0x00000101 0x00000101 
REG 08: 0x0000b2f8 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000019 0x00000000 
REG 16: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 20: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 24: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 28: 0x00000000 0x00000000 0x00000000 0x00ff0000 

FAL_PS_REG_DBG_CTRL_NET: 0x07000000
	pfl_stop_write_request :000
	nil_req_id_valid       :0
	wr_idt_idx_valid       :0
	rd_idt_idx_valid       :0
	nil_req_id_conflict    :0
	wr_idt_idx_conflict    :0
	rd_idt_idx_conflict    :0
	reorder_buf_id_conflict:0
FAL_PS_REG_DBG_FIFO_STAT_CELL_0_VALID: 0x00000000
FAL_PS_REG_DBG_FIFO_STAT_CELL_0_READY: 0xffffffff
FAL_PS_REG_DBG_FIFO_STAT_CELL_1_VALID: 0x00000000
FAL_PS_REG_DBG_FIFO_STAT_CELL_1_READY: 0xffffffff
FAL_PS_REG_DBG_FIFO_STAT_CTRL_VALID: 0x00000000
	valid_fal_req_chained_out;    :0
	valid_fal_req_dep_out;        :0
	valid_fal_hp_req_out;         :0
	valid_fal_cpl_out;            :0
	valid_cbf_req_out;            :0
	valid_cbf_ack_out;            :0
	valid_cbf_delete_out;         :0
	valid_need_pfl_req_out;       :0
	valid_need_pfl_cpl_out;       :0
	valid_map_int_cpl_out;        :0
	valid_fal_buf_read_req_out;   :0
	valid_read_count_req_out;     :0
	valid_mw_notify_out;          :0
	valid_ack_notify_out;         :0
	valid_fg_buf_req_id_out;      :0
	VALID_PL_DDR_MAP_LK_RD_REQ;   :0
	valid_pl_ddr_map_lk_rd_data;  :0
	VALID_PL_DDR_META_WR_REQ;     :0
	valid_pl_ddr_meta_wr_cpl;     :0
	VALID_PL_DDR_MW_WR_REQ;       :0
	valid_pl_ddr_mw_wr_cpl;       :0
	VALID_PL_DDR_MW_RD_REQ;       :0
	valid_pl_ddr_mw_rd_data;      :0
	VALID_PL_DDR_MAP_UP_WR_REQ;   :0
	valid_pl_ddr_map_up_wr_cpl;   :0
	VALID_PL_DDR_MAP_UP_RD_REQ;   :0
	valid_pl_ddr_map_up_rd_data   :0
	VALID_PL_DDR_METAINFO_WR_REQ  :0
	valid_pl_ddr_metainfo_wr_cpl  :0
	VALID_PL_DDR_METAINFO_RD_REQ  :0
	valid_pl_ddr_metainfo_rd_data :0
FAL_PS_REG_DBG_FIFO_STAT_CTRL_READY: 0xffffffff
	ready_fal_req_chained;        :1
	ready_fal_req_dep;            :1
	ready_fal_hp_req;             :1
	ready_fal_cpl;                :1
	ready_cbf_req;                :1
	ready_cbf_ack;                :1
	ready_cbf_delete;             :1
	ready_need_pfl_req;           :1
	ready_need_pfl_cpl;           :1
	ready_map_int_cpl;            :1
	ready_fal_buf_read_req;       :1
	ready_read_count_req;         :1
	ready_mw_notify;              :1
	ready_ack_notify;             :1
	ready_fg_buf_req_id;          :1
	ready_pl_ddr_map_lk_rd_req;   :1
	READY_PL_DDR_MAP_LK_RD_DATA;  :1
	ready_pl_ddr_meta_wr_req;     :1
	READY_PL_DDR_META_WR_CPL;     :1
	ready_pl_ddr_mw_wr_req;       :1
	READY_PL_DDR_MW_WR_CPL;       :1
	ready_pl_ddr_mw_rd_req;       :1
	READY_PL_DDR_MW_RD_DATA;      :1
	ready_pl_ddr_map_up_wr_req;   :1
	READY_PL_DDR_MAP_UP_WR_CPL;   :1
	ready_pl_ddr_map_up_rd_req;   :1
	READY_PL_DDR_MAP_UP_RD_DATA;  :1
	ready_pl_ddr_metainfo_wr_req; :1
	READY_PL_DDR_METAINFO_WR_CPL; :1
	ready_pl_ddr_metainfo_rd_req; :1
	READY_PL_DDR_METAINFO_RD_DATA;:1

	[Channel 0] Outstanding NIL cmd      :0 (produce 79022) (consume 79022)
	[Channel 1] Outstanding NIL cmd      :0 (produce 79039) (consume 79039)
	[Channel 2] Outstanding NIL cmd      :0 (produce 79020) (consume 79020)
	[Channel 3] Outstanding NIL cmd      :0 (produce 78970) (consume 78970)
	[Channel 4] Outstanding NIL cmd      :0 (produce 78867) (consume 78867)
	[Channel 5] Outstanding NIL cmd      :0 (produce 78264) (consume 78264)
	[Channel 6] Outstanding NIL cmd      :0 (produce 76312) (consume 76312)
	[Channel 7] Outstanding NIL cmd      :0 (produce 79938) (consume 79938)

	[Channel 0] Outstanding NIL cmd group:0 (produce 55113) (consume 55113)
	[Channel 1] Outstanding NIL cmd group:0 (produce 55133) (consume 55133)
	[Channel 2] Outstanding NIL cmd group:0 (produce 55113) (consume 55113)
	[Channel 3] Outstanding NIL cmd group:0 (produce 55061) (consume 55061)
	[Channel 4] Outstanding NIL cmd group:0 (produce 54959) (consume 54959)
	[Channel 5] Outstanding NIL cmd group:0 (produce 54671) (consume 54671)
	[Channel 6] Outstanding NIL cmd group:0 (produce 52921) (consume 52921)
	[Channel 7] Outstanding NIL cmd group:0 (produce 53261) (consume 53261)

--------------------  segment 9  end  --------------------
-------------------- segment 10 begin --------------------


[NIL status]
                       CH0  CH1  CH2  CH3  CH4  CH5  CH6  CH7
cmd list full(LP)   :    0    0    0    0    0    0    0    0  
cmd list full(HP)   :    0    0    0    0    0    0    0    0  
cmd list full(UP)   :    0    0    0    0    0    0    0    0  
cmd list empty(LP)  :    0    1    0    0    1    0    0    1  
cmd list empty(HP)  :    0    0    1    0    0    1    0    0  
cmd list empty(UP)  :    1    0    0    1    0    0    1    1  
queued packet cnt   :    0    0    0    0    0    0    0    0 


 [NIL configuration]
ADDR_CELL_CORE_START:0x000700ff
DMEM_CMD_SLOT_SIZE         : 0 (0: 64DWs, 1: 48DWs, others: 32DWs)
DO_NOT_USE_CMD_SLOT3TO0    : 0
POWER_OFF_DETECTED         : 0
DLL_UPDATE_TIMER_PRECISION : 7

ADDR_PAGE_MASK_12TO8:0x41777923
PAGE_12TO8_VALID_BITS      : 3
PAGE_OFFSET_WITHIN_PPA     : 1
CHANNEL_OFFSET             : 9 (DW1[27:25]
CHANNEL_VALID_BITS         : 7
LUN_OFFSET                 : 7 (DW1[25:22]
LUN_VALID_BITS             : 7
PAGE_SIZE                  : 1 (0: 8KB+a, 1: 16KB+a)
BF_CLK_GATE_ALWAYS_OPEN    : 0
MS0_CLK_GATE_ALWAYS_OPEN   : 0
MS1_CLK_GATE_ALWAYS_OPEN   : 0
DMA_CMD_INTERVAL           : 4 (1 tick = 32 DATA_CLK cycles)
ENC_CLK_GATE_ALWAYS_OPEN   : 0
RNB_RETRY_LATENCY          : 1
HP_FIRST_THRESHOLD         : 14
BIT_ERROR_INJECTION_ENABLE : 0
BIT_ERROR_INJECTION_PERIOD : 0 (2304.0 bit injection)
LDPC_BF_MAX_ITERATION      : 25
LDPC_MSH_MAX_ITERATION     : 20
LDPC_MSS_MAX_ITERATION     : 30
LLR_MAG_BIT0               : 6
LLR_MAG_BIT1               : 6
LDPC_BF_THRESHOLD_1TO16    : 43
LDPC_BF_THRESHOLD_17TO24   : 27497
BOOT_MODE                  : 0
IN_ORDER_LDPC_DEC          : 0
LDPC_MS_DISABLE            : 0
LDPC_MS_CORE1_ENABLE       : 1
LDPC_BF_DISABLE            : 0
SPARE_488B                 : 1
CRC16TO9_VALID             : 1
LDPC_MSH_MODE              : 3
LDPC_MSH_P_ERROR_THRES0    : 400
LDPC_MSH_P_ERROR_THRES1    : 254
LDPC_MSH_P_ERROR_THRES2    : 0
LDPC_MSH_MAX_ITER1         : 25
LDPC_MSH_MAX_ITER2         : 30
LDPC_MSH_MAX_ITER3         : 35
NIL_QUEUE_RD_VALID_DW0     : 0x00000000
NIL_QUEUE_RD_VALID_DW1     : 0x00000000
NIL_QUEUE_RD_VALID_DW2     : 0x00000080
NIL_QUEUE_WR_READY_DW0     : 0xffffffff
NIL_QUEUE_WR_READY_DW1     : 0xffffffff
NIL_QUEUE_WR_READY_DW2     : 0x0003ffff
ADDR_DFI_INIT_COMPLETE     : 0x000000ff
[0m[CH 0] phy_dll_master_ctrl_reg : 00140004 (param_dll_bypass_mode[23] 0)
[CH 0] phy_dll_obs_reg_1 : 0x00170017 (wr_dly_taps[22:16] 23, rd_dly_taps[6:0] 23
[CH 1] phy_dll_master_ctrl_reg : 00140004 (param_dll_bypass_mode[23] 0)
[CH 1] phy_dll_obs_reg_1 : 0x00170017 (wr_dly_taps[22:16] 23, rd_dly_taps[6:0] 23
[CH 2] phy_dll_master_ctrl_reg : 00140004 (param_dll_bypass_mode[23] 0)
[CH 2] phy_dll_obs_reg_1 : 0x00170017 (wr_dly_taps[22:16] 23, rd_dly_taps[6:0] 23
[CH 3] phy_dll_master_ctrl_reg : 00140004 (param_dll_bypass_mode[23] 0)
[CH 3] phy_dll_obs_reg_1 : 0x00170017 (wr_dly_taps[22:16] 23, rd_dly_taps[6:0] 23
[CH 4] phy_dll_master_ctrl_reg : 00140004 (param_dll_bypass_mode[23] 0)
[CH 4] phy_dll_obs_reg_1 : 0x00170017 (wr_dly_taps[22:16] 23, rd_dly_taps[6:0] 23
[CH 5] phy_dll_master_ctrl_reg : 00140004 (param_dll_bypass_mode[23] 0)
[CH 5] phy_dll_obs_reg_1 : 0x00170017 (wr_dly_taps[22:16] 23, rd_dly_taps[6:0] 23
[CH 6] phy_dll_master_ctrl_reg : 00140004 (param_dll_bypass_mode[23] 0)
[CH 6] phy_dll_obs_reg_1 : 0x00170017 (wr_dly_taps[22:16] 23, rd_dly_taps[6:0] 23
[CH 7] phy_dll_master_ctrl_reg : 00140004 (param_dll_bypass_mode[23] 0)
[CH 7] phy_dll_obs_reg_1 : 0x00170017 (wr_dly_taps[22:16] 23, rd_dly_taps[6:0] 23

CH(0): PC(0x000003a6) FIFO([31m0x01ff0189[31m ip0[0m) SR.S(0x00000001) INT(0x00100000)
REG 00: 0x00000000 0x00000800 0x0000003f 0x00f00800 
REG 04: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000014 0x00000000 0x00000068 0x00000400 
REG 20: 0x00000000 0x00000000 0x00000004 0x00000001 
REG 24: 0x00000013 0x00004100 0x0000223e 0x00024d13 
REG 28: 0x0000d812 0x47a00000 0x00000000 0x01ff0188 

CH(1): PC(0x000003e3) FIFO(0x01ff0188) SR.S(0x00000001) INT(0x00111000)
REG 00: 0x0000ffff 0xffffffff 0x0000003f 0x02f00400 
REG 04: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000014 0x00000000 0x00000068 0x00000400 
REG 20: 0x00000000 0x00000000 0x00000004 0x00000001 
REG 24: 0x00000013 0x00004100 0x0000623e 0x02024d13 
REG 28: 0x0000d812 0x47a00000 0x00000000 0x01ff0188 

CH(2): PC(0x000003af) FIFO(0x01ff0188) SR.S(0x00000001) INT(0x00000100)
REG 00: 0x00000000 0x00000000 0x0000003f 0x04f00000 
REG 04: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000014 0x00000000 0x00000068 0x00000400 
REG 20: 0x00000000 0x00000000 0x00000004 0x00000001 
REG 24: 0x00000013 0x00004100 0x0000a23e 0x04024d13 
REG 28: 0x0000d812 0x47a00000 0x00000000 0x01ff0188 

CH(3): PC(0x00000405) FIFO(0x01ff0188) SR.S(0x00000001) INT(0x00000000)
REG 00: 0x0000ffff 0x00000000 0x0000003f 0x06f00800 
REG 04: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000014 0x00000000 0x00000068 0x00000400 
REG 20: 0x00000000 0x00000000 0x00000004 0x00000001 
REG 24: 0x00000013 0x00004100 0x0000e23e 0x06024d13 
REG 28: 0x0000d812 0x47a00000 0x00000000 0x01ff0188 

CH(4): PC(0x000003a8) FIFO([31m0x01ff0189[31m ip0[0m) SR.S(0x00000001) INT(0x00100061)
REG 00: 0x00000000 0x00000800 0x0000003f 0x08f00c00 
REG 04: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000014 0x00000000 0x00000068 0x00000400 
REG 20: 0x00000000 0x00000000 0x00000004 0x00000001 
REG 24: 0x00000013 0x00004100 0x0001223e 0x08024d13 
REG 28: 0x0000d812 0x47a00000 0x00000000 0x01ff0189 

CH(5): PC(0x00000401) FIFO([31m0x01ff0189[31m ip0[0m) SR.S(0x00000001) INT(0x00100100)
REG 00: 0x00000000 0x00000000 0x0000003f 0x0af00000 
REG 04: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000014 0x00000000 0x00000068 0x00000400 
REG 20: 0x00000000 0x00000000 0x00000004 0x00000001 
REG 24: 0x00000013 0x00004100 0x0001623e 0x0a024d13 
REG 28: 0x0000d812 0x47a00000 0x00000000 0x01ff0189 

CH(6): PC(0x000003df) FIFO(0x01ff0188) SR.S(0x00000001) INT(0x10016000)
REG 00: 0x00000000 0x00000000 0x0000003f 0x0cf00000 
REG 04: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000013 0x00000000 0x00000066 0x00000400 
REG 20: 0x00000000 0x00000000 0x00000003 0x00000000 
REG 24: 0x00000013 0x00004100 0x00019a3e 0x0c024d13 
REG 28: 0x0000d812 0x47a00000 0x00000000 0x01ff0189 

CH(7): PC(0x000003f9) FIFO(0x01ff0188) SR.S(0x00000001) INT(0x60001000)
REG 00: 0x00000000 0xffffffff 0x0000003f 0x0ef00400 
REG 04: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 08: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 12: 0x00000000 0x00000000 0x00000000 0x00000000 
REG 16: 0x00000010 0x00000000 0x43206604 0x00000000 
REG 20: 0x00000061 0x00000000 0x19ba3340 0x00000000 
REG 24: 0x00000000 0x00000030 0x000003ff 0x0e024803 
REG 28: 0x00000012 0x47a00000 0x00000000 0x01ff0189 


--------------------  segment 10 end  --------------------

* chunk 1, signature:0xFADE
----------------- event log: cpu 0 begin -----------------
       2.034: DualPortEn# 0
       2.034: nvme: p0f0(pf) CC offset: 0x14, value: 00000000
       2.034: nvme: p0f0(pf) AQA offset: 0x24, value: 001f001f
       2.034: nvme: p0f0(pf) ASQ[31:0] offset: 0x28, value: 1a6e2000
       2.034: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 00000010
       2.034: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 00000010
       2.034: nvme: p0f0(pf) ACQ[31:0] offset: 0x30, value: 24580000
       2.034: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 00000010
       2.034: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 00000010
       2.034: nvme: p0f0(pf) CC offset: 0x14, value: 00460001
       2.399: POWER: Main(12v) 0 mW, Aux(3.3v) 0 mW, TEMP: Chip Internal 0`C, Chip External 0`C, NAND1 31`C, NAND2 0`C, DDR 0`C
       2.407: POWER: Main(12v) 0 mW, Aux(3.3v) 0 mW, TEMP: Chip Internal 40`C, Chip External 0`C, NAND1 31`C, NAND2 0`C, DDR 0`C
       2.492: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 21, nsid: 0x0, prp1: 0x101bcb5000, prp2: 0x0, cdw10: 0x0000000e, cdw11: 0x00000000, cdw12: 0x00000000)
       2.492: nvme: p0f0(pf) sq0 security_recv opcode: 0x82, cid: 21, nsid: 0x0, prp1: 0x101bcb5000, prp2: 0x0, cdw10: 0x01000100, cdw11: 0x00000800, cdw12: 0x00000000)
       5.613: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 21, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x000b000b, cdw12: 0x00000000)
       5.614: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 21, nsid: 0x0, prp1: 0x101a648000, prp2: 0x0, cdw10: 0x03ff0001, cdw11: 0x00000003, cdw12: 0x00000000)
       5.614: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 26, nsid: 0x0, prp1: 0x101bab0000, prp2: 0x0, cdw10: 0x03ff0001, cdw11: 0x00010001, cdw12: 0x00000000)
       5.614: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 26, nsid: 0x0, prp1: 0xef1d50000, prp2: 0x0, cdw10: 0x03ff0002, cdw11: 0x00010003, cdw12: 0x00000000)
       5.614: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 26, nsid: 0x0, prp1: 0xef1c00000, prp2: 0x0, cdw10: 0x03ff0002, cdw11: 0x00020001, cdw12: 0x00000000)
       5.614: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 26, nsid: 0x0, prp1: 0x101bf4c000, prp2: 0x0, cdw10: 0x03ff0003, cdw11: 0x00020003, cdw12: 0x00000000)
       5.614: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 26, nsid: 0x0, prp1: 0xef1c90000, prp2: 0x0, cdw10: 0x03ff0003, cdw11: 0x00030001, cdw12: 0x00000000)
       5.615: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 26, nsid: 0x0, prp1: 0x101a6c0000, prp2: 0x0, cdw10: 0x03ff0004, cdw11: 0x00030003, cdw12: 0x00000000)
       5.615: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 26, nsid: 0x0, prp1: 0x1024980000, prp2: 0x0, cdw10: 0x03ff0004, cdw11: 0x00040001, cdw12: 0x00000000)
       5.615: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 26, nsid: 0x0, prp1: 0x1024898000, prp2: 0x0, cdw10: 0x03ff0005, cdw11: 0x00040003, cdw12: 0x00000000)
       5.615: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 26, nsid: 0x0, prp1: 0x101a620000, prp2: 0x0, cdw10: 0x03ff0005, cdw11: 0x00050001, cdw12: 0x00000000)
       5.615: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 26, nsid: 0x0, prp1: 0xef1c7c000, prp2: 0x0, cdw10: 0x03ff0006, cdw11: 0x00050003, cdw12: 0x00000000)
       5.615: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 26, nsid: 0x0, prp1: 0x101a710000, prp2: 0x0, cdw10: 0x03ff0006, cdw11: 0x00060001, cdw12: 0x00000000)
       5.615: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 26, nsid: 0x0, prp1: 0xef1cc8000, prp2: 0x0, cdw10: 0x03ff0007, cdw11: 0x00060003, cdw12: 0x00000000)
       5.615: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 22, nsid: 0x0, prp1: 0xef1d80000, prp2: 0x0, cdw10: 0x03ff0007, cdw11: 0x00070001, cdw12: 0x00000000)
       5.616: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 26, nsid: 0x0, prp1: 0xef1d7c000, prp2: 0x0, cdw10: 0x03ff0008, cdw11: 0x00070003, cdw12: 0x00000000)
       5.616: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 26, nsid: 0x0, prp1: 0xef1c20000, prp2: 0x0, cdw10: 0x03ff0008, cdw11: 0x00080001, cdw12: 0x00000000)
       5.616: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 26, nsid: 0x0, prp1: 0xff7e94000, prp2: 0x0, cdw10: 0x03ff0009, cdw11: 0x00080003, cdw12: 0x00000000)
       5.616: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 26, nsid: 0x0, prp1: 0x101b980000, prp2: 0x0, cdw10: 0x03ff0009, cdw11: 0x00090001, cdw12: 0x00000000)
       5.616: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 26, nsid: 0x0, prp1: 0x10200b4000, prp2: 0x0, cdw10: 0x03ff000a, cdw11: 0x00090003, cdw12: 0x00000000)
       5.616: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 26, nsid: 0x0, prp1: 0xef1de0000, prp2: 0x0, cdw10: 0x03ff000a, cdw11: 0x000a0001, cdw12: 0x00000000)
       5.616: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 26, nsid: 0x0, prp1: 0xff7c58000, prp2: 0x0, cdw10: 0x03ff000b, cdw11: 0x000a0003, cdw12: 0x00000000)
       5.616: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 26, nsid: 0x0, prp1: 0x101b9f0000, prp2: 0x0, cdw10: 0x03ff000b, cdw11: 0x000b0001, cdw12: 0x00000000)
       5.616: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 26, nsid: 0x0, prp1: 0x1024918000, prp2: 0x0, cdw10: 0x03ff000c, cdw11: 0x000b0003, cdw12: 0x00000000)
       5.616: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 26, nsid: 0x0, prp1: 0x101a450000, prp2: 0x0, cdw10: 0x03ff000c, cdw11: 0x000c0001, cdw12: 0x00000000)
       5.619: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 31, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
       6.325: nvme: p0f0(pf) sq0 invalid opcode opcode: 0xc4, cid: 22, nsid: 0x0, prp1: 0xef2c41000, prp2: 0x0, cdw10: 0x00000400, cdw11: 0x00000000, cdw12: 0x00000000)
       8.703: POWER: Main(12v) 0 mW, Aux(3.3v) 0 mW, TEMP: Chip Internal 46`C, Chip External 0`C, NAND1 31`C, NAND2 0`C, DDR 0`C
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 8, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x0000000c, cdw11: 0x00000000, cdw12: 0x00000000)
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 9, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x0000000b, cdw11: 0x00000000, cdw12: 0x00000000)
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 10, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x0000000a, cdw11: 0x00000000, cdw12: 0x00000000)
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 11, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000009, cdw11: 0x00000000, cdw12: 0x00000000)
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 12, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000008, cdw11: 0x00000000, cdw12: 0x00000000)
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 13, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x00000000, cdw12: 0x00000000)
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 14, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000006, cdw11: 0x00000000, cdw12: 0x00000000)
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 15, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000005, cdw11: 0x00000000, cdw12: 0x00000000)
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 16, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000004, cdw11: 0x00000000, cdw12: 0x00000000)
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 17, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000003, cdw11: 0x00000000, cdw12: 0x00000000)
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 18, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000002, cdw11: 0x00000000, cdw12: 0x00000000)
      20.379: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 19, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000001, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 26, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x0000000c, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 27, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x0000000b, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 28, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x0000000a, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 0, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000009, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 1, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000008, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 2, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 3, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000006, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 4, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000005, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 5, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000004, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 6, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000003, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 7, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000002, cdw11: 0x00000000, cdw12: 0x00000000)
      20.380: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 8, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000001, cdw11: 0x00000000, cdw12: 0x00000000)
      20.394: nvme: p0f0(pf) CC offset: 0x14, value: 00464001
      24.480: nvme: p0f0(pf) CC offset: 0x14, value: 00464000
      24.492: nvme: p0f0(pf) ASQ[31:0] offset: 0x28, value: f37df000
      24.492: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 0000000f
      24.492: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 0000000f
      24.492: nvme: p0f0(pf) ACQ[31:0] offset: 0x30, value: f37de000
      24.492: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 0000000f
      24.492: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 0000000f
      24.492: nvme: p0f0(pf) AQA offset: 0x24, value: 007f007f
      24.492: nvme: p0f0(pf) CC offset: 0x14, value: 00460001
      24.556: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x03ff03ff, cdw12: 0x00000000)
      24.556: nvme: p0f0(pf) sq0 get_features opcode: 0xa, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x00000000, cdw12: 0x00000000)
      24.556: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x0000000b, cdw11: 0x0000051f, cdw12: 0x00000000)
      24.556: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      24.556: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 94, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      24.556: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 93, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      24.556: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 92, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      24.556: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 91, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      24.557: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 90, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      24.557: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 89, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      24.557: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 88, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      24.557: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 87, nsid: 0x0, prp1: 0xff3713000, prp2: 0x0, cdw10: 0x00ff0001, cdw11: 0x00000001, cdw12: 0x00000000)
      24.557: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 87, nsid: 0x0, prp1: 0xff3715000, prp2: 0x0, cdw10: 0x00ff0001, cdw11: 0x00010001, cdw12: 0x00000000)
      24.557: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 87, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000001, cdw11: 0x00000000, cdw12: 0x00000000)
      24.557: nvme: p0f0(pf) sq0 delete_cq opcode: 0x4, cid: 87, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000001, cdw11: 0x00000000, cdw12: 0x00000000)
      24.557: nvme: p0f0(pf) CC offset: 0x14, value: 00464001
      25.185: nvme: p0f0(pf) CC offset: 0x14, value: 00464000
      25.198: nvme: p0f0(pf) ASQ[31:0] offset: 0x28, value: f37df000
      25.198: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 0000000f
      25.198: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 0000000f
      25.198: nvme: p0f0(pf) ACQ[31:0] offset: 0x30, value: f37de000
      25.198: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 0000000f
      25.198: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 0000000f
      25.198: nvme: p0f0(pf) AQA offset: 0x24, value: 007f007f
      25.198: nvme: p0f0(pf) CC offset: 0x14, value: 00460001
      25.261: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x03ff03ff, cdw12: 0x00000000)
      25.261: nvme: p0f0(pf) sq0 get_features opcode: 0xa, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x00000000, cdw12: 0x00000000)
      25.261: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x0000000b, cdw11: 0x0000051f, cdw12: 0x00000000)
      25.261: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.261: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 94, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.261: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 93, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.261: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 92, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.262: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 91, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.262: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 90, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.262: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 89, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.262: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 88, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.262: nvme: p0f0(pf) CC offset: 0x14, value: 00464001
      25.703: POWER: Main(12v) 0 mW, Aux(3.3v) 0 mW, TEMP: Chip Internal 52`C, Chip External 0`C, NAND1 31`C, NAND2 0`C, DDR 0`C
      25.857: nvme: p0f0(pf) CC offset: 0x14, value: 00464000
      25.869: nvme: p0f0(pf) ASQ[31:0] offset: 0x28, value: f37df000
      25.869: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 0000000f
      25.869: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 0000000f
      25.869: nvme: p0f0(pf) ACQ[31:0] offset: 0x30, value: f37de000
      25.869: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 0000000f
      25.869: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 0000000f
      25.869: nvme: p0f0(pf) AQA offset: 0x24, value: 007f007f
      25.869: nvme: p0f0(pf) CC offset: 0x14, value: 00460001
      25.932: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x03ff03ff, cdw12: 0x00000000)
      25.932: nvme: p0f0(pf) sq0 get_features opcode: 0xa, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x00000000, cdw12: 0x00000000)
      25.933: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x0000000b, cdw11: 0x0000051f, cdw12: 0x00000000)
      25.933: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.933: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 94, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.933: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 93, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.933: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 92, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.933: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 91, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.933: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 90, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.933: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 89, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.933: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 88, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      25.933: nvme: p0f0(pf) CC offset: 0x14, value: 00464001
      26.525: nvme: p0f0(pf) CC offset: 0x14, value: 00464000
      26.537: nvme: p0f0(pf) ASQ[31:0] offset: 0x28, value: f37df000
      26.537: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 0000000f
      26.537: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 0000000f
      26.537: nvme: p0f0(pf) ACQ[31:0] offset: 0x30, value: f37de000
      26.537: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 0000000f
      26.537: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 0000000f
      26.537: nvme: p0f0(pf) AQA offset: 0x24, value: 007f007f
      26.537: nvme: p0f0(pf) CC offset: 0x14, value: 00460001
      26.600: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x03ff03ff, cdw12: 0x00000000)
      26.600: nvme: p0f0(pf) sq0 get_features opcode: 0xa, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x00000000, cdw12: 0x00000000)
      26.601: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x0000000b, cdw11: 0x0000051f, cdw12: 0x00000000)
      26.601: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      26.601: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 94, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      26.601: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 93, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      26.601: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 92, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      26.601: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 91, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      26.601: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 90, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      26.601: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 89, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      26.601: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 88, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      26.601: nvme: p0f0(pf) CC offset: 0x14, value: 00464001
      27.198: nvme: p0f0(pf) CC offset: 0x14, value: 00464000
      27.210: nvme: p0f0(pf) ASQ[31:0] offset: 0x28, value: f37df000
      27.210: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 0000000f
      27.210: nvme: p0f0(pf) ASQ[63:32] offset: 0x2c, value: 0000000f
      27.210: nvme: p0f0(pf) ACQ[31:0] offset: 0x30, value: f37de000
      27.210: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 0000000f
      27.211: nvme: p0f0(pf) ACQ[63:32] offset: 0x34, value: 0000000f
      27.211: nvme: p0f0(pf) AQA offset: 0x24, value: 007f007f
      27.211: nvme: p0f0(pf) CC offset: 0x14, value: 00460001
      27.273: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x03ff03ff, cdw12: 0x00000000)
      27.274: nvme: p0f0(pf) sq0 get_features opcode: 0xa, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000007, cdw11: 0x00000000, cdw12: 0x00000000)
      27.274: nvme: p0f0(pf) sq0 set_features opcode: 0x9, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x0000000b, cdw11: 0x0000051f, cdw12: 0x00000000)
      27.274: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 95, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      27.274: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 94, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      27.274: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 93, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      27.274: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 92, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      27.274: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 91, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      27.274: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 90, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      27.274: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 89, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      27.274: nvme: p0f0(pf) sq0 async_event opcode: 0xc, cid: 88, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000000, cdw11: 0x00000000, cdw12: 0x00000000)
      27.775: nvme: p0f0(pf) sq0 create_cq opcode: 0x5, cid: 87, nsid: 0x0, prp1: 0xff3661000, prp2: 0x0, cdw10: 0x03ff0001, cdw11: 0x00000001, cdw12: 0x00000000)
      27.775: nvme: p0f0(pf) sq0 create_sq opcode: 0x1, cid: 87, nsid: 0x0, prp1: 0xff3666000, prp2: 0x0, cdw10: 0x03ff0001, cdw11: 0x00010001, cdw12: 0x00000000)
      28.775: nvme: p0f0(pf) sq0 delete_sq opcode: 0x0, cid: 87, nsid: 0x0, prp1: 0x0, prp2: 0x0, cdw10: 0x00000001, cdw11: 0x00000000, cdw12: 0x00000000)
      47.703: POWER: Main(12v) 0 mW, Aux(3.3v) 0 mW, TEMP: Chip Internal 58`C, Chip External 0`C, NAND1 31`C, NAND2 0`C, DDR 0`C
      89.015: ASSERT FAILURE: CPU ID 0, ASSERT_ID 0x07000038
-----------------  event log: cpu 0 end  -----------------

* chunk 2, signature:0xFADE
----------------- event log: cpu 1 begin -----------------
       3.937: type        : unknown(0x8c0)
       4.071: type        : unknown(0x8c1)
       4.557: type        : unknown(0x8a0)
       4.558: type        : unknown(0x8a0)
       4.558: type        : unknown(0x8a0)
       4.559: type        : unknown(0x8a0)
       4.600: type        : unknown(0x8c2)
       5.333: type        : unknown(0x8c3)
       5.412: type        : unknown(0x2)
       5.412: FTL Open: res 0
      20.469: FTL Close: res 10553478
      20.476: type        : unknown(0x886)
      20.522: type        : unknown(0x884)
      24.621: FTL Close: res 10553478
      24.629: type        : unknown(0x886)
      24.669: type        : unknown(0x884)
      25.327: FTL Close: res 10553478
      25.334: type        : unknown(0x886)
      25.375: type        : unknown(0x884)
      25.999: FTL Close: res 10553478
      26.006: type        : unknown(0x886)
      26.047: type        : unknown(0x884)
      26.666: FTL Close: res 10553478
      26.674: type        : unknown(0x886)
      26.714: type        : unknown(0x884)
-----------------  event log: cpu 1 end  -----------------

* chunk 3, signature:0xFADE
----------------- event log: cpu 2 begin -----------------
      33.570: [DC] (02,02|0358,01|0048) erased hint mismatch look like programmed 
      39.524: [DC] (02,07|0474,00|0048) erased hint mismatch look like programmed 
      41.002: [DC] (02,07|0504,01|0048) erased hint mismatch look like programmed 
      41.052: [DC] (02,07|0505,00|0048) erased hint mismatch look like programmed 
      41.053: [DC] (02,07|0505,00|0048) erased hint mismatch look like programmed 
      41.348: [DC] (02,07|0505,01|0048) erased hint mismatch look like programmed 
      41.348: [DC] (02,07|0505,01|0048) erased hint mismatch look like programmed 
      41.588: [DC] (02,07|0516,01|0048) erased hint mismatch look like programmed 
      42.212: [DC] (02,07|0529,01|0048) erased hint mismatch look like programmed 
      42.213: [DC] (02,07|0529,01|0048) erased hint mismatch look like programmed 
      42.308: [DC] (02,07|0531,01|0048) erased hint mismatch look like programmed 
      42.515: [DC] (02,07|0537,01|0048) erased hint mismatch look like programmed 
      42.516: [DC] (02,07|0537,01|0048) erased hint mismatch look like programmed 
      42.563: [DC] (02,07|0538,00|0048) erased hint mismatch look like programmed 
      42.564: [DC] (02,07|0538,00|0048) erased hint mismatch look like programmed 
      43.154: [DC] (02,07|0538,01|0048) erased hint mismatch look like programmed 
      43.155: [DC] (02,07|0538,01|0048) erased hint mismatch look like programmed 
-----------------  event log: cpu 2 end  -----------------

* chunk 4, signature:0xFDEB
----------------- print log: cpu PMU begin -----------------
[     ]:[        get_fw_slot_base().L  481]:  active_pslot_idx: 0, addr : 0x20100000
Loading NVMe Microcode Start
src_address : 0x20204780
[move sha]base : 0x20100000, src : 0x20204780, dst : 0xc000000, size : 5440
  do_RSA using key from header
rsa.d[00]:0x0000 0x0000 0x0000 0x0000
rsa.d[04]:0x0000 0x0000 0x0000 0x0000
rsa.d[08]:0x0000 0x0000 0x0000 0x0000
rsa.d[12]:0x0000 0x0000 0x0000 0x0000
rsa.d[16]:0x0000 0x0000 0x0000 0x0000
rsa.d[20]:0x0000 0x0000 0x0000 0x0000
rsa.d[24]:0x0000 0x0000 0x0000 0x0000
rsa.d[28]:0x0000 0x0000 0x0001 0x0001
  digest: OK
  do_AES with (64) 
aes->key1[0]: 0xecedeeef
aes->key1[1]: 0xe8e9eaeb
aes->key1[2]: 0xe4e5e6e7
aes->key1[3]: 0xe0e1e2e3
aes->key2[0]: 0xcccdcecf
aes->key2[1]: 0xc8c9cacb
aes->key2[2]: 0xc4c5c6c7
aes->key2[3]: 0xc0c1c2c3
Loading NVMe Microcode Endres : 0
Dev: Start Cell Core
PMU: NVMe Module Initialize
[36m[SubFTL] subftl_register         : OBJECT  0 - REGISTER : num bytes    18320 addr 0x8800a88000 revision      0[0m
[36m[SubFTL] subftl_register         : OBJECT  1 - REGISTER : num bytes     4712 addr 0x880080a698 revision      2[0m
[36m[SubFTL] subftl_register         : OBJECT  2 - REGISTER : num bytes      100 addr 0x8800a8ff9c revision      6[0m
[36m[SubFTL] subftl_register         : OBJECT  3 - REGISTER : num bytes       56 addr 0x880080e290 revision      0[0m
[36m[SubFTL] subftl_register         : OBJECT  5 - REGISTER : num bytes      720 addr 0x880080b900 revision      0[0m
[36m[SubFTL] subftl_register         : OBJECT 10 - REGISTER : num bytes     1280 addr 0x880080e2c8 revision      0[0m
[36m[SubFTL] subftl_register         : OBJECT  6 - REGISTER : num bytes      268 addr 0x007003c030 revision      1[0m
[36m[SubFTL] subftl_register         : OBJECT  4 - REGISTER : num bytes     9224 addr 0x8873780200 revision      1[0m
[36m[SubFTL] subftl_register         : OBJECT  8 - REGISTER : num bytes    65536 addr 0x8873320000 revision      0[0m
[36m[SubFTL] subftl_register         : OBJECT  9 - REGISTER : num bytes    65536 addr 0x8873310000 revision      0[0m
nv_smart_data_t: 0x880080a698
PMU: test nvme...
PMU: response: 48000
Dev: CRS Disable
[32mlink up[0m
nvme: ctrl 0 dma disabled
[33mCSTS[0].RDY=0[0m
[31mmi?[0m
[33mCSTS[0].CFS=0[0m
[31mmi?[0m
[33mCSTS[0].SHST=0[0m
[31mmi?[0m
CSTS -> 0h
CC -> 0h
CC -> 460001h
[     ]:[        init_post_module().L  463]:  init_post_module is called
storage size 1920924123136B(1789GiB)
ns_mgmt->signature: 61501001
[33mset num of namespaces = 1[0m
[33mset logical block size = 4096[0m
[33mmi init[0m
[33mmi run[0m
[     ]:[      open_nv_smart_data().L   76]:  size:5432, 32768
smart: sig ok:100
vu smart: done.
cold boot = 1
smart: power cycle 2f
162~162ms:      EVENT 0880h
  0~  0ms:       INTR 0000h
  0~  1ms:  WAIT_PSS0 0000h
  1~  1ms:  PLP_READY 0000h
  2~ 10ms:    DUMPING 0000h
 10~ 47ms:     DUMPED 0000h
plp failure is not written: ffffffff
nvme: enable controller 0
nvme: nr_cmds 0/0
nvme: nr_cpls 0/0
nvme: ctrl 0 dma enabled
[33mCSTS[0].RDY=1[0m
CSTS -> 1h
nvme: controller 00h enabled
plp_log nor_erase: 29014us
[     ]:[   __recv_pss_to_pmu_msg().L  828]:  [PMU] recv a completion from PSS.
smart: unsafe shutdown 28
[36m[SubFTL] subftl_write            : OBJECT 1 - 0x0d[0m
nvme: resumed
[36m[SubFTL] subftl_write            : OBJECT 5 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 3 - 0x00[0m
[     ]:[           nvme_admin_vs().L  414]:  opcode: 0xc4
[     ]:[           nvme_admin_vs().L  415]:  flags: 0x0
[     ]:[           nvme_admin_vs().L  416]:  command_id: 0x16
[     ]:[           nvme_admin_vs().L  417]:  nsid: 0x00000000
[     ]:[           nvme_admin_vs().L  418]:  sub_opcode: 0x00000301
[     ]:[           nvme_admin_vs().L  419]:  rsvd3: 0x00000000
[     ]:[           nvme_admin_vs().L  420]:  mptr: 0x0
[     ]:[           nvme_admin_vs().L  421]:  prp1: 0xef2c41000
[     ]:[           nvme_admin_vs().L  422]:  prp2: 0x0
[     ]:[           nvme_admin_vs().L  423]:  ndt: 0x00000400
[     ]:[           nvme_admin_vs().L  424]:  ndm: 0x00000000
[     ]:[           nvme_admin_vs().L  425]:  vu param0: 0x00000000
[     ]:[           nvme_admin_vs().L  426]:  vu param1: 0x00000000
[     ]:[           nvme_admin_vs().L  427]:  vu param2: 0x00000000
[     ]:[           nvme_admin_vs().L  428]:  vu param3: 0x00000000
[     ]:[  nvme_vs_prp_dma_handle().L  127]:  res : 0
CC -> 464001h
nvme: shutdown controller 0
nvme: ctrl 0 dma disabled
[36m[SubFTL] subftl_write            : OBJECT 1 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 5 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 3 - 0x00[0m
[36m[SubFTL] subftl_write            : OBJECT 8 - 0xde[0m
[33mCSTS[0].SHST=1[0m
CSTS -> 5h
Stored SMART data
[36m[SubFTL] subftl_write            : OBJECT 1 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 5 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 3 - 0x00[0m
[     ]:[    pmu_handle_ftl_close().L  255]:  [PMU] send a media command(close) to PSS.
[     ]:[    pmu_handle_ftl_close().L  264]:  [PMU] wait for a completion from PSS..
[     ]:[    pmu_handle_ftl_close().L  279]:  [PMU] recv a completion from PSS.
nvme: nvm subsystem shutdown complete
[33mCSTS[0].SHST=2[0m
CSTS -> 9h
CC -> 464000h
nvme: reset controller 0
nvme: ctrl 0 dma disabled
[33mCSTS[0].RDY=0[0m
[33mCSTS[0].CFS=0[0m
[33mCSTS[0].SHST=0[0m
CSTS -> 0h
CC -> 460001h
[33mCSTS[0].CECO[0m
nvme: enable controller 0
[     ]:[   pmu_handle_ftl_resume().L  290]:  [PMU] send a ipc(83h) to PSS.
[     ]:[   pmu_handle_ftl_resume().L  296]:  [PMU] wait for a completion from PSS..
[     ]:[   pmu_handle_ftl_resume().L  304]:  [PMU] recv a completion from PSS.
nvme: nr_cmds 104/104
nvme: nr_cpls 103/103
nvme: ctrl 0 dma enabled
[33mCSTS[0].RDY=1[0m
CSTS -> 1h
nvme: controller 00h enabled
CC -> 464001h
nvme: shutdown controller 0
nvme: ctrl 0 dma disabled
[36m[SubFTL] subftl_write            : OBJECT 1 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 5 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 3 - 0x00[0m
[36m[SubFTL] subftl_write            : OBJECT 8 - 0xde[0m
[33mCSTS[0].SHST=1[0m
CSTS -> 5h
Stored SMART data
[36m[SubFTL] subftl_write            : OBJECT 1 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 5 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 3 - 0x00[0m
[     ]:[    pmu_handle_ftl_close().L  255]:  [PMU] send a media command(close) to PSS.
[     ]:[    pmu_handle_ftl_close().L  264]:  [PMU] wait for a completion from PSS..
[     ]:[    pmu_handle_ftl_close().L  279]:  [PMU] recv a completion from PSS.
nvme: nvm subsystem shutdown complete
[33mCSTS[0].SHST=2[0m
CSTS -> 9h
CC -> 464000h
nvme: reset controller 0
nvme: ctrl 0 dma disabled
[33mCSTS[0].RDY=0[0m
[33mCSTS[0].CFS=0[0m
[33mCSTS[0].SHST=0[0m
CSTS -> 0h
CC -> 460001h
[33mCSTS[0].CECO[0m
nvme: enable controller 0
[     ]:[   pmu_handle_ftl_resume().L  290]:  [PMU] send a ipc(83h) to PSS.
[     ]:[   pmu_handle_ftl_resume().L  296]:  [PMU] wait for a completion from PSS..
[     ]:[   pmu_handle_ftl_resume().L  304]:  [PMU] recv a completion from PSS.
nvme: nr_cmds 20/20
nvme: nr_cpls 12/12
nvme: ctrl 0 dma enabled
[33mCSTS[0].RDY=1[0m
CSTS -> 1h
nvme: controller 00h enabled
CC -> 464001h
nvme: shutdown controller 0
nvme: ctrl 0 dma disabled
[36m[SubFTL] subftl_write            : OBJECT 1 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 5 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 3 - 0x00[0m
[36m[SubFTL] subftl_write            : OBJECT 8 - 0xde[0m
[33mCSTS[0].SHST=1[0m
CSTS -> 5h
Stored SMART data
[36m[SubFTL] subftl_write            : OBJECT 1 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 5 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 3 - 0x00[0m
[     ]:[    pmu_handle_ftl_close().L  255]:  [PMU] send a media command(close) to PSS.
[     ]:[    pmu_handle_ftl_close().L  264]:  [PMU] wait for a completion from PSS..
[     ]:[    pmu_handle_ftl_close().L  279]:  [PMU] recv a completion from PSS.
nvme: nvm subsystem shutdown complete
[33mCSTS[0].SHST=2[0m
CSTS -> 9h
CC -> 464000h
nvme: reset controller 0
nvme: ctrl 0 dma disabled
[33mCSTS[0].RDY=0[0m
[33mCSTS[0].CFS=0[0m
[33mCSTS[0].SHST=0[0m
CSTS -> 0h
CC -> 460001h
[33mCSTS[0].CECO[0m
nvme: enable controller 0
[     ]:[   pmu_handle_ftl_resume().L  290]:  [PMU] send a ipc(83h) to PSS.
[     ]:[   pmu_handle_ftl_resume().L  296]:  [PMU] wait for a completion from PSS..
[     ]:[   pmu_handle_ftl_resume().L  304]:  [PMU] recv a completion from PSS.
nvme: nr_cmds 16/16
nvme: nr_cpls 8/8
nvme: ctrl 0 dma enabled
[33mCSTS[0].RDY=1[0m
CSTS -> 1h
nvme: controller 00h enabled
CC -> 464001h
nvme: shutdown controller 0
nvme: ctrl 0 dma disabled
[36m[SubFTL] subftl_write            : OBJECT 1 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 5 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 3 - 0x00[0m
[36m[SubFTL] subftl_write            : OBJECT 8 - 0xde[0m
[33mCSTS[0].SHST=1[0m
CSTS -> 5h
Stored SMART data
[36m[SubFTL] subftl_write            : OBJECT 1 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 5 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 3 - 0x00[0m
[     ]:[    pmu_handle_ftl_close().L  255]:  [PMU] send a media command(close) to PSS.
[     ]:[    pmu_handle_ftl_close().L  264]:  [PMU] wait for a completion from PSS..
[     ]:[    pmu_handle_ftl_close().L  279]:  [PMU] recv a completion from PSS.
nvme: nvm subsystem shutdown complete
[33mCSTS[0].SHST=2[0m
CSTS -> 9h
CC -> 464000h
nvme: reset controller 0
nvme: ctrl 0 dma disabled
[33mCSTS[0].RDY=0[0m
[33mCSTS[0].CFS=0[0m
[33mCSTS[0].SHST=0[0m
CSTS -> 0h
CC -> 460001h
[33mCSTS[0].CECO[0m
nvme: enable controller 0
[     ]:[   pmu_handle_ftl_resume().L  290]:  [PMU] send a ipc(83h) to PSS.
[     ]:[   pmu_handle_ftl_resume().L  296]:  [PMU] wait for a completion from PSS..
[     ]:[   pmu_handle_ftl_resume().L  304]:  [PMU] recv a completion from PSS.
nvme: nr_cmds 16/16
nvme: nr_cpls 8/8
nvme: ctrl 0 dma enabled
[33mCSTS[0].RDY=1[0m
CSTS -> 1h
nvme: controller 00h enabled
CC -> 464001h
nvme: shutdown controller 0
nvme: ctrl 0 dma disabled
[36m[SubFTL] subftl_write            : OBJECT 1 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 5 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 3 - 0x00[0m
[36m[SubFTL] subftl_write            : OBJECT 8 - 0xde[0m
[33mCSTS[0].SHST=1[0m
CSTS -> 5h
Stored SMART data
[36m[SubFTL] subftl_write            : OBJECT 1 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 5 - 0x0d[0m
[36m[SubFTL] subftl_write            : OBJECT 3 - 0x00[0m
[     ]:[    pmu_handle_ftl_close().L  255]:  [PMU] send a media command(close) to PSS.
[     ]:[    pmu_handle_ftl_close().L  264]:  [PMU] wait for a completion from PSS..
[     ]:[    pmu_handle_ftl_close().L  279]:  [PMU] recv a completion from PSS.
nvme: nvm subsystem shutdown complete
[33mCSTS[0].SHST=2[0m
CSTS -> 9h
CC -> 464000h
nvme: reset controller 0
nvme: ctrl 0 dma disabled
[33mCSTS[0].RDY=0[0m
[33mCSTS[0].CFS=0[0m
[33mCSTS[0].SHST=0[0m
CSTS -> 0h
CC -> 460001h
[33mCSTS[0].CECO[0m
nvme: enable controller 0
[     ]:[   pmu_handle_ftl_resume().L  290]:  [PMU] send a ipc(83h) to PSS.
[     ]:[   pmu_handle_ftl_resume().L  296]:  [PMU] wait for a completion from PSS..
[     ]:[   pmu_handle_ftl_resume().L  304]:  [PMU] recv a completion from PSS.
nvme: nr_cmds 16/16
nvme: nr_cpls 8/8
nvme: ctrl 0 dma enabled
[33mCSTS[0].RDY=1[0m
CSTS -> 1h
nvme: controller 00h enabled
[31mNVMe Command Timeout Detected![0m
[ASSERT: module/nvme_handler/task.c:L1271]
[31m[SubFTL] subftl_stop             : SubFTL STOP[0m
Assert Fail: CPU_ID: 0, ASSERT_ID: 0x07000038
[31m[SubFTL] subftl_stop             : SubFTL STOP[0m
[33mNSS.EN=0[0m
[33mNSS.RnR=0[0m
area1 last block: 125
area2 last block: 125
area3 last block: 11215
Create Controller Initiated Telemetry Log
Dump Telemetry Chunk 0: 0x00000000
Dump Event Log: 0x00008000, 0x00908000
Dump Redirect Print: 0x00018000, 0x00918000
------------------ print log: cpu PMU end ------------------

* chunk 5, signature:0xFDEB
----------------- print log: cpu PSS0 begin -----------------
nit().L  105]:    THROTTLE_LEVEL3_NAND 0x   79000
[     ]:[    thermal_manager_init().L  106]:    THROTTLE_LEVEL2_NAND 0x   78000
[     ]:[    thermal_manager_init().L  107]:    THROTTLE_LEVEL1_NAND 0x   77000
[     ]:[    thermal_manager_init().L  108]:    THROTTLE_LEVEL0_NAND 0x   76000
[36m[SubFTL] find_latest_cxt_page    : SEQ 352[0m
[36m[SubFTL] object_read_done        : OBJECT 0 0x00[0m
[36m[SubFTL] object_read_done        : OBJECT 1 0x0d[0m
[36m[SubFTL] object_read_done        : OBJECT 2 0x36[0m
[36m[SubFTL] object_read_done        : OBJECT 3 0x00[0m
[36m[SubFTL] object_read_done        : OBJECT 4 0x70[0m
[36m[SubFTL] object_read_done        : OBJECT 5 0x0d[0m
[36m[SubFTL] object_read_done        : OBJECT 6 0x18[0m
[36m[SubFTL] object_read_done        : OBJECT 8 0xde[0m
[36m[SubFTL] object_read_done        : OBJECT 9 0x00[0m
[36m[SubFTL] object_read_done        : OBJECT 10 0x00[0m
[32m[SubFTL] subftl_init             : ret 0[0m
[     ]:[                pss0main().L 1402]:  [FTL] wait for ssd_ip initialization..
lit_init()
lit_open_b()
[32mLIT try open..[0m
[32mLIT open success[0m
[36m<<Bad Block Table>>[0m
                  LUN[ 0]      LUN[ 1]      LUN[ 2]      LUN[ 3]
                  LUN[ 4]      LUN[ 5]      LUN[ 6]      LUN[ 7]
             bad(ini+run) bad(ini+run) bad(ini+run) bad(ini+run)
Channel[ 0]:  19( 19+0  )  27( 27+0  )  36( 36+0  )   6(  6+0  )
              28( 28+0  )  24( 24+0  )  17( 17+0  )  18( 18+0  )
Channel[ 1]:  19( 19+0  )  24( 24+0  )   5(  5+0  )   9(  9+0  )
              14( 14+0  )  37( 37+0  )  20( 20+0  )   9(  9+0  )
Channel[ 2]:   8(  8+0  )  11( 11+0  )   9(  9+0  )  22( 22+0  )
              16( 16+0  )   6(  6+0  )  19( 19+0  )  10( 10+0  )
Channel[ 3]:  20( 20+0  )  31( 31+0  )  32( 32+0  )  16( 16+0  )
              11( 11+0  )  18( 18+0  )  15( 15+0  )  27( 27+0  )
Channel[ 4]:   3(  3+0  )   9(  9+0  )  65( 65+0  )  85( 85+0  )
              35( 35+0  )   5(  5+0  )   7(  7+0  )  72( 72+0  )
Channel[ 5]:  31( 31+0  )  33( 33+0  )  11( 11+0  )  54( 54+0  )
              17( 17+0  )  33( 33+0  )  53( 53+0  )  32( 32+0  )
Channel[ 6]:  13( 13+0  )  11( 11+0  )  24( 24+0  )  30( 30+0  )
              58( 58+0  )   6(  6+0  )  23( 23+0  )  20( 20+0  )
Channel[ 7]:  17( 17+0  )  25( 25+0  )   8(  8+0  )   7(  7+0  )
              15( 15+0  )  30( 30+0  )   4(  4+0  )   3(  3+0  )

[36m<<Erase Count Table>>[0m
                      LUN[ 0]          LUN[ 1]          LUN[ 2]          LUN[ 3]
                      LUN[ 4]          LUN[ 5]          LUN[ 6]          LUN[ 7]
                avg/ min/ max    avg/ min/ max    avg/ min/ max    avg/ min/ max
Channel[ 0]:     14/   0/ 607     13/   0/ 607     13/   0/ 607     14/   0/ 607
                 14/   0/ 607     14/   0/ 607     14/   0/ 607     13/   0/ 607
Channel[ 1]:     14/   0/ 607     13/   0/ 607     13/   0/ 607     13/   0/ 607
                 14/   0/ 607     13/   0/ 607     13/   0/ 607     14/   0/ 607
Channel[ 2]:     14/   0/ 608     13/   0/ 608     14/   0/ 607     13/   0/ 607
                 13/   0/ 607     13/   0/ 607     13/   0/ 607     13/   0/ 607
Channel[ 3]:     13/   0/ 606     13/   0/ 606     13/   0/ 607     14/   0/ 607
                 13/   0/ 607     13/   0/ 607     13/   0/ 607     13/   0/ 607
Channel[ 4]:     13/   0/ 607     13/   0/ 607     13/   0/ 606     13/   0/ 606
                 13/   0/ 607     14/   0/ 607     14/   0/ 607     13/   0/ 607
Channel[ 5]:     14/   0/ 607     13/   0/ 607     14/   0/ 607     13/   0/ 607
                 13/   0/ 607     13/   0/ 607     13/   0/ 607     14/   0/ 607
Channel[ 6]:     13/   0/ 607     13/   0/ 607     13/   0/ 328     14/   0/ 606
                 13/   0/ 605     14/   0/ 605     13/   0/ 606     13/   0/ 606
Channel[ 7]:     14/   0/ 608     14/   0/ 608     14/   0/ 608     13/   0/ 608
                 14/   0/ 607     13/   0/ 607     13/   0/ 607     14/   0/ 607

[36m<<Quality of board>>[0m
Lower is better.
[1mAvg Bad Block  : 22.21 [0m(per LUN)
[1mGap among LUNs :    82 [0m(max:85 min:3)
[1mAvg Erase Count:    13 [0m(per LUN)
[1mMax Erase Count:   608 [0m(2,0|0056,0|0000,0)

<Bad Block List>
[ 0, 0]:  341  343  345  882 1350 1545 1737 1860 1862 1864 2276 2278 2280 2384 2386 2388 2929 2941 2953 
[ 0, 1]:  186  224  261  267  269  271  446  450  452  454  471  551  774 1192 1795 1797 2228 2230 2232 2685 2742 2754 2903 2928 2929 2941 2953 
[ 0, 2]:   79  115  153  217  271  461  467  477 1055 1071 1163 1217 1229 1259 1263 1301 1305 1311 1313 1333 1341 1357 1365 1397 1399 1407 1417 1425 1437 1467 2092 2833 2863 2929 2941 2953 
[ 0, 3]:  874 1154 2750 2929 2941 2953 
[ 0, 4]:  458  460 1060 1062 1064 1625 1627 1629 1976 2004 2031 2033 2035 2335 2337 2339 2467 2469 2471 2884 2886 2888 2890 2892 2894 2929 2941 2953 
[ 0, 5]:  869  871  873  894 1064 1700 1702 1704 1866 1914 1916 1918 2140 2142 2144 2519 2897 2899 2905 2907 2929 2941 2952 2953 
[ 0, 6]: 1092 1094 1286 1566 1569 1950 1952 1954 1996 2560 2562 2564 2913 2915 2929 2941 2953 
[ 0, 7]:  857 1022 1444 1445 1446 1452 1454 1808 2183 2185 2187 2613 2615 2621 2623 2929 2941 2953 
[ 1, 0]:  482  484  486  734  986  988 1303 1305 2143 2145 2185 2187 2189 2470 2472 2474 2929 2941 2953 
[ 1, 1]:  271  282  832  834 1299 1780 1782 1784 2013 2199 2201 2422 2424 2426 2589 2591 2593 2830 2869 2871 2873 2929 2941 2953 
[ 1, 2]:  709 2635 2929 2941 2953 
[ 1, 3]: 1104 1106 1108 1869 1871 1873 2929 2941 2953 
[ 1, 4]:  466  468  470  822  824 1711 1713 1715 2752 2754 2842 2929 2941 2953 
[ 1, 5]:   75   77   79  183  185  187  243  474  476  508  510  539  541  543  688  690 1040 1044 1046 1048 1174 1252 1517 1623 1625 1724 1975 1977 1979 2049 2133 2135 2137 2929 2941 2953 2954 
[ 1, 6]:  476  478 1087 1268 1270 1276 1278 1692 2001 2226 2507 2509 2634 2853 2855 2861 2863 2929 2941 2953 
[ 1, 7]:  226 1565 1567 1878 1880 1882 2929 2941 2953 
[ 2, 0]: 1471 1680 1682 1684 2818 2929 2941 2953 
[ 2, 1]:  339  341  343 2264 2286 2403 2405 2407 2929 2941 2953 
[ 2, 2]: 1601 1603 1605 1878 1880 1882 2929 2941 2953 
[ 2, 3]:  202  532  534  536 1061 1561 1563 1565 2118 2144 2146 2148 2150 2152 2154 2156 2158 2160 2162 2929 2941 2953 
[ 2, 4]:  133  135  296  297  298 1066 1068 1070 2085 2087 2089 2387 2396 2929 2941 2953 
[ 2, 5]:  929 2136 2774 2929 2941 2953 
[ 2, 6]:  211  213  574  576  617  619  807  809  811 1270 1272 1274 1275 2375 2377 2379 2929 2941 2953 
[ 2, 7]:  148  150 1120 1122 1128 1130 1214 2929 2941 2953 
[ 3, 0]:  106  108  110  144  146  453  455  457  898  900 1078 1080 1082 2028 2281 2283 2285 2929 2941 2953 
[ 3, 1]:   46   48   50  292  303  434  436  438  762  795  797  799 1388 1599 1601 1620 1754 1756 1758 1917 1919 1995 1997 1999 2153 2155 2157 2642 2929 2941 2953 
[ 3, 2]:  971  973  975 1111 1445 1447 1449 1451 1453 1455 1457 1459 1461 1463 1465 1467 1469 1471 1661 1816 2525 2527 2529 2596 2598 2600 2663 2699 2701 2929 2941 2953 
[ 3, 3]:  128  641  643  645 1240 1830 1832 2056 2058 2060 2186 2868 2870 2929 2941 2953 
[ 3, 4]:  773 1193 1365 2125 2210 2288 2534 2544 2929 2941 2953 
[ 3, 5]:  343  345  347  448  482  484  486 1228 1230 1969 1971 1973 2033 2518 2907 2929 2941 2953 
[ 3, 6]:  152  439  702  883  930 1165 1449 1618 1620 1666 2748 2797 2929 2941 2953 
[ 3, 7]:   43  340  342  344  722  750  752  813 1202 1216 1218 1224 1226 1257 1282 2204 2206 2208 2254 2332 2334 2354 2644 2822 2929 2941 2953 
[ 4, 0]: 2929 2941 2953 
[ 4, 1]:  794 1886 2017 2500 2502 2504 2929 2941 2953 
[ 4, 2]:  104  210  212  214  476  560  562  564  612  660  662  685  687  689 1041 1219 1221 1223 1307 1309 1311 1317 1319 1325 1327 1495 1497 1880 1882 1884 1934 1936 1991 1993 1995 2026 2065 2256 2335 2364 2366 2368 2511 2513 2515 2553 2555 2557 2559 2561 2619 2662 2664 2666 2730 2732 2734 2917 2929 2941 2943 2945 2949 2951 2953 
[ 4, 3]:  148  150  152  169  171  191  286  288  290  303  375  377  379  381  387  389  455  501  515  523  526  528  530  537  539  609  611  613  639  646  648  685  687  689  691  695  750  805  821  823  996  998 1000 1018 1026 1028 1030 1098 1130 1146 1209 1211 1213 1317 1369 1371 1476 1510 1576 1578 1748 2252 2349 2359 2391 2393 2395 2397 2416 2418 2571 2573 2642 2644 2723 2725 2727 2772 2774 2776 2835 2837 2929 2941 2953 
[ 4, 4]:  207  306  308  310  342  344  346  406  473  475  541  543 1057 1429 1431 1668 1670 1841 1843 2203 2205 2207 2300 2302 2304 2621 2623 2682 2684 2686 2806 2808 2929 2941 2953 
[ 4, 5]: 1141 2817 2929 2941 2953 
[ 4, 6]:  437  439  717 2929 2941 2942 2953 
[ 4, 7]:   59   61   63  200  327  347  353  471  515  539  541  606  681  705  790  792  794  999 1001 1003 1075 1077 1079 1080 1082 1084 1146 1148 1150 1218 1220 1222 1368 1370 1530 1532 1534 1901 2038 2109 2173 2175 2177 2218 2220 2223 2279 2281 2283 2296 2298 2300 2358 2360 2428 2508 2510 2512 2514 2598 2600 2602 2722 2724 2728 2774 2776 2917 2929 2931 2941 2953 
[ 5, 0]:  425  427  429  882  884  886 1173 1175 1177 1179 1181 1183 1185 1187 1189 1191 1195 1528 1530 1532 1793 1841 2124 2126 2128 2716 2718 2720 2929 2941 2953 
[ 5, 1]:  174  176  178  512  514  731  959 1004 1006 1008 1056 1058 1090 1103 1105 1107 1463 1465 1537 1539 1541 2188 2190 2416 2418 2420 2684 2686 2688 2698 2929 2941 2953 
[ 5, 2]:  887  889  891  911 1162 1164 1476 2806 2929 2941 2953 
[ 5, 3]:  133  135  411  413  415  568  570  781  783  785  812  883  885  887  948  949  950  951 1193 1472 1474 1476 1478 1480 1482 1484 1486 1721 1884 1886 1888 1909 1911 1917 1919 1943 1945 1947 1994 2400 2415 2417 2419 2546 2548 2550 2627 2629 2631 2760 2762 2929 2941 2953 
[ 5, 4]:   34  276  772  774  780  782  786 2048 2050 2056 2058 2921 2927 2929 2941 2953 2955 
[ 5, 5]:   35  150  325  546  548  550  671  673  675  688  690  692  934  936  938 1259 1261 1263 1704 1922 1924 1926 1956 1958 2463 2582 2607 2833 2835 2837 2929 2941 2953 
[ 5, 6]:   77   79  147  149  184  186  188  320  322  324  363  482  484  581  583  585  628  630  632  784  901  961 1046 1065 1067 1212 1214 1216 1431 1479 1724 2022 2370 2372 2374 2452 2453 2454 2460 2461 2462 2602 2604 2606 2739 2741 2743 2744 2746 2748 2929 2941 2953 
[ 5, 7]:  222  224  301  303  305  471  473  475  767  769  848 1038 1951 1953 1955 1987 1989 1991 1992 1994 1996 2245 2247 2253 2255 2423 2434 2436 2438 2929 2941 2953 
[ 6, 0]:  208  210  212  214  216  218  220  222 1445 1861 2929 2941 2953 
[ 6, 1]:  136  138  140  471  473  475 1181 1284 2929 2941 2953 
[ 6, 2]:  113  115  349  351  707  709  711  859  861  863 1371 1379 2065 2188 2453 2455 2457 2603 2605 2607 2902 2929 2941 2953 
[ 6, 3]:  378  399  587  589  897  899 1099 1101 1103 1112 1114 1116 1427 1429 1431 1661 1715 1889 1953 1955 2045 2047 2049 2090 2131 2421 2423 2929 2941 2953 
[ 6, 4]:   22   24   26   44   46   48   50  114  238  240  242  257  259  261  263  265  267  269  271  425  466  468  718  720  722  823  825  837  839  841  951  985 1005 1363 1371 1457 1459 1461 1463 1465 1467 1469 1471 1792 2049 2051 2053 2668 2670 2672 2689 2765 2767 2769 2793 2929 2941 2953 
[ 6, 5]: 1218 1438 1556 2929 2941 2953 
[ 6, 6]:   27   29   31  141  143  145  364  477  712  745  747  749 1055 1057 1351 1353 2486 2613 2700 2702 2929 2941 2953 
[ 6, 7]:   80   82   84  627  635  637  639  703  705  935  937 1064 1808 2035 2617 2619 2690 2929 2941 2953 
[ 7, 0]:  190  192  194 1133 1393 1395 1397 1787 2087 2089 2091 2844 2846 2848 2929 2941 2953 
[ 7, 1]:  415  417  419  685 1126 1803 1805 1807 1875 1877 1879 2048 2050 2052 2225 2227 2229 2343 2345 2533 2917 2929 2941 2953 2955 
[ 7, 2]:  184  186  452  454  456 2929 2941 2953 
[ 7, 3]:  455 2115 2117 2119 2929 2941 2953 
[ 7, 4]:  694  696  698 1127 1594 1596 1598 1769 1771 1773 2815 2817 2929 2941 2953 
[ 7, 5]:   89   91   93  212  214  216  283  584  653  655  657 1008 1060 1062 1064 1319 1321 1323 1888 1900 1940 2037 2233 2340 2379 2738 2842 2929 2941 2953 
[ 7, 6]: 2281 2929 2941 2953 
[ 7, 7]: 2929 2941 2953 
[32mLIT open done![0m
[     ]:[                pss0main().L 1417]:  [FTL] wait for defense code initialization..
ftl_init()
[32mCheckpointer Initialize ...[0m
[32mCheckpointer Initialize Done![0m
dm_init()
cm_init()
hxl_buffer_init()
read_bias_table_init()
read_count_table_init()
[     ]:[   read_count_table_init().L   94]:  read count table init start
[     ]:[   read_count_table_init().L   97]:  read count table init done
ftl_open_b()
[1m[32m[FTL] Open Start[0m
[1m[32m[FTL] Opening[1/6] Checkpoint scan[0m
[32mCheckpoint(v0.02) is equal with FW (v0.02)[0m
Latest Checkpoint: Timestamp(9627), Next Write-Ptr(2,0|0005,0|0000,0)
[Checkpoint]
  State:IDLE(0)
  Write-ptr: 2,0|0005,0|0000,0
  Timestamp: 9627
[Data PFL]
  PFL[0] - Alloc-Ptr : (3,0,0)  Trunc-Ptr : (0,0,0)  Write-Ptr : (0,0,0)  Erase-Ptr : (0,0,0)  Replay-Ptr: (0,0,0)
  PFL[1] - Alloc-Ptr : (3,0,0)  Trunc-Ptr : (0,0,0)  Write-Ptr : (0,0,0)  Erase-Ptr : (0,0,0)  Replay-Ptr: (0,0,0)
[Meta PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 12 ~ 96
  Snapshot-Ptr: (0,0,8,0) ~ (0,0,14,155)  Write-Ptr   : (0,0,14,155)  Erase-Ptr   : (0,0,16,0)
[MW PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 96 ~ 112
  Snapshot-Ptr: (0,0,14,0) ~ (0,0,14,0)  Write-Ptr   : (0,0,14,0)  Erase-Ptr   : (0,0,14,0)
  Replay:0 Flush:0 Append:192
[PLP PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 112 ~ 114
  Snapshot-Ptr: (0,0,0,0) ~ (0,0,0,0)  Write-Ptr   : (0,0,0,0)  Erase-Ptr   : (0,0,0,0)
[PEL]
Todo.. 
[DC]
  DC Block[0]: 552 cnt:64
  DC Block[1]: 553 cnt:64
  DC Block[2]: 554 cnt:64
  DC Block[3]: 551 cnt:64
[31m[FTL] The last checkpoint was SPOR[0m
[33m[FTL] SPOR (1/12) Read Checkpoint[0m
[Checkpoint]
  State:IDLE(0)
  Write-ptr: 2,0|0005,0|0000,0
  Timestamp: 9628
[Data PFL]
  PFL[0] - Alloc-Ptr : (3,0,0)  Trunc-Ptr : (0,0,0)  Write-Ptr : (0,0,0)  Erase-Ptr : (0,0,0)  Replay-Ptr: (0,0,0)
  PFL[1] - Alloc-Ptr : (3,0,0)  Trunc-Ptr : (0,0,0)  Write-Ptr : (0,0,0)  Erase-Ptr : (0,0,0)  Replay-Ptr: (0,0,0)
[Meta PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 12 ~ 96
  Snapshot-Ptr: (0,0,8,0) ~ (0,0,14,155)  Write-Ptr   : (0,0,14,155)  Erase-Ptr   : (0,0,16,0)
[MW PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 96 ~ 112
  Snapshot-Ptr: (0,0,14,0) ~ (0,0,14,0)  Write-Ptr   : (0,0,14,0)  Erase-Ptr   : (0,0,14,0)
  Replay:0 Flush:0 Append:256
[PLP PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 112 ~ 114
  Snapshot-Ptr: (0,0,0,0) ~ (0,0,0,0)  Write-Ptr   : (0,0,0,0)  Erase-Ptr   : (0,0,0,0)
[PEL]
Todo.. 
[DC]
  DC Block[0]: 552 cnt:64
  DC Block[1]: 553 cnt:64
  DC Block[2]: 554 cnt:64
  DC Block[3]: 551 cnt:64
Last hxl dptr ts: 0x4d78419c
[Checkpoint]
  State:IDLE(0)
  Write-ptr: 2,0|0005,0|0000,0
  Timestamp: 9628
[Data PFL]
  PFL[0] - Alloc-Ptr : (3,0,0)  Trunc-Ptr : (0,0,0)  Write-Ptr : (0,0,0)  Erase-Ptr : (0,0,0)  Replay-Ptr: (0,0,0)
  PFL[1] - Alloc-Ptr : (3,0,0)  Trunc-Ptr : (0,0,0)  Write-Ptr : (0,0,0)  Erase-Ptr : (0,0,0)  Replay-Ptr: (0,0,0)
[Meta PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 12 ~ 96
  Snapshot-Ptr: (0,0,8,0) ~ (0,0,14,155)  Write-Ptr   : (0,0,14,155)  Erase-Ptr   : (0,0,16,0)
[MW PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 96 ~ 112
  Snapshot-Ptr: (0,0,14,0) ~ (0,0,14,0)  Write-Ptr   : (0,0,14,0)  Erase-Ptr   : (0,0,14,0)
  Replay:0 Flush:0 Append:256
[PLP PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 112 ~ 114
  Snapshot-Ptr: (0,0,0,0) ~ (0,0,0,0)  Write-Ptr   : (0,0,0,0)  Erase-Ptr   : (0,0,0,0)
[PEL]
Todo.. 
[DC]
  DC Block[0]: 552 cnt:64
  DC Block[1]: 553 cnt:64
  DC Block[2]: 554 cnt:64
  DC Block[3]: 551 cnt:64
[     ]:[       spor_handler_spor().L 1413]:  ==> 174ms
[33m[FTL] SPOR (2/12) Read Meta Table[0m
[     ]:[       spor_handler_spor().L 1419]:  ==> 541ms
[33m[FTL] SPOR (3/12) Read Block Management Data[0m
[     ]:[       spor_handler_spor().L 1437]:  ==> 0ms
[33m[FTL] SPOR (4/12) MW Replay[0m
========================== replay in mw log ============================
[     ]:[     mw_manager_replay_b().L  809]:  0entries/0ms, 0entries/ms
========================== replay in mw log done ============================
[     ]:[       spor_handler_spor().L 1466]:  ==> 19ms
[33m[FTL] SPOR (5/12) Read MW Buffer in PLP[0m
[     ]:[       spor_handler_spor().L 1478]:  ==> 0ms
[33m[FTL] SPOR (5/12) Read HXL Table in PLP[0m
[     ]:[       spor_handler_spor().L 1489]:  ==> 0ms
[33m[FTL] SPOR (5/12) Read HXL Buffer in PLP[0m
[     ]:[       spor_handler_spor().L 1500]:  ==> 4ms
[33m[FTL] SPOR (5/12) Read VCTBL in PLP[0m
[     ]:[       spor_handler_spor().L 1511]:  ==> 0ms
[33m[FTL] SPOR (5/12) Read SMART in PLP[0m
[     ]:[       spor_handler_spor().L 1522]:  ==> 0ms
[33m[FTL] SPOR (6/12) Find last pages in pfls[0m
Write-ptr: (0,0,0)
PFL[0]:
  [0,0]: -  [1,0]: -  [2,0]: -  [3,0]: -
  [4,0]: -  [5,0]: -  [6,0]: -  [7,0]: -

  [0,1]: -  [1,1]: -  [2,1]: -  [3,1]: -
  [4,1]: -  [5,1]: -  [6,1]: -  [7,1]: -

  [0,2]: -  [1,2]: -  [2,2]: -  [3,2]: -
  [4,2]: -  [5,2]: -  [6,2]: -  [7,2]: -

  [0,3]: -  [1,3]: -  [2,3]: -  [3,3]: -
  [4,3]: -  [5,3]: -  [6,3]: -  [7,3]: -

  [0,4]: -  [1,4]: -  [2,4]: -  [3,4]: -
  [4,4]: -  [5,4]: -  [6,4]: -  [7,4]: -

  [0,5]: -  [1,5]: -  [2,5]: -  [3,5]: -
  [4,5]: -  [5,5]: -  [6,5]: -  [7,5]: -

  [0,6]: -  [1,6]: -  [2,6]: -  [3,6]: -
  [4,6]: -  [5,6]: -  [6,6]: -  [7,6]: -

  [0,7]: -  [1,7]: -  [2,7]: -  [3,7]: -
  [4,7]: -  [5,7]: -  [6,7]: -  [7,7]: -

Write-ptr: (0,0,0)
PFL[1]:
  [0,0]: -  [1,0]: -  [2,0]: -  [3,0]: -
  [4,0]: -  [5,0]: -  [6,0]: -  [7,0]: -

  [0,1]: -  [1,1]: -  [2,1]: -  [3,1]: -
  [4,1]: -  [5,1]: -  [6,1]: -  [7,1]: -

  [0,2]: -  [1,2]: -  [2,2]: -  [3,2]: -
  [4,2]: -  [5,2]: -  [6,2]: -  [7,2]: -

  [0,3]: -  [1,3]: -  [2,3]: -  [3,3]: -
  [4,3]: -  [5,3]: -  [6,3]: -  [7,3]: -

  [0,4]: -  [1,4]: -  [2,4]: -  [3,4]: -
  [4,4]: -  [5,4]: -  [6,4]: -  [7,4]: -

  [0,5]: -  [1,5]: -  [2,5]: -  [3,5]: -
  [4,5]: -  [5,5]: -  [6,5]: -  [7,5]: -

  [0,6]: -  [1,6]: -  [2,6]: -  [3,6]: -
  [4,6]: -  [5,6]: -  [6,6]: -  [7,6]: -

  [0,7]: -  [1,7]: -  [2,7]: -  [3,7]: -
  [4,7]: -  [5,7]: -  [6,7]: -  [7,7]: -

[     ]:[       spor_handler_spor().L 1536]:  ==> 125ms
[33m[FTL] SPOR (7/12) Scan and fix mw entries[0m
Scan and fix mw entries: total 256, not programmed 0, wdma fail 0
[     ]:[       spor_handler_spor().L 1551]:  ==> 5ms
[33m[FTL] SPOR (7/12) MW Replay in PLP[0m
========================== replay in plp area ============================
[     ]:[ mw_manager_replay_plp_b().L  862]:  256entries/0ms, 0entries/ms
========================== replay in plp area done ============================
[     ]:[       spor_handler_spor().L 1557]:  ==> 20ms
[33m[FTL] SPOR (8/12) Release SPOR mode[0m
Swap PFL[0] Block 533 <-> DC[0] Block 552
DC block erase done
0,0|0533: wln 0  1,0|0533: wln 0  2,0|0533: wln 0  3,0|0533: wln 0  
4,0|0533: wln 0  5,0|0533: wln 0  6,0|0533: wln 0  7,0|0533: wln 0  
0,1|0533: wln 0  1,1|0533: wln 0  2,1|0533: wln 0  3,1|0533: wln 0  
4,1|0533: wln 0  5,1|0533: wln 0  6,1|0533: wln 0  7,1|0533: wln 0  
0,2|0533: wln 0  1,2|0533: wln 0  2,2|0533: wln 0  3,2|0533: wln 0  
4,2|0533: wln 0  5,2|0533: wln 0  6,2|0533: wln 0  7,2|0533: wln 0  
0,3|0533: wln 0  1,3|0533: wln 0  2,3|0533: wln 0  3,3|0533: wln 0  
4,3|0533: wln 0  5,3|0533: wln 0  6,3|0533: wln 0  7,3|0533: wln 0  
0,4|0533: wln 0  1,4|0533: wln 0  2,4|0533: wln 0  3,4|0533: wln 0  
4,4|0533: wln 0  5,4|0533: wln 0  6,4|0533: wln 0  7,4|0533: wln 0  
0,5|0533: wln 0  1,5|0533: wln 0  2,5|0533: wln 0  3,5|0533: wln 0  
4,5|0533: wln 0  5,5|0533: wln 0  6,5|0533: wln 0  7,5|0533: wln 0  
0,6|0533: wln 0  1,6|0533: wln 0  2,6|0533: wln 0  3,6|0533: wln 0  
4,6|0533: wln 0  5,6|0533: wln 0  6,6|0533: wln 0  7,6|0533: wln 0  
0,7|0533: wln 0  1,7|0533: wln 0  2,7|0533: wln 0  3,7|0533: wln 0  
4,7|0533: wln 0  5,7|0533: wln 0  6,7|0533: wln 0  7,7|0533: wln 0  
Swap PFL[0] Block 534 <-> DC[1] Block 553
DC block erase done
0,0|0534: wln 0  1,0|0534: wln 0  2,0|0534: wln 0  3,0|0534: wln 0  
4,0|0534: wln 0  5,0|0534: wln 0  6,0|0534: wln 0  7,0|0534: wln 0  
0,1|0534: wln 0  1,1|0534: wln 0  2,1|0534: wln 0  3,1|0534: wln 0  
4,1|0534: wln 0  5,1|0534: wln 0  6,1|0534: wln 0  7,1|0534: wln 0  
0,2|0534: wln 0  1,2|0534: wln 0  2,2|0534: wln 0  3,2|0534: wln 0  
4,2|0534: wln 0  5,2|0534: wln 0  6,2|0534: wln 0  7,2|0534: wln 0  
0,3|0534: wln 0  1,3|0534: wln 0  2,3|0534: wln 0  3,3|0534: wln 0  
4,3|0534: wln 0  5,3|0534: wln 0  6,3|0534: wln 0  7,3|0534: wln 0  
0,4|0534: wln 0  1,4|0534: wln 0  2,4|0534: wln 0  3,4|0534: wln 0  
4,4|0534: wln 0  5,4|0534: wln 0  6,4|0534: wln 0  7,4|0534: wln 0  
0,5|0534: wln 0  1,5|0534: wln 0  2,5|0534: wln 0  3,5|0534: wln 0  
4,5|0534: wln 0  5,5|0534: wln 0  6,5|0534: wln 0  7,5|0534: wln 0  
0,6|0534: wln 0  1,6|0534: wln 0  2,6|0534: wln 0  3,6|0534: wln 0  
4,6|0534: wln 0  5,6|0534: wln 0  6,6|0534: wln 0  7,6|0534: wln 0  
0,7|0534: wln 0  1,7|0534: wln 0  2,7|0534: wln 0  3,7|0534: wln 0  
4,7|0534: wln 0  5,7|0534: wln 0  6,7|0534: wln 0  7,7|0534: wln 0  
Swap PFL[1] Block 548 <-> DC[2] Block 554
DC block erase done
4,6|0548: wln 0  5,6|0548: wln 0  6,6|0548: wln 0  7,6|0548: wln 0  
0,7|0548: wln 0  1,7|0548: wln 0  2,7|0548: wln 0  3,7|0548: wln 0  
4,7|0548: wln 0  5,7|0548: wln 0  6,7|0548: wln 0  7,7|0548: wln 0  
0,0|0548: wln 0  1,0|0548: wln 0  2,0|0548: wln 0  3,0|0548: wln 0  
4,0|0548: wln 0  5,0|0548: wln 0  6,0|0548: wln 0  7,0|0548: wln 0  
0,1|0548: wln 0  1,1|0548: wln 0  2,1|0548: wln 0  3,1|0548: wln 0  
4,1|0548: wln 0  5,1|0548: wln 0  6,1|0548: wln 0  7,1|0548: wln 0  
0,2|0548: wln 0  1,2|0548: wln 0  2,2|0548: wln 0  3,2|0548: wln 0  
4,2|0548: wln 0  5,2|0548: wln 0  6,2|0548: wln 0  7,2|0548: wln 0  
0,3|0548: wln 0  1,3|0548: wln 0  2,3|0548: wln 0  3,3|0548: wln 0  
4,3|0548: wln 0  5,3|0548: wln 0  6,3|0548: wln 0  7,3|0548: wln 0  
0,4|0548: wln 0  1,4|0548: wln 0  2,4|0548: wln 0  3,4|0548: wln 0  
4,4|0548: wln 0  5,4|0548: wln 0  6,4|0548: wln 0  7,4|0548: wln 0  
0,5|0548: wln 0  1,5|0548: wln 0  2,5|0548: wln 0  3,5|0548: wln 0  
4,5|0548: wln 0  5,5|0548: wln 0  6,5|0548: wln 0  7,5|0548: wln 0  
0,6|0548: wln 0  1,6|0548: wln 0  2,6|0548: wln 0  3,6|0548: wln 0  
Swap PFL[1] Block 549 <-> DC[3] Block 551
DC block erase done
5,6|0549: wln 0  6,6|0549: wln 0  7,6|0549: wln 0  0,7|0549: wln 0  
1,7|0549: wln 0  2,7|0549: wln 0  3,7|0549: wln 0  4,7|0549: wln 0  
5,7|0549: wln 0  6,7|0549: wln 0  7,7|0549: wln 0  0,0|0549: wln 0  
1,0|0549: wln 0  2,0|0549: wln 0  3,0|0549: wln 0  4,0|0549: wln 0  
5,0|0549: wln 0  6,0|0549: wln 0  7,0|0549: wln 0  0,1|0549: wln 0  
1,1|0549: wln 0  2,1|0549: wln 0  3,1|0549: wln 0  4,1|0549: wln 0  
5,1|0549: wln 0  6,1|0549: wln 0  7,1|0549: wln 0  0,2|0549: wln 0  
1,2|0549: wln 0  2,2|0549: wln 0  3,2|0549: wln 0  4,2|0549: wln 0  
5,2|0549: wln 0  6,2|0549: wln 0  7,2|0549: wln 0  0,3|0549: wln 0  
1,3|0549: wln 0  2,3|0549: wln 0  3,3|0549: wln 0  4,3|0549: wln 0  
5,3|0549: wln 0  6,3|0549: wln 0  7,3|0549: wln 0  0,4|0549: wln 0  
1,4|0549: wln 0  2,4|0549: wln 0  3,4|0549: wln 0  4,4|0549: wln 0  
5,4|0549: wln 0  6,4|0549: wln 0  7,4|0549: wln 0  0,5|0549: wln 0  
1,5|0549: wln 0  2,5|0549: wln 0  3,5|0549: wln 0  4,5|0549: wln 0  
5,5|0549: wln 0  6,5|0549: wln 0  7,5|0549: wln 0  0,6|0549: wln 0  
1,6|0549: wln 0  2,6|0549: wln 0  3,6|0549: wln 0  4,6|0549: wln 0  
[35mPFL 0 row:  0 col:  0 page:   0[0m
[35mPFL 1 row:  0 col:  0 page:   0[0m
Data block supply done
spo block 533 is picked
spo block 534 is picked
spo block 548 is picked
spo block 549 is picked
SPO Blocks have been moved to DC Blocks safely
SPO Blocks become new DC Blocks
PFL[ 0] is clean
PFL[ 1] is clean
0 missing entries have been recovered
[     ]:[       spor_handler_spor().L 1594]:  ==> 475ms
[     ]:[       spor_handler_spor().L 1599]:  append:257 replay:257
[1m[32m[FTL] SPOR[9/12] Meta manager write @ 0,0|0013,0|0155,0[0m
[     ]:[       spor_handler_spor().L 1639]:  ==> 591ms
[1m[32m[FTL] SPOR[10/12] Checkpoint write @ 2,0|0005,0|0000,0 TS:9629[0m
[Checkpoint]
  State:IDLE(0)
  Write-ptr: 2,0|0005,0|0000,0
  Timestamp: 9628
[Data PFL]
  PFL[0] - Alloc-Ptr : (3,0,0)  Trunc-Ptr : (0,0,0)  Write-Ptr : (0,0,0)  Erase-Ptr : (0,0,0)  Replay-Ptr: (0,0,0)
  PFL[1] - Alloc-Ptr : (3,0,0)  Trunc-Ptr : (0,0,0)  Write-Ptr : (0,0,0)  Erase-Ptr : (0,0,0)  Replay-Ptr: (0,0,0)
[Meta PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 12 ~ 96
  Snapshot-Ptr: (0,0,16,0) ~ (0,0,22,155)  Write-Ptr   : (0,0,22,155)  Erase-Ptr   : (0,0,24,0)
[MW PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 96 ~ 112
  Snapshot-Ptr: (0,0,14,0) ~ (0,0,14,0)  Write-Ptr   : (0,0,14,0)  Erase-Ptr   : (0,0,14,0)
  Replay:257 Flush:0 Append:256
[PLP PFL]
  Use SLC: 1  Channel: 0 ~ 8  LUN    : 0 ~ 8  Block  : 112 ~ 114
  Snapshot-Ptr: (0,0,0,0) ~ (0,0,0,0)  Write-Ptr   : (0,0,0,0)  Erase-Ptr   : (0,0,0,0)
[PEL]
Todo.. 
[DC]
  DC Block[0]: 533 cnt:64
  DC Block[1]: 534 cnt:64
  DC Block[2]: 548 cnt:64
  DC Block[3]: 549 cnt:64
[     ]:[       spor_handler_spor().L 1654]:  ==> 25ms
[1m[32m[FTL] SPOR[11/12] Cleanup PLP PFL[0m
[     ]:[       spor_handler_spor().L 1664]:  ==> 5ms
[1m[32m[FTL] SPOR[12/12] Checkpoint write @ 2,0|0005,1|0000,0 TS:9630[0m
[     ]:[       spor_handler_spor().L 1704]:  ==> 2337ms
[32mFTL open success[0m
[     ]:[                pss0main().L 1454]:  [PSS0] wait for ftl ready..
[     ]:[                pss0main().L 1464]:  [PSS] send a media completion to PMU.
[36m[SubFTL] cxt_write               : SEQ 353[0m
[36m[SubFTL] cxt_write               : SEQ 354[0m
[36m[SubFTL] cxt_write               : SEQ 355[0m
[36m[SubFTL] cxt_write               : SEQ 356[0m
[36m[SubFTL] cxt_write               : SEQ 357[0m
[36m[SubFTL] cxt_write               : SEQ 358[0m
[36m[SubFTL] cxt_write               : SEQ 359[0m
[36m[SubFTL] cxt_write               : SEQ 360[0m
[36m[SubFTL] cxt_write               : SEQ 361[0m
[36m[SubFTL] cxt_write               : SEQ 362[0m
[     ]:[                pss0main().L 1545]:  [PSS0] Received stop. Waiting for idle state.
[1m[32m[FTL] Closing Start[0m
[1m[32m[FTL] Closing[1/6] Check FTL is idle[0m
[1m[32m[FTL] There has been no write[0m
[1m[32m[FTL] Closing[2/4] Store current write pointer[0m
[1m[32m[FTL] Closing[3/4] Checkpoint write TS:9631[0m
[1m[32m[FTL] Closing[4/4] LIT write[0m
[1m[32m[FTL] Closing Complete (50ms)[0m
[     ]:[                pss0main().L 1573]:  [PSS0] Sent stop to PSS1.
[     ]:[                pss0main().L 1579]:  [PSS0] Sent close completion.
[PSS0] Resumes
[PSS0] Wake-up PSS1
[1m[32m[FTL] Resuming[1/5] Write checkpoint TS:9632[0m
[1m[32m[FTL] Resuming[2/5] Write pointer restore[0m
[1m[32m[FTL] Resuming[3/5] MW manager resume[0m
[1m[32m[FTL] Resuming[4/5] Block manager resume[0m
[1m[32m[FTL] Resuming[5/5] GCA resume[0m
[1m[32m[FTL] Resume Complete[0m
[PSS0] Sent resume completion.
[36m[SubFTL] cxt_write               : SEQ 363[0m
[36m[SubFTL] cxt_write               : SEQ 364[0m
[36m[SubFTL] cxt_write               : SEQ 365[0m
[36m[SubFTL] cxt_write               : SEQ 366[0m
[36m[SubFTL] cxt_write               : SEQ 367[0m
[36m[SubFTL] cxt_write               : SEQ 368[0m
[36m[SubFTL] cxt_write               : SEQ 369[0m
[     ]:[                pss0main().L 1545]:  [PSS0] Received stop. Waiting for idle state.
[1m[32m[FTL] Closing Start[0m
[1m[32m[FTL] Closing[1/6] Check FTL is idle[0m
[1m[32m[FTL] There has been no write[0m
[1m[32m[FTL] Closing[2/4] Store current write pointer[0m
[1m[32m[FTL] Closing[3/4] Checkpoint write TS:9633[0m
[1m[32m[FTL] Closing[4/4] LIT write[0m
[1m[32m[FTL] Closing Complete (44ms)[0m
[     ]:[                pss0main().L 1573]:  [PSS0] Sent stop to PSS1.
[     ]:[                pss0main().L 1579]:  [PSS0] Sent close completion.
[PSS0] Resumes
[PSS0] Wake-up PSS1
[1m[32m[FTL] Resuming[1/5] Write checkpoint TS:9634[0m
[1m[32m[FTL] Resuming[2/5] Write pointer restore[0m
[1m[32m[FTL] Resuming[3/5] MW manager resume[0m
[1m[32m[FTL] Resuming[4/5] Block manager resume[0m
[1m[32m[FTL] Resuming[5/5] GCA resume[0m
[1m[32m[FTL] Resume Complete[0m
[PSS0] Sent resume completion.
[36m[SubFTL] cxt_write               : SEQ 370[0m
[36m[SubFTL] cxt_write               : SEQ 371[0m
[36m[SubFTL] cxt_write               : SEQ 372[0m
[36m[SubFTL] cxt_write               : SEQ 373[0m
[36m[SubFTL] cxt_write               : SEQ 374[0m
[36m[SubFTL] cxt_write               : SEQ 375[0m
[36m[SubFTL] cxt_write               : SEQ 376[0m
[     ]:[                pss0main().L 1545]:  [PSS0] Received stop. Waiting for idle state.
[1m[32m[FTL] Closing Start[0m
[1m[32m[FTL] Closing[1/6] Check FTL is idle[0m
[1m[32m[FTL] There has been no write[0m
[1m[32m[FTL] Closing[2/4] Store current write pointer[0m
[1m[32m[FTL] Closing[3/4] Checkpoint write TS:9635[0m
[1m[32m[FTL] Closing[4/4] LIT write[0m
[1m[32m[FTL] Closing Complete (44ms)[0m
[     ]:[                pss0main().L 1573]:  [PSS0] Sent stop to PSS1.
[     ]:[                pss0main().L 1579]:  [PSS0] Sent close completion.
[PSS0] Resumes
[PSS0] Wake-up PSS1
[1m[32m[FTL] Resuming[1/5] Write checkpoint TS:9636[0m
[1m[32m[FTL] Resuming[2/5] Write pointer restore[0m
[1m[32m[FTL] Resuming[3/5] MW manager resume[0m
[1m[32m[FTL] Resuming[4/5] Block manager resume[0m
[1m[32m[FTL] Resuming[5/5] GCA resume[0m
[1m[32m[FTL] Resume Complete[0m
[PSS0] Sent resume completion.
[36m[SubFTL] cxt_write               : SEQ 377[0m
[36m[SubFTL] cxt_write               : SEQ 378[0m
[36m[SubFTL] cxt_write               : SEQ 379[0m
[36m[SubFTL] cxt_write               : SEQ 380[0m
[36m[SubFTL] cxt_write               : SEQ 381[0m
[36m[SubFTL] cxt_write               : SEQ 382[0m
[36m[SubFTL] cxt_write               : SEQ 383[0m
[     ]:[                pss0main().L 1545]:  [PSS0] Received stop. Waiting for idle state.
[1m[32m[FTL] Closing Start[0m
[1m[32m[FTL] Closing[1/6] Check FTL is idle[0m
[1m[32m[FTL] There has been no write[0m
[1m[32m[FTL] Closing[2/4] Store current write pointer[0m
[1m[32m[FTL] Closing[3/4] Checkpoint write TS:9637[0m
[1m[32m[FTL] Closing[4/4] LIT write[0m
[1m[32m[FTL] Closing Complete (44ms)[0m
[     ]:[                pss0main().L 1573]:  [PSS0] Sent stop to PSS1.
[     ]:[                pss0main().L 1579]:  [PSS0] Sent close completion.
[PSS0] Resumes
[PSS0] Wake-up PSS1
[1m[32m[FTL] Resuming[1/5] Write checkpoint TS:9638[0m
[1m[32m[FTL] Resuming[2/5] Write pointer restore[0m
[1m[32m[FTL] Resuming[3/5] MW manager resume[0m
[1m[32m[FTL] Resuming[4/5] Block manager resume[0m
[1m[32m[FTL] Resuming[5/5] GCA resume[0m
[1m[32m[FTL] Resume Complete[0m
[PSS0] Sent resume completion.
[36m[SubFTL] cxt_write               : SEQ 384[0m
[36m[SubFTL] cxt_write               : SEQ 385[0m
[36m[SubFTL] cxt_write               : SEQ 386[0m
[36m[SubFTL] cxt_write               : SEQ 387[0m
[36m[SubFTL] cxt_write               : SEQ 388[0m
[36m[SubFTL] cxt_write               : SEQ 389[0m
[36m[SubFTL] cxt_write               : SEQ 390[0m
[     ]:[                pss0main().L 1545]:  [PSS0] Received stop. Waiting for idle state.
[1m[32m[FTL] Closing Start[0m
[1m[32m[FTL] Closing[1/6] Check FTL is idle[0m
[1m[32m[FTL] There has been no write[0m
[1m[32m[FTL] Closing[2/4] Store current write pointer[0m
[1m[32m[FTL] Closing[3/4] Checkpoint write TS:9639[0m
[1m[32m[FTL] Closing[4/4] LIT write[0m
[1m[32m[FTL] Closing Complete (44ms)[0m
[     ]:[                pss0main().L 1573]:  [PSS0] Sent stop to PSS1.
[     ]:[                pss0main().L 1579]:  [PSS0] Sent close completion.
[PSS0] Resumes
[PSS0] Wake-up PSS1
[1m[32m[FTL] Resuming[1/5] Write checkpoint TS:9640[0m
[1m[32m[FTL] Resuming[2/5] Write pointer restore[0m
[1m[32m[FTL] Resuming[3/5] MW manager resume[0m
[1m[32m[FTL] Resuming[4/5] Block manager resume[0m
[1m[32m[FTL] Resuming[5/5] GCA resume[0m
[1m[32m[FTL] Resume Complete[0m
[PSS0] Sent resume completion.
PSS0 cache flush confirmed
------------------ print log: cpu PSS0 end ------------------

* chunk 6, signature:0xFDEB
----------------- print log: cpu PSS1 begin -----------------
[     ]:[                pss1main().L  185]:  [DefenseCode] wait for ssd_ip initialization..
[33mopal_init[0m
[33maes test OK[0m
CTR_DRBG (PR = TRUE) : passed
CTR_DRBG (PR = FALSE): passed
[33mTCG OPAL Table loaded successfully[0m
[33mkey wrapping OK[0m
[33mL0 discovery[0m
[     ]:[                pss1main().L  223]:  [PSS1] Confirmed idle. break
[     ]:[                pss1main().L  231]:  [PSS1] Resumes
[     ]:[                pss1main().L  232]:  [PSS1] Sent resume completion
[     ]:[                pss1main().L  223]:  [PSS1] Confirmed idle. break
[     ]:[                pss1main().L  231]:  [PSS1] Resumes
[     ]:[                pss1main().L  232]:  [PSS1] Sent resume completion
[     ]:[                pss1main().L  223]:  [PSS1] Confirmed idle. break
[     ]:[                pss1main().L  231]:  [PSS1] Resumes
[     ]:[                pss1main().L  232]:  [PSS1] Sent resume completion
[     ]:[                pss1main().L  223]:  [PSS1] Confirmed idle. break
[     ]:[                pss1main().L  231]:  [PSS1] Resumes
[     ]:[                pss1main().L  232]:  [PSS1] Sent resume completion
[     ]:[                pss1main().L  223]:  [PSS1] Confirmed idle. break
[     ]:[                pss1main().L  231]:  [PSS1] Resumes
[     ]:[                pss1main().L  232]:  [PSS1] Sent resume completion
PSS1 cache flush confirmed
------------------ print log: cpu PSS1 end ------------------

* chunk 7, signature:0xFD09
----------------- Context dump begin -----------------
* dump size: 4964864(0x4bc200)(byte)
----------------- Context dump end -----------------

* chunk 8, signature:0xFD06
----------------- HXL data memory begin -----------------
* dump size: 327680(0x50000)(byte)
parser implementation is needed
----------------- HXL data memory end -----------------

* chunk 9, signature:0xFD07
----------------- FAL data memory begin -----------------
* dump size: 196608(0x30000)(byte)
parser implementation is needed
----------------- FAL data memory end -----------------

* chunk 10, signature:0xFD08
----------------- NIL data memory begin -----------------
* dump size: 49152(0xc000)(byte)
parser implementation is needed
----------------- NIL data memory end -----------------

* chunk 11, signature:0xFFFF
----------------- PLP Log begin -----------------
* dump size: 4096(0x1000)(byte)
parser implementation is needed
----------------- PLP Log end -----------------
