//
// cpu-dispatch.cpp — CPU compute path for data-local inference
//
// Executes operations on a CPU SYCL queue when weight data resides in host
// pinned memory (unified cache PINNED_HOST or MMAP tier).  Avoids unnecessary
// host-to-device transfers for layers evicted from VRAM.
//
// MUL_MAT uses quantized vec_dot (e.g., Q4_0×Q8_0) for small M (TG), or
// dnnl_sgemm for larger M (PP) after dequantizing to F32.  Element-wise ops
// (RMS_NORM, ADD, MUL) use portable SYCL parallel_for on the CPU queue.
//
// Supports F32, F16, and quantized types (via dequantize-to-F32 + sgemm).
//
// Activation staging: When compute buffers are device-resident (no HOST_COMPUTE),
// CPU kernels can't access device memory directly.  Double-buffered staging
// copies activations host↔device with SYCL event-based overlap.  Weights are
// already host-pinned so they need no staging.  With GGML_SYCL_HOST_COMPUTE=1,
// compute buffers are host-pinned and staging is bypassed entirely.
//
// MIT license
// Copyright (C) 2024-2026 Intel Corporation
// SPDX-License-Identifier: MIT
//

#include "cpu-dispatch.hpp"

#include "a7l5w-probe.hpp"
#include "common.hpp"
#include "ggml-backend.h"
#include "ggml-cpu.h"
#include "ggml.h"
#include "tensor-types.hpp"
#include "unified-cache.hpp"

#include <algorithm>
#include <atomic>
#include <cmath>
#include <cstdint>
#include <cstdlib>
#include <cstring>
#include <mutex>
#include <thread>
#include <unordered_map>
#include <unordered_set>

#if __has_include(<oneapi/tbb/blocked_range.h>) && __has_include(<oneapi/tbb/parallel_for.h>)
#    include <oneapi/tbb/blocked_range.h>
#    include <oneapi/tbb/parallel_for.h>
#    include <oneapi/tbb/task_arena.h>
#    define GGML_SYCL_HAS_TBB 1
namespace ggml_sycl_tbb = oneapi::tbb;
#elif __has_include(<tbb/blocked_range.h>) && __has_include(<tbb/parallel_for.h>)
#    include <tbb/blocked_range.h>
#    include <tbb/parallel_for.h>
#    include <tbb/task_arena.h>
#    define GGML_SYCL_HAS_TBB 1
namespace ggml_sycl_tbb = tbb;
#else
#    define GGML_SYCL_HAS_TBB 0
#endif

#if GGML_SYCL_DNNL
#    include "gemm.hpp"  // Provides dnnl.hpp → dnnl_sgemm()
#endif

#ifdef __x86_64__
#    include <immintrin.h>
#    include <cpuid.h>
#endif

// Forward declaration — defined below, after staging infrastructure.
static int ggml_sycl_cpu_threads_hint();
static bool cpu_tensor_is_moe_routing_chain(const ggml_tensor * tensor);

// ---------------------------------------------------------------------------
// Runtime AVX-VNNI INT8 detection via CPUID.
// CPUID leaf 7 sub-leaf 1, EAX bit 4 = AVX-VNNI, EDX bit 4 = AVX-VNNI-INT8.
// Cached after first call for zero-overhead dispatch.
// ---------------------------------------------------------------------------
static bool has_avxvnniint8() {
#if defined(__x86_64__) && defined(__AVXVNNIINT8__)
    static const bool supported = []() {
        unsigned int eax = 0, ebx = 0, ecx = 0, edx = 0;
        // Check max sub-leaf for leaf 7
        __cpuid_count(7, 0, eax, ebx, ecx, edx);
        if (eax < 1) return false;
        // Sub-leaf 1: EDX bit 4 = AVX-VNNI-INT8
        __cpuid_count(7, 1, eax, ebx, ecx, edx);
        return (edx & (1u << 4)) != 0;
    }();
    return supported;
#else
    return false;
#endif
}

// ---------------------------------------------------------------------------
// Runtime-dispatched signed int8 dot product (8 × int32 lane sums).
// Uses VNNI _mm256_dpbssd_epi32 when available at runtime, falls back to
// sign-trick + maddubs + madd on AVX2-only CPUs.  Prevents SIGILL when
// a VNNI-compiled binary runs on a non-VNNI CPU.
// ---------------------------------------------------------------------------
#if defined(__x86_64__) && defined(__AVX2__)
static inline __m256i ggml_sycl_dot_i8(__m256i qx, __m256i qy) {
#if defined(__AVXVNNIINT8__)
    if (has_avxvnniint8()) {
        return _mm256_dpbssd_epi32(_mm256_setzero_si256(), qx, qy);
    }
#endif
    const __m256i ax   = _mm256_sign_epi8(qx, qx);
    const __m256i sy   = _mm256_sign_epi8(qy, qx);
    const __m256i dot  = _mm256_maddubs_epi16(ax, sy);
    const __m256i ones = _mm256_set1_epi16(1);
    return _mm256_madd_epi16(ones, dot);
}
#endif

// ---------------------------------------------------------------------------
// Host pointer registry: stores original mmap pointers for weight tensors.
// Populated during set_tensor (when the host data from the GGUF mmap is still
// available) and read during CPU dispatch to access quantized weight data
// directly without dequantization.
// ---------------------------------------------------------------------------

static std::mutex                                    g_host_ptr_mutex;
static std::unordered_map<std::string, const void *> g_host_ptr_map;
static bool                                          g_host_ptr_owns_memory = false;

// Generation counter for activation quantization cache invalidation.
// Bumped at the start of each graph compute to prevent stale cache hits
// across tokens (same tensor pointer, different data due to buffer reuse).
static std::atomic<uint64_t> g_quant_cache_generation{0};

// Per-thread buffer pool for CPU dispatch quantization (defined here, declared in common.hpp)
thread_local cpu_dispatch_buffers g_cpu_dispatch_buffers;

// Initialize CPU dispatch buffers with reasonable max sizes
// Called once at model load time to avoid per-token resize() calls
void ggml_sycl_cpu_dispatch_buffers_init() {
    // Reasonable max sizes for typical model dimensions:
    // - Max batch size for TG: 16 tokens
    // - Max n_embd (embedding dimension): 4096 (typical 7B/13B models)
    // - Max n_ff (feedforward hidden): 14336 (typical 7B; ~3.5x n_embd)
    // - Max quantized row size (Q8_0): ~128 bytes per 256 elements
    // - Max accumulator: 256 stack + 16 heap = 272 __m256 values = 8704 floats
    // Total per-thread: ~224 MB (much more reasonable than 576 MB)

    static constexpr size_t MAX_M         = 16;              // batch size (TG)
    static constexpr size_t MAX_N         = 4096;            // n_embd (typical 7B)
    static constexpr size_t MAX_K         = 14336;           // n_ff (typical 7B; ~3.5x n_embd)
    static constexpr size_t MAX_Q_SIZE    = (MAX_K / 32 + 1) * 128;  // Safe upper bound for any quant type

    g_cpu_dispatch_buffers.init(MAX_M, MAX_N, MAX_K, MAX_Q_SIZE);
}

void ggml_sycl_cpu_quant_cache_new_graph() {
    g_quant_cache_generation.fetch_add(1, std::memory_order_relaxed);
}

enum class offload_wait_reason : uint8_t {
    FORCED   = 0,
    FALLBACK = 1,
};

static inline bool offload_event_waitable(const sycl::event & evt) {
    try {
        return ggml_sycl_should_add_dependency(evt);
    } catch (...) {
        return false;
    }
}

static inline void offload_wait_event(sycl::event & evt, offload_wait_reason reason = offload_wait_reason::FORCED) {
    if (!offload_event_waitable(evt)) {
        return;
    }
    evt.wait();
    ggml_sycl::offload_stats_note_wait(reason == offload_wait_reason::FALLBACK);
}

static inline void offload_wait_queue(sycl::queue * q, offload_wait_reason reason = offload_wait_reason::FORCED) {
    q->wait();
    ggml_sycl::offload_stats_note_wait(reason == offload_wait_reason::FALLBACK);
}

static void staging_track_cpu_event(const sycl::event & evt);

static sycl::event g_cpu_chain_event{};
static bool        g_cpu_chain_event_valid  = false;
static bool        g_cpu_chain_on_cpu_queue = false;

static inline void wait_dependency_if_needed(const sycl::event & evt) {
    if (!offload_event_waitable(evt)) {
        return;
    }
    sycl::event evt_copy = evt;
    offload_wait_event(evt_copy, offload_wait_reason::FORCED);
}

static inline void append_dependency(std::vector<sycl::event> & deps, const sycl::event & evt) {
    try {
        if (ggml_sycl_should_add_dependency(evt)) {
            deps.push_back(evt);
        }
    } catch (...) {
    }
}

static inline std::vector<sycl::event> cpu_collect_deps(const sycl::event * e0       = nullptr,
                                                        const sycl::event * e1       = nullptr,
                                                        sycl::queue *       target_q = nullptr) {
    std::vector<sycl::event> deps;
    deps.reserve(3);
    if (e0) {
        append_dependency(deps, *e0);
    }
    if (e1) {
        append_dependency(deps, *e1);
    }
    if (g_cpu_chain_event_valid) {
        const bool target_is_cpu = (target_q != nullptr && target_q == ggml_sycl_get_cpu_queue());
        if (target_is_cpu == g_cpu_chain_on_cpu_queue) {
            append_dependency(deps, g_cpu_chain_event);
        } else {
            wait_dependency_if_needed(g_cpu_chain_event);
            g_cpu_chain_event_valid = false;
        }
    }
    return deps;
}

template <typename SubmitFn>
static sycl::event cpu_submit_async(sycl::queue * cpu_q, const std::vector<sycl::event> & deps, SubmitFn && fn) {
    const bool               submit_on_cpu_queue = (cpu_q != nullptr && cpu_q == ggml_sycl_get_cpu_queue());
    std::vector<sycl::event> submit_deps;
    submit_deps.reserve(deps.size());
    if (submit_on_cpu_queue) {
        for (const auto & dep : deps) {
            wait_dependency_if_needed(dep);
        }
    } else {
        for (const auto & dep : deps) {
            append_dependency(submit_deps, dep);
        }
    }

    sycl::event evt = cpu_q->submit([&](sycl::handler & cgh) {
        if (!submit_deps.empty()) {
            cgh.depends_on(submit_deps);
        }
        fn(cgh);
    });
    if (ggml_sycl_cpu_offload_async_enabled()) {
        g_cpu_chain_event        = evt;
        g_cpu_chain_event_valid  = true;
        g_cpu_chain_on_cpu_queue = submit_on_cpu_queue;
        staging_track_cpu_event(evt);
#if GGML_SYCL_A7L5W_INSTRUMENT
        std::fprintf(stderr, "[A7L5W-SUBMIT] async host_task submitted on %s queue\n",
                     submit_on_cpu_queue ? "CPU" : "GPU");
#endif
    } else {
        offload_wait_event(evt, offload_wait_reason::FALLBACK);
        g_cpu_chain_event_valid = false;
    }
    return evt;
}

static inline void cpu_wait_chain_event() {
    if (!g_cpu_chain_event_valid) {
        return;
    }
    offload_wait_event(g_cpu_chain_event);
    g_cpu_chain_event_valid = false;
}

void ggml_sycl_cpu_dispatch_register_host_ptr(const char * name, const void * host_ptr, size_t size) {
    if (!name || !host_ptr || size == 0) {
        return;
    }
    std::lock_guard<std::mutex> lock(g_host_ptr_mutex);

    if (ggml_sycl_cpu_offload_enabled()) {
        // CPU offload mode: copy weight data to persistent host memory.
        // The original mmap pointer may be released by the model loader after
        // set_tensor completes, so we need our own copy for inference.
        // aligned_alloc(64) ensures AVX-512 alignment for vec_dot.
        size_t aligned_size = (size + 63) & ~size_t(63);
        void * copy         = aligned_alloc(64, aligned_size);
        if (copy) {
            memcpy(copy, host_ptr, size);
            // Free any previous copy for this tensor
            if (g_host_ptr_owns_memory) {
                auto it = g_host_ptr_map.find(name);
                if (it != g_host_ptr_map.end()) {
                    free(const_cast<void *>(it->second));
                }
            }
            g_host_ptr_map[name]   = copy;
            g_host_ptr_owns_memory = true;
        }
    } else {
        // Non-offload mode: store the raw pointer only if it is host-accessible.
        // The `data` parameter from set_tensor is normally the original mmap pointer,
        // but on SYCL backends the pointer could be device USM.  Device pointers are
        // readable by the SYCL runtime (page-fault zero-copy) but AVX-512 vec_dot
        // will deadlock or stall indefinitely when accessing them from the CPU.
        try {
            sycl::context    sycl_ctx = ggml_sycl_get_device(0).default_queue().get_context();
            sycl::usm::alloc alloc    = ggml_sycl_get_alloc_type(host_ptr);
            if (alloc == sycl::usm::alloc::device) {
                // Device-only USM — not safe for CPU vec_dot.  Skip registration.
                return;
            }
        } catch (...) {
            // If pointer type query fails, assume the pointer is a plain host
            // allocation (e.g. mmap) and register it.  This is the common case
            // for non-USM pointers which are invisible to the SYCL runtime.
        }
        g_host_ptr_map[name] = host_ptr;
    }
}

static const void * cpu_dispatch_lookup_host_ptr(const char * name) {
    if (!name) {
        return nullptr;
    }
    std::lock_guard<std::mutex> lock(g_host_ptr_mutex);
    auto                        it = g_host_ptr_map.find(name);
    return (it != g_host_ptr_map.end()) ? it->second : nullptr;
}

const void * ggml_sycl_cpu_dispatch_get_host_ptr(const char * name) {
    return cpu_dispatch_lookup_host_ptr(name);
}

// Forward declarations for TBB arena used by vec_dot_rows below.
#if GGML_SYCL_HAS_TBB
static ggml_sycl_tbb::task_arena & ggml_sycl_cpu_arena();
#endif

// Forward declarations for SIMD kernels (defined later, guarded by __AVX2__ / __AVXVNNIINT8__)
#if defined(__AVX2__)
static inline float ggml_sycl_hsum_float_8(const __m256 x);
static inline void simd_mul_mat_q4_0_q8_0_4row(
    int K_elem, float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0, const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2, const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vy);
static inline void simd_mul_mat_q6_K_q8_K_4row(
    int K_elem, float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0, const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2, const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vy);
// INT4 fast-path: skips zero-point offset for ~15% faster dot product at
// slight accuracy cost.  Used by mixed-precision cache miss loading (T8).
static inline void simd_mul_mat_q4_0_q8_0_4row_int4(
    int K_elem, float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0, const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2, const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vy);
// 4-row MXFP4 x Q8_0 dot product: shares activation load across 4 weight rows.
static inline void simd_mul_mat_mxfp4_q8_0_4row(
    int K_elem, float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0, const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2, const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vy);
// Tiled 4-row MXFP4 x Q8_0: partial dot product over blocks [ib_start, ib_end).
// Accumulates into caller-owned __m256 accumulators (no horizontal sum).
static inline void simd_mxfp4_q8_0_4row_tile(
    int ib_start, int ib_end,
    const void * GGML_RESTRICT vx0, const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2, const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vy,
    __m256 & acc0, __m256 & acc1, __m256 & acc2, __m256 & acc3);
// Multi-activation MXFP4 tile: 1 weight row × 4 activation rows.
// For PP mode where same expert gets multiple tokens.
static inline void simd_mxfp4_1row_4act_tile(
    int ib_start, int ib_end,
    const void * GGML_RESTRICT vx,
    const void * GGML_RESTRICT vy0, const void * GGML_RESTRICT vy1,
    const void * GGML_RESTRICT vy2, const void * GGML_RESTRICT vy3,
    __m256 & acc0, __m256 & acc1, __m256 & acc2, __m256 & acc3);
// Fused gate+up+SiLU: computes SiLU(dot(gate_row, act)) * dot(up_row, act)
static inline void simd_fused_gate_up_silu_q4_0_q8_0(
    int K_elem, float * GGML_RESTRICT out,
    const void * GGML_RESTRICT v_gate,
    const void * GGML_RESTRICT v_up,
    const void * GGML_RESTRICT vy);
#if defined(__AVXVNNIINT8__)
static inline void simd_mul_mat_q4_0_q8_0_8row(
    int K_elem, float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0, const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2, const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vx4, const void * GGML_RESTRICT vx5,
    const void * GGML_RESTRICT vx6, const void * GGML_RESTRICT vx7,
    const void * GGML_RESTRICT vy);
static inline void simd_mul_mat_q4_0_q8_0_16row(
    int K_elem, float * GGML_RESTRICT out,
    const void * GGML_RESTRICT rows[16],
    const void * GGML_RESTRICT vy);
// 8-row MXFP4 x Q8_0 VNNI kernel: amortizes activation load across 8 weight rows.
static inline void simd_mxfp4_q8_0_8row(
    int K_elem, float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0, const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2, const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vx4, const void * GGML_RESTRICT vx5,
    const void * GGML_RESTRICT vx6, const void * GGML_RESTRICT vx7,
    const void * GGML_RESTRICT vy);
// 16-row MXFP4 x Q8_0 VNNI kernel: maximum activation amortization.
static inline void simd_mxfp4_q8_0_16row(
    int K_elem, float * GGML_RESTRICT out,
    const void * GGML_RESTRICT rows[16],
    const void * GGML_RESTRICT vy);
// 4-row MXFP4 x Q8_0 VNNI-native kernel: no runtime branch, 2-block unrolled.
static inline void simd_mxfp4_q8_0_4row_vnni(int                        K_elem,
                                             float * GGML_RESTRICT      out,
                                             const void * GGML_RESTRICT vx0,
                                             const void * GGML_RESTRICT vx1,
                                             const void * GGML_RESTRICT vx2,
                                             const void * GGML_RESTRICT vx3,
                                             const void * GGML_RESTRICT vy);
// 4-row MXFP4 x Q8_0 VNNI-native tiled kernel: partial blocks [ib_start, ib_end).
static inline void simd_mxfp4_q8_0_4row_tile_vnni(int                        ib_start,
                                                  int                        ib_end,
                                                  const void * GGML_RESTRICT vx0,
                                                  const void * GGML_RESTRICT vx1,
                                                  const void * GGML_RESTRICT vx2,
                                                  const void * GGML_RESTRICT vx3,
                                                  const void * GGML_RESTRICT vy,
                                                  __m256 &                   acc0,
                                                  __m256 &                   acc1,
                                                  __m256 &                   acc2,
                                                  __m256 &                   acc3);
#    endif
#endif

void ggml_sycl_cpu_vec_dot_rows(ggml_type type, int ne00,
                                 const void * src0_host, const float * src1_host,
                                 float * output, int n_rows) {
    if (n_rows <= 0 || !src0_host || !src1_host || !output) {
        return;
    }

    const auto * cpu_traits = ggml_get_type_traits_cpu(type);
    if (!cpu_traits || !cpu_traits->vec_dot) {
        GGML_LOG_WARN("[TENSOR-SPLIT] No vec_dot for type %d, skipping CPU rows\n", type);
        return;
    }

    const ggml_type        vec_dot_type  = cpu_traits->vec_dot_type;
    const auto *           vdt_traits    = ggml_get_type_traits_cpu(vec_dot_type);
    ggml_from_float_t      from_float_fn = vdt_traits ? vdt_traits->from_float : nullptr;
    if (!from_float_fn) {
        GGML_LOG_WARN("[TENSOR-SPLIT] No from_float for vec_dot_type %d\n", vec_dot_type);
        return;
    }

    // Quantize src1 (activation) from float32 to Q8 format
    const size_t q_row_size = ggml_row_size(vec_dot_type, ne00);
    // Pre-allocated buffer via g_cpu_dispatch_buffers.src1_q
    GGML_ASSERT(q_row_size <= g_cpu_dispatch_buffers.src1_q.size());
    uint8_t * src1_q_buf = g_cpu_dispatch_buffers.src1_q.data();
    from_float_fn(src1_host, src1_q_buf, ne00);

    const size_t row_stride = ggml_row_size(type, ne00);

#if GGML_SYCL_HAS_TBB
    if (n_rows >= 8) {
        uint8_t * src1_q_data = src1_q_buf;
        ggml_sycl_cpu_arena().execute([&] {
            ggml_sycl_tbb::parallel_for(
                ggml_sycl_tbb::blocked_range<int>(0, n_rows, 16),
                [&, src1_q_data](const ggml_sycl_tbb::blocked_range<int> & r) {
                    int i = r.begin();
                    // Q4_0 fast path — requires -mavx2 or higher (enabled in CMakeLists.txt)
#if defined(__AVX2__)
                    if (type == GGML_TYPE_Q4_0) {
#if defined(__AVXVNNIINT8__)
                        if (has_avxvnniint8()) {
                        // 16-row VNNI kernel: maximum activation amortization
                        for (; i + 15 < r.end(); i += 16) {
                            const void * row_ptrs[16];
                            for (int k = 0; k < 16; k++) {
                                row_ptrs[k] = (const char *) src0_host + (size_t)(i + k) * row_stride;
                            }
                            simd_mul_mat_q4_0_q8_0_16row(ne00, output + i, row_ptrs, src1_q_data);
                        }
                        // 8-row VNNI kernel for remainder
                        for (; i + 7 < r.end(); i += 8) {
                            simd_mul_mat_q4_0_q8_0_8row(
                                ne00, output + i,
                                (const char *) src0_host + (size_t)(i + 0) * row_stride,
                                (const char *) src0_host + (size_t)(i + 1) * row_stride,
                                (const char *) src0_host + (size_t)(i + 2) * row_stride,
                                (const char *) src0_host + (size_t)(i + 3) * row_stride,
                                (const char *) src0_host + (size_t)(i + 4) * row_stride,
                                (const char *) src0_host + (size_t)(i + 5) * row_stride,
                                (const char *) src0_host + (size_t)(i + 6) * row_stride,
                                (const char *) src0_host + (size_t)(i + 7) * row_stride,
                                src1_q_data);
                        }
                        } // has_avxvnniint8
#endif
                        // 4-row kernel (AVX2, with or without VNNI)
                        for (; i + 3 < r.end(); i += 4) {
                            simd_mul_mat_q4_0_q8_0_4row(
                                ne00, output + i,
                                (const char *) src0_host + (size_t)(i + 0) * row_stride,
                                (const char *) src0_host + (size_t)(i + 1) * row_stride,
                                (const char *) src0_host + (size_t)(i + 2) * row_stride,
                                (const char *) src0_host + (size_t)(i + 3) * row_stride,
                                src1_q_data);
                        }
                    } else if (type == GGML_TYPE_Q6_K) {
                        // Q6_K 4-row kernel: amortize Q8_K activation load across 4 rows
                        for (; i + 3 < r.end(); i += 4) {
                            simd_mul_mat_q6_K_q8_K_4row(
                                ne00, output + i,
                                (const char *) src0_host + (size_t)(i + 0) * row_stride,
                                (const char *) src0_host + (size_t)(i + 1) * row_stride,
                                (const char *) src0_host + (size_t)(i + 2) * row_stride,
                                (const char *) src0_host + (size_t)(i + 3) * row_stride,
                                src1_q_data);
                        }
                    } else if (type == GGML_TYPE_MXFP4) {
#if defined(__AVXVNNIINT8__)
                        if (has_avxvnniint8()) {
                        for (; i + 15 < r.end(); i += 16) {
                            const void * row_ptrs[16];
                            for (int k = 0; k < 16; k++) {
                                row_ptrs[k] = (const char *) src0_host + (size_t)(i + k) * row_stride;
                            }
                            simd_mxfp4_q8_0_16row(ne00, output + i, row_ptrs, src1_q_data);
                        }
                        for (; i + 7 < r.end(); i += 8) {
                            simd_mxfp4_q8_0_8row(
                                ne00, output + i,
                                (const char *) src0_host + (size_t)(i + 0) * row_stride,
                                (const char *) src0_host + (size_t)(i + 1) * row_stride,
                                (const char *) src0_host + (size_t)(i + 2) * row_stride,
                                (const char *) src0_host + (size_t)(i + 3) * row_stride,
                                (const char *) src0_host + (size_t)(i + 4) * row_stride,
                                (const char *) src0_host + (size_t)(i + 5) * row_stride,
                                (const char *) src0_host + (size_t)(i + 6) * row_stride,
                                (const char *) src0_host + (size_t)(i + 7) * row_stride,
                                src1_q_data);
                        }
                        // VNNI-native 4-row kernel for remainder (no runtime branch)
                        for (; i + 3 < r.end(); i += 4) {
                            simd_mxfp4_q8_0_4row_vnni(
                                ne00, output + i, (const char *) src0_host + (size_t) (i + 0) * row_stride,
                                (const char *) src0_host + (size_t) (i + 1) * row_stride,
                                (const char *) src0_host + (size_t) (i + 2) * row_stride,
                                (const char *) src0_host + (size_t) (i + 3) * row_stride, src1_q_data);
                        }
                        }  // has_avxvnniint8
                        else {
#endif
                            // 4-row MXFP4 kernel (AVX2 fallback, runtime-dispatched dot)
                            for (; i + 3 < r.end(); i += 4) {
                                simd_mul_mat_mxfp4_q8_0_4row(
                                    ne00, output + i, (const char *) src0_host + (size_t) (i + 0) * row_stride,
                                    (const char *) src0_host + (size_t) (i + 1) * row_stride,
                                    (const char *) src0_host + (size_t) (i + 2) * row_stride,
                                    (const char *) src0_host + (size_t) (i + 3) * row_stride, src1_q_data);
                            }
#        if defined(__AVXVNNIINT8__)
                        }  // !has_avxvnniint8
#        endif
                    }
#endif
                    // Remainder: generic single-row path
                    for (; i < r.end(); i++) {
                        const void * row = (const char *) src0_host + (size_t) i * row_stride;
                        float        dot_result = 0.0f;
                        cpu_traits->vec_dot(ne00, &dot_result, sizeof(float),
                                            row, 0, src1_q_data, 0, 1);
                        output[i] = dot_result;
                    }
                });
        });
        return;
    }
#endif
    // Single-row, small workload, or no-TBB fallback
    for (int i = 0; i < n_rows; i++) {
        const void * row = (const char *) src0_host + (size_t) i * row_stride;
        float        dot_result = 0.0f;
        cpu_traits->vec_dot(ne00, &dot_result, sizeof(float),
                            row, 0, src1_q_buf, 0, 1);
        output[i] = dot_result;
    }
}

void ggml_sycl_cpu_vec_dot_batched(const cpu_vec_dot_batch_item * items, int n_items) {
    if (n_items <= 0 || !items) {
        return;
    }

    // --- Phase 1: Pre-quantize unique src1 values ---
    // Many items share the same src1 (Q/K/V share hidden state, gate/up share FFN input).
    // Map: src1_host pointer -> quantized Q8 data.
    struct src1_q_entry {
        std::vector<uint8_t> data;
    };
    std::unordered_map<const float *, src1_q_entry> src1_q_map;

    for (int i = 0; i < n_items; i++) {
        const auto & item = items[i];
        if (!item.src1_host || !item.weight_data || item.n_rows <= 0) {
            continue;
        }
        if (src1_q_map.count(item.src1_host)) {
            continue;  // Already quantized
        }

        const auto * cpu_traits = ggml_get_type_traits_cpu(item.type);
        if (!cpu_traits || !cpu_traits->vec_dot) {
            continue;
        }
        const ggml_type        vdt        = cpu_traits->vec_dot_type;
        const auto *           vdt_traits = ggml_get_type_traits_cpu(vdt);
        ggml_from_float_t      from_float = vdt_traits ? vdt_traits->from_float : nullptr;
        if (!from_float) {
            continue;
        }

        const size_t q_size = ggml_row_size(vdt, item.ne00);
        auto & entry = src1_q_map[item.src1_host];
        entry.data.resize(q_size);
        from_float(item.src1_host, entry.data.data(), item.ne00);
    }

    if (src1_q_map.empty()) {
        return;
    }

    // Build per-item Q8 pointer array for O(1) access in the parallel loop.
    std::vector<const uint8_t *> item_src1_q(n_items, nullptr);
    for (int i = 0; i < n_items; i++) {
        auto it = src1_q_map.find(items[i].src1_host);
        if (it != src1_q_map.end()) {
            item_src1_q[i] = it->second.data.data();
        }
    }

    // --- Phase 2: Row-level parallel_for ---
    // Flatten all items into a single row-level parallel_for for maximum
    // load balancing.  Build prefix-sum array to map flat row index -> item.
    const cpu_vec_dot_batch_item * items_ptr = items;
    const uint8_t ** q8_ptrs = item_src1_q.data();

    // Pre-compute per-item metadata: cpu_traits, row_stride, prefix_sum.
    struct item_meta {
        const ggml_type_traits_cpu * cpu_traits;
        size_t                       row_stride;
        int                          prefix_rows;  // exclusive: total rows before this item
    };
    std::vector<item_meta> meta(n_items);
    int total_rows = 0;
    for (int i = 0; i < n_items; i++) {
        meta[i].prefix_rows = total_rows;
        const auto & item = items[i];
        if (!q8_ptrs[i] || !item.weight_data || !item.output || item.n_rows <= 0) {
            meta[i].cpu_traits = nullptr;
            meta[i].row_stride = 0;
            continue;
        }
        meta[i].cpu_traits = ggml_get_type_traits_cpu(item.type);
        meta[i].row_stride = ggml_row_size(item.type, item.ne00);
        total_rows += item.n_rows;
    }

    if (total_rows == 0) {
        return;
    }

    const item_meta * meta_ptr = meta.data();

#if GGML_SYCL_HAS_TBB
    // Dynamic grain: ~2 tasks per thread for load balance without TBB overhead
    const int n_thr  = ggml_sycl_cpu_threads_hint();
    const int grain  = std::max(64, total_rows / std::max(1, n_thr * 2));
    ggml_sycl_cpu_arena().execute([&] {
        ggml_sycl_tbb::parallel_for(
            ggml_sycl_tbb::blocked_range<int>(0, total_rows, grain),
            [items_ptr, q8_ptrs, meta_ptr, n_items](
                const ggml_sycl_tbb::blocked_range<int> & range) {
                // Binary search to find which item contains range.begin().
                int cur_item = 0;
                {
                    int lo = 0, hi = n_items;
                    while (lo < hi) {
                        int mid = (lo + hi) / 2;
                        if (meta_ptr[mid].prefix_rows <= range.begin()) {
                            cur_item = mid;
                            lo = mid + 1;
                        } else {
                            hi = mid;
                        }
                    }
                }

                for (int flat_r = range.begin(); flat_r < range.end(); flat_r++) {
                    // Advance to the correct item if we've passed its rows.
                    while (cur_item + 1 < n_items
                           && flat_r >= meta_ptr[cur_item + 1].prefix_rows) {
                        cur_item++;
                    }
                    const auto & m = meta_ptr[cur_item];
                    if (!m.cpu_traits) {
                        continue;
                    }
                    const auto & item = items_ptr[cur_item];
                    int local_r       = flat_r - m.prefix_rows;

                    const void * row =
                        (const char *) item.weight_data + (size_t) local_r * m.row_stride;
                    float dot = 0.0f;
                    m.cpu_traits->vec_dot(item.ne00, &dot, sizeof(float),
                                          row, 0, q8_ptrs[cur_item], 0, 1);
                    item.output[local_r] = dot;
                }
            });
    });
#else
    // No-TBB fallback: sequential over flattened rows.
    int cur_item = 0;
    for (int flat_r = 0; flat_r < total_rows; flat_r++) {
        while (cur_item + 1 < n_items
               && flat_r >= meta[cur_item + 1].prefix_rows) {
            cur_item++;
        }
        const auto & m = meta[cur_item];
        if (!m.cpu_traits) {
            continue;
        }
        const auto & item = items_ptr[cur_item];
        int local_r       = flat_r - m.prefix_rows;

        const void * row =
            (const char *) item.weight_data + (size_t) local_r * m.row_stride;
        float dot = 0.0f;
        m.cpu_traits->vec_dot(item.ne00, &dot, sizeof(float),
                              row, 0, q8_ptrs[cur_item], 0, 1);
        item.output[local_r] = dot;
    }
#endif

    GGML_SYCL_DEBUG("[TENSOR-SPLIT] Batched vec_dot: %d items, %d total_rows, %d unique src1\n",
                    n_items, total_rows, (int) src1_q_map.size());
}

// ---------------------------------------------------------------------------
// MoE Expert CPU MUL_MAT — compute expert matmuls directly from host RAM
// ---------------------------------------------------------------------------
//
// These functions compute individual expert MUL_MATs on the CPU, reading
// quantized weights directly from host RAM (e.g., mmap'd GGUF file).
// For MoE models, this avoids streaming 4.2 MB expert weights over PCIe
// (20 GB/s) — instead, the CPU reads from DDR5 at 38 GB/s and returns
// only the ~14 KB activation output.
//
// The pattern mirrors ggml_sycl_cpu_vec_dot_rows / batched but operates
// on raw pointer inputs instead of ggml_tensor metadata.
// ---------------------------------------------------------------------------

void ggml_sycl_cpu_expert_mul_mat(const cpu_expert_task & task) {
    if (task.N <= 0 || task.K <= 0 || !task.weight_host || !task.act_host || !task.output_host) {
        return;
    }

    if (!task.bias) {
        // Fast path: delegate to the shared row kernel when no bias is needed.
        ggml_sycl_cpu_vec_dot_rows(task.type, task.K,
                                   task.weight_host, task.act_host,
                                   task.output_host, task.N);
        return;
    }

    const auto * cpu_traits = ggml_get_type_traits_cpu(task.type);
    if (!cpu_traits || !cpu_traits->vec_dot) {
        return;
    }

    const ggml_type   vdt        = cpu_traits->vec_dot_type;
    const auto *      vdt_traits = ggml_get_type_traits_cpu(vdt);
    ggml_from_float_t from_float = vdt_traits ? vdt_traits->from_float : nullptr;
    if (!from_float) {
        return;
    }

    const size_t q_size = ggml_row_size(vdt, task.K);
    const size_t row_stride = ggml_row_size(task.type, task.K);
    // Pre-allocated buffer via g_cpu_dispatch_buffers.src1_q
    GGML_ASSERT(q_size <= g_cpu_dispatch_buffers.src1_q.size());
    uint8_t * q_buf = g_cpu_dispatch_buffers.src1_q.data();
    from_float(task.act_host, q_buf, task.K);

    for (int i = 0; i < task.N; i++) {
        const void * row = static_cast<const char *>(task.weight_host) + (size_t) i * row_stride;
        float dot = 0.0f;
        cpu_traits->vec_dot(task.K, &dot, sizeof(float), row, 0, q_buf, 0, 1);
        task.output_host[i] = dot + task.bias[i];
    }

}

void ggml_sycl_cpu_expert_mul_mat_batched(
    const cpu_expert_task * tasks, int n_tasks,
    int n_threads)
{
    if (n_tasks <= 0 || !tasks) {
        return;
    }

    GGML_UNUSED(n_threads);  // TBB arena size set globally via ggml_sycl_cpu_threads_hint

    // --- Phase 1: Pre-quantize unique activation vectors ---
    // Multiple experts in the same layer share the same activation input.
    // We quantize once and reuse across all experts with the same act_host/K.
    struct act_q_key {
        const float * ptr;
        int           K;
        bool operator==(const act_q_key & o) const { return ptr == o.ptr && K == o.K; }
    };
    struct act_q_hash {
        size_t operator()(const act_q_key & k) const {
            return std::hash<const void *>()(k.ptr) ^ (std::hash<int>()(k.K) << 16);
        }
    };
    std::unordered_map<act_q_key, std::vector<uint8_t>, act_q_hash> act_q_map;

    for (int i = 0; i < n_tasks; i++) {
        const auto & t = tasks[i];
        if (!t.act_host || !t.weight_host || t.N <= 0 || t.K <= 0) {
            continue;
        }
        act_q_key key{t.act_host, t.K};
        if (act_q_map.count(key)) {
            continue;
        }

        const auto * cpu_traits = ggml_get_type_traits_cpu(t.type);
        if (!cpu_traits || !cpu_traits->vec_dot) {
            continue;
        }
        const ggml_type   vdt        = cpu_traits->vec_dot_type;
        const auto *      vdt_traits = ggml_get_type_traits_cpu(vdt);
        ggml_from_float_t from_float = vdt_traits ? vdt_traits->from_float : nullptr;
        if (!from_float) {
            continue;
        }

        const size_t q_size = ggml_row_size(vdt, t.K);
        auto & entry = act_q_map[key];
        entry.resize(q_size);
        from_float(t.act_host, entry.data(), t.K);
    }

    if (act_q_map.empty()) {
        return;
    }

    // Build per-task Q8 pointer array for O(1) access in the parallel loop.
    std::vector<const uint8_t *> task_act_q(n_tasks, nullptr);
    for (int i = 0; i < n_tasks; i++) {
        act_q_key key{tasks[i].act_host, tasks[i].K};
        auto it = act_q_map.find(key);
        if (it != act_q_map.end()) {
            task_act_q[i] = it->second.data();
        }
    }

    // --- Phase 1.5: Multi-activation GEMM for PP mode (MXFP4) ---
    // When multiple tasks share the same weight_host (same expert, different
    // tokens in PP), we can load each weight block once and dot with all
    // activation rows.  This saves weight memory bandwidth proportional to
    // the number of grouped activations.
    //
    // Group tasks by weight_host pointer.  If any expert has >1 activation,
    // process that expert with the multi-activation kernel and mark its tasks
    // as handled (set task_act_q[i] = nullptr so Phase 2 skips them).
#if defined(__AVX2__)
    {
        // Build expert groups: weight_host → list of task indices
        std::unordered_map<const void *, std::vector<int>> expert_groups;
        for (int i = 0; i < n_tasks; i++) {
            if (!task_act_q[i] || !tasks[i].weight_host || tasks[i].N <= 0) continue;
            if (tasks[i].type != GGML_TYPE_MXFP4) continue;
            expert_groups[tasks[i].weight_host].push_back(i);
        }

        // Process experts with multiple activations using multi-act kernel
        for (auto & [wptr, group] : expert_groups) {
            if (group.size() < 2) continue;  // single activation — Phase 2 handles it

            const int M = static_cast<int>(group.size());  // number of activation rows
            const auto & t0 = tasks[group[0]];
            const int N = t0.N;            // output rows per expert
            const int K = t0.K;
            const size_t row_stride = ggml_row_size(t0.type, K);
            const int nb = K / QK_MXFP4;

            // Collect Q8_0 activation pointers for all tokens in this group
            std::vector<const uint8_t *> act_ptrs(M);
            std::vector<float *>         out_ptrs(M);
            for (int a = 0; a < M; a++) {
                act_ptrs[a] = task_act_q[group[a]];
                out_ptrs[a] = tasks[group[a]].output_host;
            }

#if GGML_SYCL_HAS_TBB
            // Parallel over weight rows, inner loop over activation groups
            const uint8_t ** act_data = act_ptrs.data();
            float **         out_data = out_ptrs.data();
            ggml_sycl_cpu_arena().execute([&] {
                ggml_sycl_tbb::parallel_for(
                    ggml_sycl_tbb::blocked_range<int>(0, N, 4),
                    [wptr, act_data, out_data, M, nb, row_stride, K](
                        const ggml_sycl_tbb::blocked_range<int> & range) {
                        constexpr int TILE_BLK = 16;
                        for (int r = range.begin(); r < range.end(); r++) {
                            const char * weight_row =
                                (const char *)wptr + (size_t)r * row_stride;
                            // Process 4 activations at a time with K-tiling
                            int a = 0;
                            for (; a + 3 < M; a += 4) {
                                __m256 acc0 = _mm256_setzero_ps();
                                __m256 acc1 = _mm256_setzero_ps();
                                __m256 acc2 = _mm256_setzero_ps();
                                __m256 acc3 = _mm256_setzero_ps();
                                for (int ib_start = 0; ib_start < nb; ib_start += TILE_BLK) {
                                    int ib_end = std::min(ib_start + TILE_BLK, nb);
                                    simd_mxfp4_1row_4act_tile(
                                        ib_start, ib_end,
                                        weight_row,
                                        act_data[a + 0], act_data[a + 1],
                                        act_data[a + 2], act_data[a + 3],
                                        acc0, acc1, acc2, acc3);
                                }
                                out_data[a + 0][r] = ggml_sycl_hsum_float_8(acc0);
                                out_data[a + 1][r] = ggml_sycl_hsum_float_8(acc1);
                                out_data[a + 2][r] = ggml_sycl_hsum_float_8(acc2);
                                out_data[a + 3][r] = ggml_sycl_hsum_float_8(acc3);
                            }
                            // Remainder: 1 activation at a time via vec_dot
                            for (; a < M; a++) {
                                float dot = 0.0f;
                                const auto * cpu_traits = ggml_get_type_traits_cpu(GGML_TYPE_MXFP4);
                                cpu_traits->vec_dot(K, &dot, sizeof(float),
                                                    weight_row, 0, act_data[a], 0, 1);
                                out_data[a][r] = dot;
                            }
                        }
                    });
            });
#else
            // Sequential fallback
            for (int r = 0; r < N; r++) {
                const char * weight_row =
                    (const char *)wptr + (size_t)r * row_stride;
                for (int a = 0; a < M; a++) {
                    float dot = 0.0f;
                    const auto * cpu_traits = ggml_get_type_traits_cpu(GGML_TYPE_MXFP4);
                    cpu_traits->vec_dot(K, &dot, sizeof(float),
                                        weight_row, 0, act_ptrs[a], 0, 1);
                    out_ptrs[a][r] = dot;
                }
            }
#endif

            // Mark grouped tasks as handled so Phase 2 skips them
            for (int idx : group) {
                task_act_q[idx] = nullptr;
            }

            GGML_SYCL_DEBUG("[EXPERT-CPU] Multi-act GEMM: expert=%p, M=%d acts, N=%d rows\n",
                            wptr, M, N);
        }
    }
#endif

    // --- Phase 2: Row-level parallel_for ---
    // Flatten all experts' rows into a single parallel_for for max load balance.
    struct task_meta {
        const ggml_type_traits_cpu * cpu_traits;
        size_t                       row_stride;
        int                          prefix_rows;
    };
    std::vector<task_meta> meta(n_tasks);
    int total_rows = 0;
    for (int i = 0; i < n_tasks; i++) {
        meta[i].prefix_rows = total_rows;
        const auto & t = tasks[i];
        if (!task_act_q[i] || !t.weight_host || !t.output_host || t.N <= 0) {
            meta[i].cpu_traits = nullptr;
            meta[i].row_stride = 0;
            continue;
        }
        meta[i].cpu_traits = ggml_get_type_traits_cpu(t.type);
        meta[i].row_stride = ggml_row_size(t.type, t.K);
        total_rows += t.N;
    }

    if (total_rows == 0) {
        return;
    }

    const cpu_expert_task * tasks_ptr = tasks;
    const uint8_t **        q8_ptrs   = task_act_q.data();
    const task_meta *       meta_ptr  = meta.data();

#if GGML_SYCL_HAS_TBB
    // Dynamic grain: ~2 tasks per thread for load balance without TBB overhead
    const int n_thr  = ggml_sycl_cpu_threads_hint();
    const int grain  = std::max(64, total_rows / std::max(1, n_thr * 2));
    ggml_sycl_cpu_arena().execute([&] {
        ggml_sycl_tbb::parallel_for(
            ggml_sycl_tbb::blocked_range<int>(0, total_rows, grain),
            [tasks_ptr, q8_ptrs, meta_ptr, n_tasks](
                const ggml_sycl_tbb::blocked_range<int> & range) {
                // Binary search for starting task
                int cur_task = 0;
                {
                    int lo = 0, hi = n_tasks;
                    while (lo < hi) {
                        int mid = (lo + hi) / 2;
                        if (meta_ptr[mid].prefix_rows <= range.begin()) {
                            cur_task = mid;
                            lo = mid + 1;
                        } else {
                            hi = mid;
                        }
                    }
                }

                int flat_r = range.begin();
                while (flat_r < range.end()) {
                    while (cur_task + 1 < n_tasks
                           && flat_r >= meta_ptr[cur_task + 1].prefix_rows) {
                        cur_task++;
                    }
                    const auto & m = meta_ptr[cur_task];
                    if (!m.cpu_traits) {
                        flat_r++;
                        continue;
                    }
                    const auto & t  = tasks_ptr[cur_task];
                    int local_r     = flat_r - m.prefix_rows;
                    // How many consecutive rows remain in this task within this range?
                    int task_rows_left = t.N - local_r;
                    int range_left     = range.end() - flat_r;
                    int chunk          = std::min(task_rows_left, range_left);

                    // Multi-row SIMD fast path: process 4/8/16 rows at once,
                    // loading each Q8 activation block once per group.
                    int i = 0;
#if defined(__AVX2__)
                    if (t.type == GGML_TYPE_Q4_0 && chunk >= 4) {
                        const char * wbase = (const char *) t.weight_host
                                             + (size_t) local_r * m.row_stride;
                        const void * act_q = q8_ptrs[cur_task];
                        float *      out   = t.output_host + local_r;

#if defined(__AVXVNNIINT8__)
                        if (has_avxvnniint8()) {
                        // 16-row VNNI kernel
                        for (; i + 15 < chunk; i += 16) {
                            const void * row_ptrs[16];
                            for (int k = 0; k < 16; k++) {
                                row_ptrs[k] = wbase + (size_t)(i + k) * m.row_stride;
                            }
                            simd_mul_mat_q4_0_q8_0_16row(t.K, out + i, row_ptrs,
                                                         (const uint8_t *) act_q);
                            if (t.bias) {
                                for (int k = 0; k < 16; k++) {
                                    out[i + k] += t.bias[local_r + i + k];
                                }
                            }
                        }
                        // 8-row VNNI kernel
                        for (; i + 7 < chunk; i += 8) {
                            simd_mul_mat_q4_0_q8_0_8row(
                                t.K, out + i,
                                wbase + (size_t)(i + 0) * m.row_stride,
                                wbase + (size_t)(i + 1) * m.row_stride,
                                wbase + (size_t)(i + 2) * m.row_stride,
                                wbase + (size_t)(i + 3) * m.row_stride,
                                wbase + (size_t)(i + 4) * m.row_stride,
                                wbase + (size_t)(i + 5) * m.row_stride,
                                wbase + (size_t)(i + 6) * m.row_stride,
                                wbase + (size_t)(i + 7) * m.row_stride,
                                (const uint8_t *) act_q);
                            if (t.bias) {
                                for (int k = 0; k < 8; k++) {
                                    out[i + k] += t.bias[local_r + i + k];
                                }
                            }
                        }
                        } // has_avxvnniint8
#endif
                        // 4-row AVX2 kernel
                        for (; i + 3 < chunk; i += 4) {
                            simd_mul_mat_q4_0_q8_0_4row(
                                t.K, out + i,
                                wbase + (size_t)(i + 0) * m.row_stride,
                                wbase + (size_t)(i + 1) * m.row_stride,
                                wbase + (size_t)(i + 2) * m.row_stride,
                                wbase + (size_t)(i + 3) * m.row_stride,
                                act_q);
                            if (t.bias) {
                                for (int k = 0; k < 4; k++) {
                                    out[i + k] += t.bias[local_r + i + k];
                                }
                            }
                        }
                    } else if (t.type == GGML_TYPE_Q6_K && chunk >= 4) {
                        const char * wbase = (const char *) t.weight_host
                                             + (size_t) local_r * m.row_stride;
                        const void * act_q = q8_ptrs[cur_task];
                        float *      out   = t.output_host + local_r;

                        for (; i + 3 < chunk; i += 4) {
                            simd_mul_mat_q6_K_q8_K_4row(
                                t.K, out + i,
                                wbase + (size_t)(i + 0) * m.row_stride,
                                wbase + (size_t)(i + 1) * m.row_stride,
                                wbase + (size_t)(i + 2) * m.row_stride,
                                wbase + (size_t)(i + 3) * m.row_stride,
                                (const uint8_t *) act_q);
                            if (t.bias) {
                                for (int k = 0; k < 4; k++) {
                                    out[i + k] += t.bias[local_r + i + k];
                                }
                            }
                        }
                    } else if (t.type == GGML_TYPE_MXFP4 && chunk >= 4) {
                        const char * wbase = (const char *) t.weight_host
                                             + (size_t) local_r * m.row_stride;
                        const void * act_q = q8_ptrs[cur_task];
                        float *      out   = t.output_host + local_r;

#if defined(__AVXVNNIINT8__)
                        if (has_avxvnniint8()) {
                        // VNNI fast path: 16-row → 8-row → 4-row tile fallback.
                        // Self-contained kernels (no K-tiling needed: activation
                        // for K=2880 is only 3060 bytes, fits L1 easily).
                        for (; i + 15 < chunk; i += 16) {
                            const void * row_ptrs[16];
                            for (int k = 0; k < 16; k++) {
                                row_ptrs[k] = wbase + (size_t)(i + k) * m.row_stride;
                            }
                            simd_mxfp4_q8_0_16row(t.K, out + i, row_ptrs, act_q);
                            if (t.bias) {
                                for (int k = 0; k < 16; k++) {
                                    out[i + k] += t.bias[local_r + i + k];
                                }
                            }
                        }
                        for (; i + 7 < chunk; i += 8) {
                            simd_mxfp4_q8_0_8row(
                                t.K, out + i,
                                wbase + (size_t)(i + 0) * m.row_stride,
                                wbase + (size_t)(i + 1) * m.row_stride,
                                wbase + (size_t)(i + 2) * m.row_stride,
                                wbase + (size_t)(i + 3) * m.row_stride,
                                wbase + (size_t)(i + 4) * m.row_stride,
                                wbase + (size_t)(i + 5) * m.row_stride,
                                wbase + (size_t)(i + 6) * m.row_stride,
                                wbase + (size_t)(i + 7) * m.row_stride,
                                act_q);
                            if (t.bias) {
                                for (int k = 0; k < 8; k++) {
                                    out[i + k] += t.bias[local_r + i + k];
                                }
                            }
                        }
                        // VNNI-native 4-row tiled for remainder after 16/8
                        {
                            static constexpr int TILE_BLOCKS = 16;
                            const int            nb          = t.K / QK_MXFP4;
                            const int            remaining   = chunk - i;
                            const int            chunk4      = remaining & ~3;

                            __m256              accs_stack[256];
                            __m256 *            accs;
                            if (chunk4 <= 256) {
                                accs = accs_stack;
                            } else {
                                const size_t buf_size = chunk4 * sizeof(__m256) / sizeof(float);
                                GGML_ASSERT(buf_size <= g_cpu_dispatch_buffers.accs.size());
                                accs = reinterpret_cast<__m256 *>(g_cpu_dispatch_buffers.accs.data());
                            }
                            for (int j = 0; j < chunk4; j++) {
                                accs[j] = _mm256_setzero_ps();
                            }

                            for (int ib_start = 0; ib_start < nb; ib_start += TILE_BLOCKS) {
                                int ib_end = std::min(ib_start + TILE_BLOCKS, nb);
                                for (int j = 0; j + 3 < chunk4; j += 4) {
                                    simd_mxfp4_q8_0_4row_tile_vnni(ib_start, ib_end,
                                                                   wbase + (size_t) (i + j + 0) * m.row_stride,
                                                                   wbase + (size_t) (i + j + 1) * m.row_stride,
                                                                   wbase + (size_t) (i + j + 2) * m.row_stride,
                                                                   wbase + (size_t) (i + j + 3) * m.row_stride, act_q,
                                                                   accs[j + 0], accs[j + 1], accs[j + 2], accs[j + 3]);
                                }
                            }

                            for (int j = 0; j < chunk4; j++) {
                                out[i + j] = ggml_sycl_hsum_float_8(accs[j]);
                                if (t.bias) {
                                    out[i + j] += t.bias[local_r + i + j];
                                }
                            }
                            i += chunk4;
                        }
                        }  // has_avxvnniint8
                        else {
#endif
                            // 4-row K-tiled fallback (AVX2, no VNNI).
                            {
                                static constexpr int TILE_BLOCKS = 16;
                                const int            nb          = t.K / QK_MXFP4;
                                const int            remaining   = chunk - i;
                                const int            chunk4      = remaining & ~3;

                                __m256              accs_stack[256];
                                __m256 *            accs;
                                if (chunk4 <= 256) {
                                    accs = accs_stack;
                                } else {
                                    const size_t buf_size = chunk4 * sizeof(__m256) / sizeof(float);
                                    GGML_ASSERT(buf_size <= g_cpu_dispatch_buffers.accs.size());
                                    accs = reinterpret_cast<__m256 *>(g_cpu_dispatch_buffers.accs.data());
                                }
                                for (int j = 0; j < chunk4; j++) {
                                    accs[j] = _mm256_setzero_ps();
                                }

                                for (int ib_start = 0; ib_start < nb; ib_start += TILE_BLOCKS) {
                                    int ib_end = std::min(ib_start + TILE_BLOCKS, nb);
                                    for (int j = 0; j + 3 < chunk4; j += 4) {
                                        simd_mxfp4_q8_0_4row_tile(ib_start, ib_end,
                                                                  wbase + (size_t) (i + j + 0) * m.row_stride,
                                                                  wbase + (size_t) (i + j + 1) * m.row_stride,
                                                                  wbase + (size_t) (i + j + 2) * m.row_stride,
                                                                  wbase + (size_t) (i + j + 3) * m.row_stride, act_q,
                                                                  accs[j + 0], accs[j + 1], accs[j + 2], accs[j + 3]);
                                    }
                                }

                                for (int j = 0; j < chunk4; j++) {
                                    out[i + j] = ggml_sycl_hsum_float_8(accs[j]);
                                    if (t.bias) {
                                        out[i + j] += t.bias[local_r + i + j];
                                    }
                                }
                                i += chunk4;
                            }
#        if defined(__AVXVNNIINT8__)
                        }  // !has_avxvnniint8
#        endif
                    }
#endif
                    // Remainder: single-row generic vec_dot
                    for (; i < chunk; i++) {
                        int row_idx      = local_r + i;
                        const void * row =
                            (const char *) t.weight_host + (size_t) row_idx * m.row_stride;
                        float dot = 0.0f;
                        m.cpu_traits->vec_dot(t.K, &dot, sizeof(float),
                                              row, 0, q8_ptrs[cur_task], 0, 1);
                        if (t.bias) {
                            dot += t.bias[row_idx];
                        }
                        t.output_host[row_idx] = dot;
                    }

                    flat_r += chunk;
                }
            });
    });
#else
    // No-TBB fallback: sequential over flattened rows.
    int cur_task = 0;
    for (int flat_r = 0; flat_r < total_rows; flat_r++) {
        while (cur_task + 1 < n_tasks
               && flat_r >= meta[cur_task + 1].prefix_rows) {
            cur_task++;
        }
        const auto & m = meta[cur_task];
        if (!m.cpu_traits) {
            continue;
        }
        const auto & t  = tasks_ptr[cur_task];
        int local_r     = flat_r - m.prefix_rows;

        const void * row =
            (const char *) t.weight_host + (size_t) local_r * m.row_stride;

        // Prefetch next row's weight data into L2 while computing current row.
        if (flat_r + 1 < total_rows) {
            int next_task = cur_task;
            int next_local_r = local_r + 1;
            if (flat_r + 1 >= meta[cur_task].prefix_rows + tasks_ptr[cur_task].N) {
                next_task = cur_task + 1;
                while (next_task < n_tasks && !meta[next_task].cpu_traits) {
                    next_task++;
                }
                next_local_r = 0;
            }
            if (next_task < n_tasks && meta[next_task].cpu_traits) {
                const char * next_row =
                    (const char *) tasks_ptr[next_task].weight_host
                    + (size_t) next_local_r * meta[next_task].row_stride;
                __builtin_prefetch(next_row,        0, 1);
                __builtin_prefetch(next_row + 64,   0, 1);
                __builtin_prefetch(next_row + 128,  0, 1);
                __builtin_prefetch(next_row + 192,  0, 1);
            }
        }

        float dot = 0.0f;
        m.cpu_traits->vec_dot(t.K, &dot, sizeof(float),
                              row, 0, q8_ptrs[cur_task], 0, 1);
        if (t.bias) {
            dot += t.bias[local_r];
        }
        t.output_host[local_r] = dot;
    }
#endif

    GGML_SYCL_DEBUG("[EXPERT-CPU] Batched expert mul_mat: %d tasks, %d total_rows, %d unique activations\n",
                    n_tasks, total_rows, (int) act_q_map.size());
}

// ---------------------------------------------------------------------------
// Mixed-Precision Cache Miss Loading (HOBBIT-style)
// ---------------------------------------------------------------------------
//
// When a MoE layer has >3 cache misses ("burst miss"), compute the excess
// experts at reduced precision. For Q4_0 weights, the INT4 values are used
// directly with a simpler dot product (no offset subtraction = faster but
// slightly less accurate). For other types, falls back to full precision.
//
// This provides graceful degradation: first N experts at full precision,
// remaining at reduced precision when under pressure.
// ---------------------------------------------------------------------------

expert_miss_precision ggml_sycl_expert_miss_precision_mode() {
    // GGML_SYCL_EXPERT_MISS_PRECISION env var removed — always MIXED.
    return expert_miss_precision::MIXED;
}

int ggml_sycl_expert_miss_burst_threshold() {
    // GGML_SYCL_EXPERT_MISS_BURST_THRESHOLD env var removed — hardcoded 3.
    return 3;
}

// Compute one expert using INT4 fast-path (Q4_0 only).
// Uses simd_mul_mat_q4_0_q8_0_4row_int4 which skips the zero-point offset
// for ~15% faster dot products at slight accuracy cost.
// Falls back to full-precision ggml_sycl_cpu_expert_mul_mat for non-Q4_0 types.
static void cpu_expert_mul_mat_int4(const cpu_expert_task & task) {
#if defined(__AVX2__)
    if (task.type != GGML_TYPE_Q4_0) {
        // INT4 fast-path only applies to Q4_0; other types use full precision
        ggml_sycl_cpu_expert_mul_mat(task);
        return;
    }

    const int    N         = task.N;
    const int    K         = task.K;
    const size_t row_stride = ggml_row_size(GGML_TYPE_Q4_0, K);

    // Quantize activation to Q8_0 using the standard from_float path
    const auto * cpu_traits = ggml_get_type_traits_cpu(GGML_TYPE_Q4_0);
    const ggml_type vdt = cpu_traits->vec_dot_type;
    const auto * vdt_traits = ggml_get_type_traits_cpu(vdt);
    if (!vdt_traits || !vdt_traits->from_float) {
        ggml_sycl_cpu_expert_mul_mat(task);
        return;
    }

    const size_t q_size = ggml_row_size(vdt, K);
    // Pre-allocated buffer via g_cpu_dispatch_buffers.src1_q
    GGML_ASSERT(q_size <= g_cpu_dispatch_buffers.src1_q.size());
    uint8_t * q8_buf = g_cpu_dispatch_buffers.src1_q.data();
    vdt_traits->from_float(task.act_host, q8_buf, K);

    // Process 4 rows at a time using INT4 fast kernel
    int n = 0;
    for (; n + 3 < N; n += 4) {
        simd_mul_mat_q4_0_q8_0_4row_int4(
            K, task.output_host + n,
            (const char *) task.weight_host + (size_t)(n + 0) * row_stride,
            (const char *) task.weight_host + (size_t)(n + 1) * row_stride,
            (const char *) task.weight_host + (size_t)(n + 2) * row_stride,
            (const char *) task.weight_host + (size_t)(n + 3) * row_stride,
            q8_buf);
    }

    // Remainder rows (1-3) use full-precision vec_dot -- negligible vs 4096+ INT4 rows
    for (; n < N; n++) {
        const void * row = (const char *) task.weight_host + (size_t) n * row_stride;
        float dot = 0.0f;
        cpu_traits->vec_dot(K, &dot, sizeof(float), row, 0, q8_buf, 0, 1);
        if (task.bias) {
            dot += task.bias[n];
        }
        task.output_host[n] = dot;
    }
#else
    // No AVX2: fall back to full precision
    ggml_sycl_cpu_expert_mul_mat(task);
#endif
}

void ggml_sycl_cpu_expert_mul_mat_adaptive(
    const cpu_expert_task * tasks, int n_tasks,
    int n_miss_total)
{
    if (n_tasks <= 0 || !tasks) {
        return;
    }

    const int threshold = ggml_sycl_expert_miss_burst_threshold();
    const expert_miss_precision mode = ggml_sycl_expert_miss_precision_mode();

    // n_miss_total: total cache misses for this layer (triggers mixed mode)
    // n_tasks: number of expert tasks in this dispatch call (may be <= n_miss_total)
    // threshold: first N tasks always get full precision regardless

    // If full precision mode or miss count below threshold, use standard batched dispatch
    if (mode == expert_miss_precision::FULL || n_miss_total <= threshold) {
        ggml_sycl_cpu_expert_mul_mat_batched(tasks, n_tasks);
        return;
    }

    // Mixed precision: first `threshold` tasks at full precision (batched,
    // parallel TBB), remaining tasks at INT4 reduced precision (sequential,
    // yields CPU cores to concurrent GPU work).
    //
    // For Q4_0 weights, the INT4 fast-path skips the zero-point offset
    // subtraction in the dot product, saving ~15% of the hot loop.
    // For other quant types (Q6_K, etc.), burst experts fall back to
    // full-precision sequential processing.

    const int n_full    = std::min(threshold, n_tasks);
    const int n_reduced = n_tasks - n_full;

    // Full precision batch (parallel TBB)
    if (n_full > 0) {
        ggml_sycl_cpu_expert_mul_mat_batched(tasks, n_full);
    }

    // Reduced precision batch: INT4 fast-path for Q4_0, sequential to
    // yield CPU to GPU work
    for (int i = 0; i < n_reduced; i++) {
        cpu_expert_mul_mat_int4(tasks[n_full + i]);
    }

    GGML_SYCL_DEBUG("[EXPERT-CPU] Adaptive dispatch: %d full, %d int4-reduced "
                    "(threshold=%d, total_miss=%d)\n",
                    n_full, n_reduced, threshold, n_miss_total);
}

// ---------------------------------------------------------------------------
// Fused Gate+Up+SiLU MoE Expert Kernel
// ---------------------------------------------------------------------------
//
// Computes output[i] = SiLU(dot(W_gate[i], act)) * dot(W_up[i], act)
// in a single pass over the activation data. Halves DRAM bandwidth for
// the gate+up phase: one activation load serves both gate and up rows.
//
// SiLU(x) = x * sigmoid(x) = x / (1 + exp(-x))
//
// The fused output replaces both gate_proj and up_proj outputs. The caller
// must route the down_proj MUL_MAT to use this fused result as input.

static inline float silu_f32(float x) {
    return x / (1.0f + expf(-x));
}

// swiglu_oai activation: clamp(gate)/(1+exp(-gate*alpha)) * (1+clamp(up))
static inline float swiglu_oai_f32(float gate, float up, float alpha, float limit) {
    gate      = std::fmin(gate, limit);
    up        = std::fmax(std::fmin(up, limit), -limit);
    float out = gate / (1.0f + expf(-gate * alpha));
    return out * (1.0f + up);
}

// Dispatch activation function based on variant.
static inline float fused_act_apply(float                gate_val,
                                    float                up_val,
                                    cpu_expert_fused_act variant,
                                    float                alpha,
                                    float                limit) {
    switch (variant) {
        case CPU_EXPERT_FUSED_ACT_SWIGLU_OAI:
            return swiglu_oai_f32(gate_val, up_val, alpha, limit);
        case CPU_EXPERT_FUSED_ACT_SILU:
        default:
            return silu_f32(gate_val) * up_val;
    }
}

void ggml_sycl_cpu_expert_fused_gate_up_silu(const cpu_expert_fused_task & task) {
    if (task.N <= 0 || task.K <= 0 || !task.weight_gate || !task.weight_up ||
        !task.act_host || !task.output_host) {
        return;
    }

    const auto * cpu_traits = ggml_get_type_traits_cpu(task.type);
    if (!cpu_traits || !cpu_traits->vec_dot) {
        return;
    }

    const ggml_type   vec_dot_type  = cpu_traits->vec_dot_type;
    const auto *      vdt_traits    = ggml_get_type_traits_cpu(vec_dot_type);
    ggml_from_float_t from_float_fn = vdt_traits ? vdt_traits->from_float : nullptr;
    if (!from_float_fn) {
        return;
    }

    // Quantize activation once (shared between gate and up)
    const size_t q_row_size = ggml_row_size(vec_dot_type, task.K);
    // Pre-allocated buffer via g_cpu_dispatch_buffers.src1_q
    GGML_ASSERT(q_row_size <= g_cpu_dispatch_buffers.src1_q.size());
    uint8_t * act_q_buf = g_cpu_dispatch_buffers.src1_q.data();
    from_float_fn(task.act_host, act_q_buf, task.K);

    const size_t row_stride = ggml_row_size(task.type, task.K);

#if GGML_SYCL_HAS_TBB
    if (task.N >= 8) {
        const uint8_t *  act_q     = act_q_buf;
        const char *     gate_base = static_cast<const char *>(task.weight_gate);
        const char *     up_base   = static_cast<const char *>(task.weight_up);

        ggml_sycl_cpu_arena().execute([&] {
            ggml_sycl_tbb::parallel_for(
                ggml_sycl_tbb::blocked_range<int>(0, task.N, 16),
                [&](const ggml_sycl_tbb::blocked_range<int> & r) {
                    int i = r.begin();
#if defined(__AVX2__)
                    if (task.type == GGML_TYPE_Q4_0 && !task.bias_gate && !task.bias_up) {
                        for (; i < r.end(); i++) {
                            float fused;
                            simd_fused_gate_up_silu_q4_0_q8_0(
                                task.K, &fused,
                                gate_base + (size_t) i * row_stride,
                                up_base   + (size_t) i * row_stride,
                                act_q);
                            task.output_host[i] = fused;
                        }
                        return;
                    }
#endif
                    // Generic path: vec_dot for gate and up, then SiLU+mul
                    for (; i < r.end(); i++) {
                        const void * gate_row = gate_base + (size_t) i * row_stride;
                        const void * up_row   = up_base   + (size_t) i * row_stride;
                        float gate_val = 0.0f;
                        float up_val   = 0.0f;
                        cpu_traits->vec_dot(task.K, &gate_val, sizeof(float),
                                            gate_row, 0, act_q, 0, 1);
                        cpu_traits->vec_dot(task.K, &up_val, sizeof(float),
                                            up_row, 0, act_q, 0, 1);
                        if (task.bias_gate) { gate_val += task.bias_gate[i]; }
                        if (task.bias_up)   { up_val   += task.bias_up[i]; }
                        task.output_host[i] =
                            fused_act_apply(gate_val, up_val, task.act_variant, task.alpha, task.limit);
                    }
                });
        });
        return;
    }
#endif

    // Sequential fallback for small N
    const uint8_t * act_q = act_q_buf;
    for (int i = 0; i < task.N; i++) {
        const void * gate_row = static_cast<const char *>(task.weight_gate)
                                + (size_t) i * row_stride;
        const void * up_row   = static_cast<const char *>(task.weight_up)
                                + (size_t) i * row_stride;
        float gate_val = 0.0f;
        float up_val   = 0.0f;
        cpu_traits->vec_dot(task.K, &gate_val, sizeof(float),
                            gate_row, 0, act_q, 0, 1);
        cpu_traits->vec_dot(task.K, &up_val, sizeof(float),
                            up_row, 0, act_q, 0, 1);
        if (task.bias_gate) { gate_val += task.bias_gate[i]; }
        if (task.bias_up)   { up_val   += task.bias_up[i]; }
        task.output_host[i] = fused_act_apply(gate_val, up_val, task.act_variant, task.alpha, task.limit);
    }
}

void ggml_sycl_cpu_expert_fused_gate_up_silu_batched(
    const cpu_expert_fused_task * tasks, int n_tasks)
{
    if (n_tasks <= 0 || !tasks) {
        return;
    }

    const auto * cpu_traits = ggml_get_type_traits_cpu(tasks[0].type);
    if (!cpu_traits || !cpu_traits->vec_dot) {
        return;
    }

    const ggml_type   vec_dot_type  = cpu_traits->vec_dot_type;
    const auto *      vdt_traits    = ggml_get_type_traits_cpu(vec_dot_type);
    ggml_from_float_t from_float_fn = vdt_traits ? vdt_traits->from_float : nullptr;
    if (!from_float_fn) {
        return;
    }

    // --- Phase 1: Pre-quantize unique activation vectors ---
    // MoE experts in the same layer share the same activation input.
    // Quantize once and reuse across all experts with the same act_host/K.
    struct act_q_key {
        const float * ptr;
        int           K;

        bool operator==(const act_q_key & o) const { return ptr == o.ptr && K == o.K; }
    };

    struct act_q_hash {
        size_t operator()(const act_q_key & k) const {
            return std::hash<const void *>()(k.ptr) ^ (std::hash<int>()(k.K) << 16);
        }
    };

    std::unordered_map<act_q_key, std::vector<uint8_t>, act_q_hash> act_q_map;

    for (int t = 0; t < n_tasks; t++) {
        const auto & task = tasks[t];
        if (!task.act_host || !task.weight_gate || !task.weight_up || task.N <= 0 || task.K <= 0) {
            continue;
        }
        act_q_key key{ task.act_host, task.K };
        if (act_q_map.count(key)) {
            continue;
        }
        const size_t q_size = ggml_row_size(vec_dot_type, task.K);
        auto &       entry  = act_q_map[key];
        entry.resize(q_size);
        from_float_fn(task.act_host, entry.data(), task.K);
    }

    if (act_q_map.empty()) {
        return;
    }

    // Build per-task Q8 pointer array for O(1) access in the parallel loop.
    std::vector<const uint8_t *> task_act_q(static_cast<size_t>(n_tasks), nullptr);
    for (int t = 0; t < n_tasks; t++) {
        act_q_key key{ tasks[t].act_host, tasks[t].K };
        auto      it = act_q_map.find(key);
        if (it != act_q_map.end()) {
            task_act_q[t] = it->second.data();
        }
    }

    // --- Phase 2: Cross-expert merged parallel_for ---
    // Flatten all experts' rows into a single parallel_for for max load balance.
    // Uses binary search (O(log n_tasks)) to find expert boundaries, matching
    // the pattern in ggml_sycl_cpu_expert_mul_mat_batched Phase 2.
    // Each work chunk processes contiguous rows from the same expert, enabling
    // SIMD multi-row kernels (fused gate+up+SiLU per row).
    struct fused_task_meta {
        const ggml_type_traits_cpu * cpu_traits;
        size_t                       row_stride;
        int                          prefix_rows;
    };

    std::vector<fused_task_meta> meta(n_tasks);
    int                          total_rows = 0;
    for (int t = 0; t < n_tasks; t++) {
        meta[t].prefix_rows = total_rows;
        const auto & task   = tasks[t];
        if (!task_act_q[t] || !task.weight_gate || !task.weight_up || !task.output_host || task.N <= 0) {
            meta[t].cpu_traits = nullptr;
            meta[t].row_stride = 0;
            continue;
        }
        meta[t].cpu_traits = ggml_get_type_traits_cpu(task.type);
        meta[t].row_stride = ggml_row_size(task.type, task.K);
        total_rows += task.N;
    }

    if (total_rows == 0) {
        return;
    }

    const cpu_expert_fused_task * tasks_ptr = tasks;
    const uint8_t **              q8_ptrs   = task_act_q.data();
    const fused_task_meta *       meta_ptr  = meta.data();

#if GGML_SYCL_HAS_TBB
    // Dynamic grain: ~2 tasks per thread for load balance without TBB overhead
    const int n_thr  = ggml_sycl_cpu_threads_hint();
    const int grain  = std::max(64, total_rows / std::max(1, n_thr * 2));
    ggml_sycl_cpu_arena().execute([&] {
        ggml_sycl_tbb::parallel_for(
            ggml_sycl_tbb::blocked_range<int>(0, total_rows, grain),
            [tasks_ptr, q8_ptrs, meta_ptr, n_tasks, cpu_traits](const ggml_sycl_tbb::blocked_range<int> & range) {
                // Binary search for starting task
                int cur_task = 0;
                {
                    int lo = 0, hi = n_tasks;
                    while (lo < hi) {
                        int mid = (lo + hi) / 2;
                        if (meta_ptr[mid].prefix_rows <= range.begin()) {
                            cur_task = mid;
                            lo       = mid + 1;
                        } else {
                            hi = mid;
                        }
                    }
                }

                int flat_r = range.begin();
                while (flat_r < range.end()) {
                    while (cur_task + 1 < n_tasks && flat_r >= meta_ptr[cur_task + 1].prefix_rows) {
                        cur_task++;
                    }
                    const auto & m = meta_ptr[cur_task];
                    if (!m.cpu_traits) {
                        flat_r++;
                        continue;
                    }
                    const auto & t              = tasks_ptr[cur_task];
                    int          local_r        = flat_r - m.prefix_rows;
                    // How many consecutive rows remain in this task within this range?
                    int          task_rows_left = t.N - local_r;
                    int          range_left     = range.end() - flat_r;
                    int          chunk          = std::min(task_rows_left, range_left);

                    // Process contiguous rows from this expert using fused gate+up+SiLU.
                    const char *    gate_base = static_cast<const char *>(t.weight_gate);
                    const char *    up_base   = static_cast<const char *>(t.weight_up);
                    const uint8_t * act_q     = q8_ptrs[cur_task];

                    int i = 0;
#    if defined(__AVX2__)
                    if (t.type == GGML_TYPE_Q4_0 && !t.bias_gate && !t.bias_up &&
                        t.act_variant == CPU_EXPERT_FUSED_ACT_SILU) {
                        // SIMD fast path: process one row at a time with fused kernel.
                        // The fused kernel loads each activation block ONCE for both
                        // gate and up dot products, halving DRAM bandwidth.
                        for (; i < chunk; i++) {
                            int   row_idx = local_r + i;
                            float fused;
                            simd_fused_gate_up_silu_q4_0_q8_0(t.K, &fused, gate_base + (size_t) row_idx * m.row_stride,
                                                              up_base + (size_t) row_idx * m.row_stride, act_q);
                            t.output_host[row_idx] = fused;
                        }
                    }
#    endif
                    // Generic fallback: vec_dot for gate and up, then activation + mul
                    for (; i < chunk; i++) {
                        int          row_idx  = local_r + i;
                        const void * gate_row = gate_base + (size_t) row_idx * m.row_stride;
                        const void * up_row   = up_base + (size_t) row_idx * m.row_stride;
                        float        gate_val = 0.0f;
                        float        up_val   = 0.0f;
                        cpu_traits->vec_dot(t.K, &gate_val, sizeof(float), gate_row, 0, act_q, 0, 1);
                        cpu_traits->vec_dot(t.K, &up_val, sizeof(float), up_row, 0, act_q, 0, 1);
                        if (t.bias_gate) {
                            gate_val += t.bias_gate[row_idx];
                        }
                        if (t.bias_up) {
                            up_val += t.bias_up[row_idx];
                        }
                        t.output_host[row_idx] = fused_act_apply(gate_val, up_val, t.act_variant, t.alpha, t.limit);
                    }

                    flat_r += chunk;
                }
            });
    });
#else
    // No-TBB fallback: sequential over flattened rows.
    int cur_task = 0;
    for (int flat_r = 0; flat_r < total_rows; flat_r++) {
        while (cur_task + 1 < n_tasks && flat_r >= meta[cur_task + 1].prefix_rows) {
            cur_task++;
        }
        const auto & m = meta[cur_task];
        if (!m.cpu_traits) {
            continue;
        }
        const auto & t       = tasks_ptr[cur_task];
        int          local_r = flat_r - m.prefix_rows;

        const void * gate_row = static_cast<const char *>(t.weight_gate) + (size_t) local_r * m.row_stride;
        const void * up_row   = static_cast<const char *>(t.weight_up) + (size_t) local_r * m.row_stride;
        float gate_val = 0.0f;
        float up_val   = 0.0f;
        cpu_traits->vec_dot(t.K, &gate_val, sizeof(float), gate_row, 0, task_act_q[cur_task], 0, 1);
        cpu_traits->vec_dot(t.K, &up_val, sizeof(float), up_row, 0, task_act_q[cur_task], 0, 1);
        if (t.bias_gate) {
            gate_val += t.bias_gate[local_r];
        }
        if (t.bias_up) {
            up_val += t.bias_up[local_r];
        }
        t.output_host[local_r] = fused_act_apply(gate_val, up_val, t.act_variant, t.alpha, t.limit);
    }
#endif

    GGML_SYCL_DEBUG("[EXPERT-CPU] Fused batched gate+up+SiLU: %d tasks, %d total_rows, %d unique activations\n",
                    n_tasks, total_rows, (int) act_q_map.size());
}

// ---------------------------------------------------------------------------
// Retained activation state: eliminates per-op staging overhead
// ---------------------------------------------------------------------------
//
// When active, CPU op outputs stay in host scratch memory instead of being
// flushed to device. The next CPU op can read them directly without D2H copy.
// Activated at GPU→CPU transitions, flushed at CPU→GPU transitions.

static void *                          g_retained_scratch     = nullptr;
static size_t                          g_retained_scratch_cap = 0;
static size_t                          g_retained_scratch_off = 0;  // bump allocator offset
static int                             g_retained_device      = -1;
static ggml_sycl::offload_buffer_lease g_retained_scratch_lease{};

struct retained_entry {
    void * host_ptr;  // pointer into g_retained_scratch
    size_t size;      // byte size of retained data
};

static std::unordered_map<const ggml_tensor *, retained_entry> g_retained_map;
static bool                                                    g_retained_active = false;
static sycl::queue *                                           g_retained_gpu_q  = nullptr;
static sycl::event                                             g_retained_flush_evt{};
static bool                                                    g_retained_flush_pending = false;

static inline void retained_wait_flush_event(offload_wait_reason reason = offload_wait_reason::FORCED) {
    if (!g_retained_flush_pending) {
        return;
    }
    offload_wait_event(g_retained_flush_evt, reason);
    g_retained_flush_pending = false;
}

// Allocate from scratch buffer (64-byte aligned for AVX-512)
static void * scratch_alloc(size_t size) {
    size_t aligned_off = (g_retained_scratch_off + 63) & ~size_t(63);
    if (aligned_off + size > g_retained_scratch_cap) {
        return nullptr;  // scratch full, fall back to staging
    }
    void * ptr             = static_cast<char *>(g_retained_scratch) + aligned_off;
    g_retained_scratch_off = aligned_off + size;
    return ptr;
}

static void scratch_reset() {
    g_retained_scratch_off = 0;
}

void ggml_sycl_cpu_retained_init(int device, sycl::queue * gpu_q) {
    retained_wait_flush_event();
    cpu_wait_chain_event();
    GGML_ASSERT(!g_retained_scratch || gpu_q == g_retained_gpu_q);
    if (!g_retained_scratch) {
        constexpr size_t                  DEFAULT_SCRATCH_SIZE = 32 * 1024 * 1024;  // 32MB
        ggml_sycl::offload_buffer_request req{};
        req.queue                                         = gpu_q;
        req.device                                        = device;
        req.size                                          = DEFAULT_SCRATCH_SIZE;
        req.alignment                                     = 64;
        req.role                                          = ggml_sycl::offload_buffer_role::RETAINED_SCRATCH;
        req.intent.role                                   = ggml_sycl::alloc_role::COMPUTE;
        req.intent.category                               = ggml_sycl::runtime_category::HOST_COMPUTE;
        req.intent.cohort_id                              = "cpu_offload";
        req.intent.constraints.must_host_pinned           = true;
        req.intent.constraints.prefer_same_tier_as_cohort = true;
        if (ggml_sycl::acquire_offload_buffer(req, &g_retained_scratch_lease)) {
            g_retained_scratch     = g_retained_scratch_lease.handle.ptr;
            g_retained_scratch_cap = DEFAULT_SCRATCH_SIZE;
        }
    }
    g_retained_scratch_off = 0;
    g_retained_map.clear();
    g_retained_active = true;
    g_retained_gpu_q  = gpu_q;
    g_retained_device = device;
}

void ggml_sycl_cpu_retained_cleanup() {
    retained_wait_flush_event();
    cpu_wait_chain_event();
    if (g_retained_scratch && g_retained_gpu_q) {
        (void) ggml_sycl::release_offload_buffer(g_retained_scratch_lease);
        g_retained_scratch       = nullptr;
        g_retained_scratch_cap   = 0;
        g_retained_scratch_lease = {};
    }
    g_retained_map.clear();
    scratch_reset();
    g_retained_active = false;
    g_retained_gpu_q  = nullptr;
    g_retained_device = -1;
}

bool ggml_sycl_cpu_retained_active() {
    return g_retained_active && g_retained_scratch;
}

void * ggml_sycl_cpu_retained_alloc_output(const ggml_tensor * dst) {
    if (!g_retained_active || !g_retained_scratch) {
        return nullptr;
    }
    size_t nbytes = ggml_nbytes(dst);
    void * ptr    = scratch_alloc(nbytes);
    if (ptr) {
        g_retained_map[dst] = { ptr, nbytes };
    }
    return ptr;  // nullptr if scratch full → staging fallback
}

void ggml_sycl_cpu_retained_flush_all(int device, sycl::queue * gpu_q) {
    if (g_retained_map.empty()) {
        return;
    }
    retained_wait_flush_event();
    cpu_wait_chain_event();

    std::vector<sycl::event> events;
    events.reserve(g_retained_map.size());

    for (auto & [tensor, entry] : g_retained_map) {
        if (!tensor->buffer || ggml_backend_buffer_is_host(tensor->buffer)) {
            continue;
        }
        void * device_ptr = ggml_sycl_get_data_ptr(tensor, device);
        if (!device_ptr) {
            continue;
        }
        ggml_sycl::offload_stats_note_transfer(true, entry.size);
        events.push_back(gpu_q->memcpy(device_ptr, entry.host_ptr, entry.size));
    }

    if (!events.empty()) {
        offload_wait_queue(gpu_q);
    }
    g_retained_flush_pending = false;

    g_retained_map.clear();
    scratch_reset();
}

void ggml_sycl_cpu_retained_flush_selective(int                         device,
                                            sycl::queue *               gpu_q,
                                            const ggml_tensor * const * gpu_nodes,
                                            int                         n_gpu_nodes) {
    if (g_retained_map.empty() || !gpu_nodes || n_gpu_nodes <= 0) {
        g_retained_map.clear();
        scratch_reset();
        return;
    }

    // Collect retained tensors needed by ANY upcoming GPU node.  GPU node inputs
    // may be views (RESHAPE/VIEW/PERMUTE) of retained tensors — follow view_src
    // chain to find the underlying retained entry and flush to the VIEW's device
    // address (which is a valid subregion of the original allocation).
    //
    // Use (retained_key, view_tensor) pairs to copy from the retained host buffer
    // to the view tensor's device address (accounting for view_offs).
    struct flush_entry {
        const ggml_tensor * retained_key;  // key in g_retained_map
        const ggml_tensor * view_tensor;   // actual tensor the GPU node reads
    };

    std::vector<flush_entry>                to_flush;
    std::unordered_set<const ggml_tensor *> seen;  // avoid duplicate flushes

    for (int n = 0; n < n_gpu_nodes; n++) {
        const ggml_tensor * gnode = gpu_nodes[n];
        if (!gnode) {
            continue;
        }
        for (int s = 0; s < GGML_MAX_SRC; s++) {
            const ggml_tensor * src = gnode->src[s];
            if (!src) {
                break;
            }
            // Follow view_src chain to find retained entry
            const ggml_tensor * lookup = src;
            while (lookup) {
                if (g_retained_map.count(lookup)) {
                    if (seen.insert(src).second) {
                        to_flush.push_back({ lookup, src });
                    }
                    break;
                }
                lookup = lookup->view_src;
            }
        }
    }

    if (to_flush.empty()) {
        g_retained_map.clear();
        scratch_reset();
        return;
    }

    retained_wait_flush_event();
    cpu_wait_chain_event();

    struct copy_req {
        const ggml_tensor * retained_key = nullptr;
        char *              dst          = nullptr;
        char *              src          = nullptr;
        size_t              size         = 0;
        size_t              src_off      = 0;
    };

    std::vector<copy_req> copies;
    copies.reserve(to_flush.size());

    // Flush all collected tensors — their device addresses are guaranteed valid
    // (live DAG dependencies of upcoming GPU nodes can't be recycled).
    for (auto & [retained_key, view_tensor] : to_flush) {
        auto it = g_retained_map.find(retained_key);
        if (it == g_retained_map.end()) {
            continue;
        }
        if (view_tensor->buffer && !ggml_backend_buffer_is_host(view_tensor->buffer)) {
            void * device_ptr = ggml_sycl_get_data_ptr(view_tensor, device);
            if (device_ptr) {
                // Compute offset within the retained buffer for views
                char * host_base = static_cast<char *>(it->second.host_ptr);
                size_t off    = (view_tensor == retained_key) ? 0 : (view_tensor->view_offs - retained_key->view_offs);
                size_t nbytes = ggml_nbytes(view_tensor);
                if (nbytes > 0) {
                    copies.push_back({ retained_key, static_cast<char *>(device_ptr), host_base + off, nbytes, off });
                }
            }
        }
    }

    if (!copies.empty()) {
        std::sort(copies.begin(), copies.end(), [](const copy_req & a, const copy_req & b) {
            if (a.retained_key != b.retained_key) {
                return reinterpret_cast<uintptr_t>(a.retained_key) < reinterpret_cast<uintptr_t>(b.retained_key);
            }
            if (a.src_off != b.src_off) {
                return a.src_off < b.src_off;
            }
            return reinterpret_cast<uintptr_t>(a.dst) < reinterpret_cast<uintptr_t>(b.dst);
        });

        std::vector<copy_req> merged;
        merged.reserve(copies.size());
        for (const copy_req & req : copies) {
            if (merged.empty()) {
                merged.push_back(req);
                continue;
            }
            copy_req & last         = merged.back();
            const bool adjacent_src = last.src + last.size == req.src;
            const bool adjacent_dst = last.dst + last.size == req.dst;
            if (last.retained_key == req.retained_key && adjacent_src && adjacent_dst) {
                last.size += req.size;
            } else {
                merged.push_back(req);
            }
        }

        sycl::event last_evt{};
        bool        has_copy = false;
        for (const copy_req & req : merged) {
            ggml_sycl::offload_stats_note_transfer(true, req.size);
            last_evt = gpu_q->memcpy(req.dst, req.src, req.size);
            has_copy = true;
        }

        if (has_copy) {
            if (ggml_sycl_cpu_offload_async_enabled()) {
                g_retained_flush_evt     = last_evt;
                g_retained_flush_pending = true;
            } else {
                offload_wait_queue(gpu_q, offload_wait_reason::FALLBACK);
                g_retained_flush_pending = false;
            }
        }
    }

    // Discard ALL retained data. Only the tensors above were flushed.
    // Other tensors' device addresses may have been recycled — must NOT write.
    g_retained_map.clear();
    scratch_reset();
}

void ggml_sycl_cpu_retained_deactivate() {
    g_retained_map.clear();
    scratch_reset();
    g_retained_active = false;
}

// ---------------------------------------------------------------------------
// Activation staging: double-buffered host-pinned buffers for device↔host transfer
// ---------------------------------------------------------------------------
//
// GPU compute buffers use sycl::malloc_device() which CPU can't access.
// Weight tensors are already host-pinned (that's why we're here).
// Activation/output tensors need staging: copy device→host before CPU compute,
// then host→device after CPU writes output.
//
// Double-buffered staging with SYCL events (adapted from layer-streaming.hpp):
//   Two banks of 3 slots each (slot 0=src0, 1=src1, 2=dst).
//   Ops alternate between banks.  The previous op's flush can overlap with
//   the current op's stage-in because they use different buffers.
//   Events replace synchronous .wait() — we wait only when data is needed.

static constexpr int STAGING_SLOTS_PER_BANK = 3;
static constexpr int STAGING_BANKS          = 2;

static struct {
    void *                          ptr = nullptr;
    size_t                          cap = 0;
    ggml_sycl::offload_buffer_lease lease{};
} g_cpu_staging[STAGING_BANKS][STAGING_SLOTS_PER_BANK];

struct leaf_cache_entry {
    void *  host_ptr = nullptr;
    int64_t ne[GGML_MAX_DIMS] = {};
    size_t  nbytes = 0;
};

// Persistent staging cache for leaf tensors (RoPE freqs, masks, constants).
// Key: tensor struct pointer (stable within a ggml graph context).
// Value: host staging buffer + shape validation guard to catch stale reuse.
// Cleared on graph shape change (new token count changes masks).
static std::unordered_map<const ggml_tensor *, leaf_cache_entry> g_leaf_staging_cache;

void ggml_sycl_cpu_staging_cache_clear() {
    g_leaf_staging_cache.clear();
}

// Current bank index (alternates per op) and event tracking
static int         g_staging_bank = 0;
static sycl::event g_staging_flush_evt[STAGING_BANKS];
static bool        g_staging_flush_pending[STAGING_BANKS] = { false, false };
static sycl::event g_staging_compute_evt[STAGING_BANKS];
static bool        g_staging_compute_pending[STAGING_BANKS] = { false, false };

// ---------------------------------------------------------------------------
// HOST_COMPUTE host_task mode: when active, CPU ops run as host_task callbacks
// on gpu_q instead of parallel_for on cpu_q.  This eliminates cross-queue
// sync overhead (10x faster per op for TG sizes).  The in-order gpu_q
// naturally serializes GPU kernels and host_tasks.
//
// Activated when GGML_SYCL_HOST_COMPUTE=1 — compute buffers are allocated as
// host-pinned USM (already host-accessible, no mirror/staging needed).
// get_host_ptr() returns t->data directly for these buffers.
// ---------------------------------------------------------------------------

static thread_local bool g_host_task_mode = false;

// BATCHED host_task mode: when active, CPU ops run as direct function calls
// inside a single batched host_task, not individual submissions.
// Activated by graph_compute_impl when collecting CPU segments.
// thread_local: host_task runs on a SYCL worker thread — each thread
// needs its own copy to avoid data races with the main submission thread.
static thread_local bool g_batched_mode = false;

static inline bool batched_mode_active() {
    return g_batched_mode;
}

static inline bool host_task_mode_active() {
    return g_host_task_mode;
}

// Called from graph_compute_impl when HOST_COMPUTE + CPU offload is active.
void ggml_sycl_host_task_mode_set(bool active) {
    g_host_task_mode = active;
}

void ggml_sycl_batched_mode_set(bool active) {
    g_batched_mode = active;
}

bool ggml_sycl_batched_mode_active() {
    return g_batched_mode;
}

static void staging_track_cpu_event(const sycl::event & evt) {
    try {
        if (!ggml_sycl_should_add_dependency(evt)) {
            return;
        }
    } catch (...) {
        return;
    }
    g_staging_compute_evt[g_staging_bank]     = evt;
    g_staging_compute_pending[g_staging_bank] = true;
}

static ggml_sycl::offload_buffer_role staging_role_for_slot(int slot) {
    switch (slot) {
        case 0:
            return ggml_sycl::offload_buffer_role::STAGING_SRC0;
        case 1:
            return ggml_sycl::offload_buffer_role::STAGING_SRC1;
        case 2:
            return ggml_sycl::offload_buffer_role::STAGING_DST;
        default:
            return ggml_sycl::offload_buffer_role::OTHER;
    }
}

static size_t staging_growth_granularity_bytes() {
    static size_t granularity = []() {
        const char * env = std::getenv("GGML_SYCL_CPU_STAGING_GROW_GRANULARITY_KB");
        const size_t kb  = env ? static_cast<size_t>(std::max(1, std::atoi(env))) : 256;
        return kb * 1024;
    }();
    return std::max<size_t>(64, granularity);
}

static size_t staging_target_capacity(size_t requested, size_t current_capacity) {
    size_t target = requested;
    if (current_capacity > 0) {
        const size_t grown = current_capacity + current_capacity / 2;  // 1.5x growth to reduce realloc churn
        if (grown > target) {
            target = grown;
        }
    }
    const size_t granularity = staging_growth_granularity_bytes();
    const size_t rounded     = ((target + granularity - 1) / granularity) * granularity;
    return std::max(rounded, requested);
}

static void * staging_ensure(int bank, int slot, size_t nbytes, sycl::queue * gpu_q) {
    if (bank < 0 || bank >= STAGING_BANKS || slot < 0 || slot >= STAGING_SLOTS_PER_BANK) {
        return nullptr;
    }
    auto & entry = g_cpu_staging[bank][slot];
    if (nbytes <= entry.cap && entry.ptr) {
        return entry.ptr;
    }
    // Return old buffer to the unified offload pool.
    if (entry.ptr) {
        (void) ggml_sycl::release_offload_buffer(entry.lease);
        entry.lease = {};
    }
    const size_t                      target_capacity = staging_target_capacity(nbytes, entry.cap);
    ggml_sycl::offload_buffer_request req{};
    req.queue                                         = gpu_q;
    req.device                                        = ggml_sycl_get_device_id_from_queue(*gpu_q);
    req.size                                          = target_capacity;
    req.alignment                                     = 64;
    req.role                                          = staging_role_for_slot(slot);
    req.intent.role                                   = ggml_sycl::alloc_role::STAGING;
    req.intent.category                               = ggml_sycl::runtime_category::STAGING;
    req.intent.cohort_id                              = "cpu_offload";
    req.intent.constraints.must_host_pinned           = true;
    req.intent.constraints.prefer_same_tier_as_cohort = true;
    if (!ggml_sycl::acquire_offload_buffer(req, &entry.lease)) {
        entry.ptr = nullptr;
        entry.cap = 0;
        return nullptr;
    }
    entry.ptr = entry.lease.handle.ptr;
    entry.cap = target_capacity;
    return entry.ptr;
}

// Begin a new staging operation.  Alternates to the next bank and waits for
// the previous op's flush to complete.  Since we alternate banks, the pending
// flush used the OTHER bank.  By waiting here we ensure the global flush
// event is drained before submitting new memcpys to the GPU queue.  The
// staging buffers for the bank we're about to use were last touched 2 ops ago
// and are already safe (waited on by the intervening op).
static void staging_begin_op() {
    // Batched mode in HOST_COMPUTE: no staging buffers used.
    if (g_batched_mode) {
        return;
    }
    const int next_bank = 1 - g_staging_bank;
    if (ggml_sycl_cpu_offload_async_enabled()) {
        // Async mode: wait only when reusing the target bank.
        // If no flush was scheduled (retained output), still wait for the
        // bank's last CPU compute event before reuse.
        if (g_staging_flush_pending[next_bank]) {
            offload_wait_event(g_staging_flush_evt[next_bank]);
            g_staging_flush_pending[next_bank]   = false;
            g_staging_compute_pending[next_bank] = false;
        } else if (g_staging_compute_pending[next_bank]) {
            offload_wait_event(g_staging_compute_evt[next_bank]);
            g_staging_compute_pending[next_bank] = false;
        }
    } else {
        // Legacy mode: preserve eager drain behavior.
        for (int b = 0; b < STAGING_BANKS; ++b) {
            if (g_staging_flush_pending[b]) {
                offload_wait_event(g_staging_flush_evt[b], offload_wait_reason::FALLBACK);
                g_staging_flush_pending[b]   = false;
                g_staging_compute_pending[b] = false;
            } else if (g_staging_compute_pending[b]) {
                offload_wait_event(g_staging_compute_evt[b], offload_wait_reason::FALLBACK);
                g_staging_compute_pending[b] = false;
            }
        }
    }
    g_staging_bank = next_bank;
}

// Get host-accessible pointer for a tensor.
// If tensor is in host-accessible memory, returns original pointer.
// For weight tensors: tries unified cache first (AOS data, no device copy needed).
// For activations/compute tensors: copies device→host via staging (event-based).
//
// out_event: if non-null, set to the memcpy event that must complete before
//            reading from the returned pointer.  If no staging was needed,
//            the event is left unchanged.
// Shared helper: check if a pointer is host-accessible via USM type.
// Caches results per base pointer to avoid repeated runtime queries.
static bool is_host_accessible_usm(void * ptr, int device) {
    static std::unordered_map<void *, bool> cache;
    auto it = cache.find(ptr);
    if (it != cache.end()) {
        return it->second;
    }
    bool is_host = true;  // assume host unless proven device
    try {
        sycl::context    ctx = ggml_sycl_get_device(device).default_queue().get_context();
        sycl::usm::alloc pt  = ggml_sycl_get_alloc_type(ptr);
        is_host              = (pt != sycl::usm::alloc::device);
    } catch (...) {}
    cache[ptr] = is_host;
    return is_host;
}

bool ggml_sycl_is_host_accessible_usm(void * ptr, int device) {
    return is_host_accessible_usm(ptr, device);
}

// llama.cpp-vtf7f: when `out_lease` is non-null and the resolved pointer
// comes from a unified_cache HOST_PINNED / device-resident view, the
// out-lease is populated with a mem_handle whose lifetime contract pins the
// backing allocation for the scope of the lease.  Callers invoking DNNL on
// the returned pointer MUST keep `out_lease` alive until the DNNL call
// completes; otherwise the a7l5w crash signature returns.
static void * get_host_ptr(const ggml_tensor *    t,
                           int                    device,
                           int                    slot,
                           sycl::queue *          gpu_q,
                           sycl::event *          out_event = nullptr,
                           ggml_sycl::mem_handle * out_lease = nullptr) {
    // Check retained activation map first — if this tensor's data was
    // produced by a prior CPU op in the same layer block, return the
    // host pointer directly without any D2H copy.
    // Follow view_src chain for RESHAPE/VIEW/PERMUTE noops: these create
    // new tensor objects that point to the same underlying data, but the
    // retained map keys are the original tensor pointers.
    if (g_retained_active) {
        const ggml_tensor * lookup = t;
        while (lookup) {
            auto it = g_retained_map.find(lookup);
            if (it != g_retained_map.end()) {
                // Found the source in retained map.  Apply view offset if we
                // traversed a view chain (RESHAPE view_offs is typically 0).
                char * base = static_cast<char *>(it->second.host_ptr);
                size_t off  = (lookup == t) ? 0 : (t->view_offs - lookup->view_offs);
                if (out_event) {
                    *out_event = sycl::event{};
                }
                return base + off;
            }
            lookup = lookup->view_src;
        }
    }

    // Host-accessible buffers (weight mmap, host-pinned) → use resolved host
    // storage when available so CPU and GPU share the same pinned copies.
    if (!t->buffer || ggml_backend_buffer_is_host(t->buffer)) {
        // llama.cpp-vtf7f: for weight tensors whose data was staged into
        // unified_cache's host arena, acquire a lease via
        // acquire_weight_lease so the backing isn't sycl::free'd mid-DNNL.
        // The raw ptr returned here (resolved or t->data) may be the host
        // arena allocation — same backing as the cache entry — and without
        // a lease the arena's host_zone_free will pull the rug during
        // dnnl_sgemm on a concurrent op.
        if (out_lease && ggml_sycl_tensor_is_weight(t) && ggml_sycl::unified_cache_enabled()) {
            ggml_sycl_cache_id key = ggml_backend_sycl_get_weight_cache_key(t, device);
            if (key.valid) {
                auto * cache = ggml_sycl::get_unified_cache_for_device(device);
                if (cache) {
                    auto leased = cache->acquire_weight_lease(key);
                    if (leased && leased.ptr) {
                        *out_lease = ggml_sycl::mem_handle::from_weight_lease(
                            key, device, leased.ptr, leased.layout,
                            leased.on_device, leased.entry);
                        // Host-accessible: the lease holder's ptr is the correct
                        // pointer to hand to DNNL; it matches the resolved/
                        // t->data path when the data is cache-managed.
                        if (!leased.on_device) {
                            return leased.ptr;
                        }
                        // Device-resident: can't return for CPU path; release lease.
                        *out_lease = ggml_sycl::mem_handle{};
                    }
                }
            }
        }
        void * resolved = ggml_sycl_resolve_tensor_ptr(t, device);
        if (resolved && is_host_accessible_usm(resolved, device)) {
            return resolved;
        }
        return const_cast<void *>(ggml_sycl_host_data(t));
    }

    // For weight tensors: look up host-accessible data from cache or mmap.
    if (ggml_sycl_tensor_is_weight(t)) {
        if (ggml_sycl::unified_cache_enabled()) {
            ggml_sycl_cache_id key = ggml_backend_sycl_get_weight_cache_key(t, device);
            if (key.valid) {
                // Try unified cache — PINNED_HOST and MMAP entries are host-accessible.
                // llama.cpp-vtf7f: if the caller passed an out_lease, use the
                // lease-acquiring API so the HOST_PINNED view is pinned for
                // the caller's scope.  Otherwise use the legacy get_view so
                // callers that don't know about leases see the same pointer
                // they've always seen (with the same pre-existing lifetime
                // hazard — tracked separately in rootcause doc).
                auto * cache = ggml_sycl::get_unified_cache_for_device(device);
                if (cache) {
                    if (out_lease) {
                        auto leased = cache->acquire_weight_lease(key);
                        if (leased) {
                            // Build a mem_handle whose leased_entry_ is set so
                            // the caller's mem_handle dtor will release.  We
                            // synthesise a WEIGHT handle, then its first
                            // resolve() will re-acquire — but that's wasteful.
                            // Instead we stash the already-acquired lease
                            // directly via a named factory below.
                            // NOTE: the caller must keep out_lease alive until
                            // the downstream DNNL / host_task completes.
                            *out_lease = ggml_sycl::mem_handle::from_weight_lease(
                                key, device, leased.ptr, leased.layout,
                                leased.on_device, leased.entry);
                            // Return pointer regardless of location: HOST_PINNED
                            // is host-accessible (PCIe zero-copy), and device
                            // is NOT host-accessible so callers that need
                            // host-accessible storage will fall through below.
                            if (leased.on_device == false) {
                                return leased.ptr;
                            }
                            // Device-resident: leased is held but we can't
                            // return a device pointer as if it were host.
                            // Fall through to mmap path; the lease will be
                            // harmlessly released when out_lease drops.
                            *out_lease = ggml_sycl::mem_handle{};
                        }
                    } else {
                        ggml_sycl::cache_ptr_view view = cache->get_view(key, GGML_LAYOUT_AOS);
                        if (view.ptr && view.location != ggml_sycl::cache_location::DEVICE) {
                            return view.ptr;
                        }
                    }
                }

                // Host-pinned AOS weight data is managed by unified_cache.
                // If the unified cache view above didn't find it, fall through
                // to mmap or staging path below.
            }
        }

        // Fallback: retrieve original mmap host pointer from our static registry.
        // During set_tensor, we store the host data pointer (from the mmap'd GGUF
        // file) before the SYCL backend copies it to device memory.
        // mmap pointers live for the full model lifetime — no lease needed.
        //
        // llama.cpp-0k543: if the caller passed an out_lease and the registry
        // pointer happens to fall inside a host-arena chunk (rare — the
        // registry primarily holds mmap and aligned_alloc pointers), acquire
        // a chunk lease via from_chunk_ptr.  Degrades to DIRECT (no-op) for
        // non-arena pointers, preserving existing behaviour for the common
        // mmap case.
        if (t->name) {
            const void * mmap_ptr = cpu_dispatch_lookup_host_ptr(t->name);
            if (mmap_ptr) {
                if (out_lease) {
                    *out_lease = ggml_sycl::mem_handle::from_chunk_ptr(
                        const_cast<void *>(mmap_ptr), device, GGML_LAYOUT_AOS, false);
                }
                return const_cast<void *>(mmap_ptr);
            }
        }
        return nullptr;
    }

    // Non-weight tensors (activations, compute buffers).
    // Check persistent staging cache for leaf tensors.
    // Leaf tensors (RoPE freqs, masks) have stable data between tokens.
    {
        auto it = g_leaf_staging_cache.find(t);
        if (it != g_leaf_staging_cache.end() &&
            it->second.nbytes == ggml_nbytes(t) &&
            std::memcmp(it->second.ne, t->ne, sizeof(t->ne)) == 0) {
            if (out_event) {
                *out_event = sycl::event{};
            }
            return it->second.host_ptr;
        }
    }

    // Non-contiguous tensors (e.g. permuted KV cache views) cannot be
    // copied with a linear memcpy.  Reject so the caller falls back to GPU.
    if (!ggml_is_contiguous(t)) {
        GGML_SYCL_DEBUG("[CPU-STAGE] Rejecting non-contiguous tensor %s\n", t->name ? t->name : "(null)");
        return nullptr;
    }

    // Check if tensor data is already host-accessible.  SYCL buffer backing
    // may be host memory (e.g. KV cache when VRAM is constrained) but
    // ggml_backend_buffer_is_host() returns false for SYCL buffer types.
    // Detect this by checking the USM pointer type of the base tensor's data.
    {
        const ggml_tensor * base = t;
        while (base->view_src) {
            base = base->view_src;
        }
        void * base_data = ggml_sycl_resolve_tensor_ptr(base, device);
        if (!base_data) {
            base_data = const_cast<void *>(ggml_sycl_host_data(base));
        }
        if (base_data && is_host_accessible_usm(base_data, device)) {
            if (out_event) {
                *out_event = sycl::event{};
            }
            GGML_SYCL_DEBUG("[CPU-STAGE] Host-accessible %s (base=%p) — no staging\n", t->name ? t->name : "(null)",
                            base_data);
            const void * tensor_host = ggml_sycl_host_data(t);
            const void * base_host   = ggml_sycl_host_data(base);
            if (tensor_host && base_host) {
                ptrdiff_t offset = static_cast<const char *>(tensor_host) - static_cast<const char *>(base_host);
                return static_cast<char *>(base_data) + offset;
            }
            if (t != base) {
                return static_cast<char *>(base_data) + t->view_offs;
            }
            return base_data;
        }
    }

    // Batched mode: we're inside a host_task on gpu_q.  Cannot submit memcpy
    // to gpu_q (deadlock — in-order queue blocked by this host_task).  If we
    // reached here, the tensor isn't host-accessible → return nullptr so the
    // caller falls back to GPU dispatch or fails gracefully.
    if (g_batched_mode) {
        GGML_SYCL_DEBUG("[CPU-STAGE] Skipping staging in batched mode for %s\n", t->name ? t->name : "(null)");
        return nullptr;
    }

    // Resolve the device pointer.  For view/permute tensors (e.g. KV cache
    // views), extra->data_device may be NULL.  Walk the view_src chain to
    // find a base tensor with a known device pointer, then add the offset.
    void * dev_ptr = nullptr;
    {
        if (t->extra) {
            void * ed = static_cast<ggml_tensor_extra_gpu *>(t->extra)->data_device_ptr(device);
            if (ed) {
                dev_ptr = ed;
            }
        }

        if (!dev_ptr) {
            // Follow view_src chain to find base tensor with device pointer
            const ggml_tensor * base = t;
            while (base->view_src) {
                base = base->view_src;
            }
            if (base->extra) {
                void * base_dev = static_cast<ggml_tensor_extra_gpu *>(base->extra)->data_device_ptr(device);
                const void * tensor_host = ggml_sycl_host_data(t);
                const void * base_host   = ggml_sycl_host_data(base);
                if (base_dev && tensor_host && base_host) {
                    ptrdiff_t offset =
                        static_cast<const char *>(tensor_host) - static_cast<const char *>(base_host);
                    dev_ptr          = static_cast<char *>(base_dev) + offset;
                }
            }
        }

        // If view_src resolution failed, use ggml_sycl_get_data_ptr as fallback.
        if (!dev_ptr) {
            dev_ptr = ggml_sycl_get_data_ptr(t, device);
        }
    }

    if (!dev_ptr) {
        return nullptr;
    }

    size_t nbytes = ggml_nbytes(t);
    void * host   = staging_ensure(g_staging_bank, slot, nbytes, gpu_q);
    if (!host) {
        return nullptr;
    }
    GGML_SYCL_DEBUG("[CPU-STAGE] memcpy %s: host=%p <- dev=%p, %zu bytes (bank=%d slot=%d)\n", t->name ? t->name : "?",
                    host, dev_ptr, nbytes, g_staging_bank, slot);
    sycl::event evt = gpu_q->memcpy(host, dev_ptr, nbytes);
    ggml_sycl::offload_stats_note_transfer(false, nbytes);
    if (out_event) {
        *out_event = evt;
    } else {
        // Fallback: if caller doesn't handle events, wait synchronously
        offload_wait_event(evt, offload_wait_reason::FALLBACK);
    }
    // Cache for leaf tensors (stable data pointers between tokens).
    // Only cache non-weight tensors that aren't activations (no src[0]).
    // Leaf tensors in ggml have no source tensors.
    if (!t->src[0]) {
        leaf_cache_entry entry;
        entry.host_ptr = host;
        std::memcpy(entry.ne, t->ne, sizeof(entry.ne));
        entry.nbytes = ggml_nbytes(t);
        g_leaf_staging_cache[t] = entry;
    }
    return host;
}

// Copy output from host staging back to device memory (event-based).
// No-op if tensor is already in host-accessible memory.
// The flush event is tracked internally and awaited at the start of the next op.
static void flush_output(ggml_tensor *       t,
                         int                 device,
                         sycl::queue *       gpu_q,
                         const sycl::event * dep_evt              = nullptr,
                         bool                dep_event_same_queue = false) {
    if (!t->buffer || ggml_backend_buffer_is_host(t->buffer)) {
        return;
    }
    // Batched mode: inside a host_task on gpu_q — cannot submit memcpy (deadlock).
    if (g_batched_mode) {
        return;
    }
    // HOST_COMPUTE: host-pinned buffers don't need staging flush.
    void * resolved_ptr = ggml_sycl_resolve_tensor_ptr(t, device);
    if (resolved_ptr && is_host_accessible_usm(resolved_ptr, device)) {
        return;
    }
    // When retained mode is active, outputs stay in host scratch.
    // flush_all at CPU→GPU boundary handles the final copy.
    if (g_retained_active && g_retained_map.count(t)) {
        return;
    }
    void * dev_ptr = ggml_sycl_get_data_ptr(t, device);
    auto & entry   = g_cpu_staging[g_staging_bank][2];
    if (!dev_ptr || !entry.ptr) {
        return;
    }
    size_t nbytes = ggml_nbytes(t);
    ggml_sycl::offload_stats_note_transfer(true, nbytes);
    std::vector<sycl::event> deps;
    deps.reserve(2);
    if (dep_evt) {
        if (dep_event_same_queue) {
            append_dependency(deps, *dep_evt);
        } else {
            wait_dependency_if_needed(*dep_evt);
        }
    }
    if (g_staging_flush_pending[g_staging_bank]) {
        append_dependency(deps, g_staging_flush_evt[g_staging_bank]);
    }
    if (deps.empty()) {
        g_staging_flush_evt[g_staging_bank] = gpu_q->memcpy(dev_ptr, entry.ptr, nbytes);
    } else {
        g_staging_flush_evt[g_staging_bank] = gpu_q->submit([&](sycl::handler & cgh) {
            cgh.depends_on(deps);
            cgh.memcpy(dev_ptr, entry.ptr, nbytes);
        });
    }
    g_staging_flush_pending[g_staging_bank] = true;
}

// Get host pointer for output tensor.
// Uses staging slot 2 of the current bank.
static void * get_host_output_ptr(ggml_tensor * t, int device, sycl::queue * gpu_q) {
    // Host-accessible buffer → use resolved host-visible storage.
    if (!t->buffer || ggml_backend_buffer_is_host(t->buffer)) {
        void * resolved = ggml_sycl_resolve_tensor_ptr(t, device);
        if (resolved && is_host_accessible_usm(resolved, device)) {
            return resolved;
        }
        return const_cast<void *>(ggml_sycl_host_data(t));
    }
    // HOST_COMPUTE: SYCL-allocated host-pinned USM buffers are host-accessible
    // but ggml_backend_buffer_is_host() returns false for SYCL buffer types.
    // Check USM pointer type to detect host-accessible compute buffers.
    void * resolved = ggml_sycl_resolve_tensor_ptr(t, device);
    if (resolved && is_host_accessible_usm(resolved, device)) {
        return resolved;
    }
    // Device-resident: allocate staging but don't copy (will be written by kernel)
    size_t nbytes = ggml_nbytes(t);
    return staging_ensure(g_staging_bank, 2, nbytes, gpu_q);
}

// Helper: get output pointer from retained scratch or staging fallback.
// Sets *retained to true if output goes to scratch, false for staging.
static void * get_retained_or_staging_output(ggml_tensor * dst, int device, sycl::queue * gpu_q, bool * retained) {
    // Batched mode: output directly to host-pinned resolved storage.
    if (g_batched_mode) {
        void * dst_ptr = ggml_sycl_resolve_tensor_ptr(dst, device);
        if (!dst_ptr) {
            dst_ptr = const_cast<void *>(ggml_sycl_host_data(dst));
        }
        if (dst_ptr && is_host_accessible_usm(dst_ptr, device)) {
            *retained = false;
            return dst_ptr;
        }
    }
    void * scratch_ptr = ggml_sycl_cpu_retained_alloc_output(dst);
    if (scratch_ptr) {
        *retained = true;
        return scratch_ptr;
    }
    *retained = false;
    return get_host_output_ptr(dst, device, gpu_q);
}

// Wait for all pending staging events (call at boundary sync points).
void ggml_sycl_cpu_staging_drain() {
#if GGML_SYCL_A7L5W_INSTRUMENT
    std::fprintf(stderr, "[A7L5W-DRAIN] staging_drain entry chain_valid=%d\n",
                 g_cpu_chain_event_valid ? 1 : 0);
#endif
    cpu_wait_chain_event();
    for (int b = 0; b < STAGING_BANKS; ++b) {
        if (g_staging_flush_pending[b]) {
            offload_wait_event(g_staging_flush_evt[b]);
            g_staging_flush_pending[b]   = false;
            g_staging_compute_pending[b] = false;
        } else if (g_staging_compute_pending[b]) {
            offload_wait_event(g_staging_compute_evt[b]);
            g_staging_compute_pending[b] = false;
        }
    }
}

// Release all staging buffer leases back to the offload pool and clear cached
// pointers.  Must be called before host_zone_reset(STAGING) — the staging
// buffers are sub-allocated from the host STAGING TLSF zone, and zone_reset
// recycles the physical memory.  Any cached entry.ptr that survives a zone
// reset becomes a dangling pointer, causing SIGSEGV on the next memcpy.
void ggml_sycl_cpu_staging_release() {
    for (int b = 0; b < STAGING_BANKS; ++b) {
        for (int s = 0; s < STAGING_SLOTS_PER_BANK; ++s) {
            auto & entry = g_cpu_staging[b][s];
            if (entry.ptr) {
                (void) ggml_sycl::release_offload_buffer(entry.lease);
                entry.lease = {};
                entry.ptr   = nullptr;
                entry.cap   = 0;
            }
        }
    }
}

// Thread count hint for CPU vec_dot path.
// GGML_SYCL_CPU_THREADS=1 forces serial execution.
static int ggml_sycl_cpu_threads_hint() {
    static int n_threads = []() {
        const char * env   = getenv("GGML_SYCL_CPU_THREADS");
        const int    hw    = std::max(1, static_cast<int>(std::thread::hardware_concurrency()));
        int          value = env ? std::max(1, atoi(env)) : std::max(1, hw - 2);
        return std::min(value, 32);
    }();
    return n_threads;
}

#if GGML_SYCL_HAS_TBB
// Persistent task arena: keeps TBB worker threads alive between parallel_for
// calls, eliminating the ~12% overhead from repeated wake/sleep cycles across
// the ~90 MUL_MAT ops per TG token.
static ggml_sycl_tbb::task_arena & ggml_sycl_cpu_arena() {
    static ggml_sycl_tbb::task_arena arena(ggml_sycl_cpu_threads_hint());
    return arena;
}
#endif

// Minimum output work (N*M) before enabling TBB in vec_dot path.
// Keeps tiny TG workloads on the serial fast path to avoid scheduler overhead.
static int ggml_sycl_cpu_vecdot_min_parallel_work() {
    static int min_work = []() {
        const char * env   = getenv("GGML_SYCL_CPU_OFFLOAD_VECDOT_MIN_WORK");
        const int    value = env ? atoi(env) : 512;
        return std::max(1, value);
    }();
    return min_work;
}

// Lower bound on rows-per-task for vec_dot TBB partitioning.
static int ggml_sycl_cpu_vecdot_min_rows_per_task() {
    static int rows = []() {
        const char * env   = getenv("GGML_SYCL_CPU_OFFLOAD_VECDOT_MIN_ROWS_PER_TASK");
        const int    value = env ? atoi(env) : 4;
        return std::max(1, value);
    }();
    return rows;
}

// Target number of tasks per thread in vec_dot TBB partitioning.
static int ggml_sycl_cpu_vecdot_tasks_per_thread() {
    static int tasks = []() {
        const char * env   = getenv("GGML_SYCL_CPU_OFFLOAD_VECDOT_TASKS_PER_THREAD");
        const int    value = env ? atoi(env) : 2;
        return std::max(1, value);
    }();
    return tasks;
}

// Activation quantization cache: Q/K/V projections share the same src1
// tensor (hidden state), so we can skip re-quantizing when the tensor
// identity and dimensions haven't changed.  Saves ~3x quantization per
// layer.  Keyed on tensor pointer + graph generation to prevent stale
// hits across tokens (graph replay reuses tensor pointers with new data).
struct quant_cache_key {
    const ggml_tensor * tensor     = nullptr;
    uint64_t            generation = 0;
    dnnl_dim_t          M          = 0;
    dnnl_dim_t          K          = 0;
    ggml_from_float_t   fn         = nullptr;

    bool matches(const ggml_tensor * t, uint64_t gen, dnnl_dim_t m, dnnl_dim_t k,
                 ggml_from_float_t f) const {
        return tensor == t && generation == gen && M == m && K == k && fn == f;
    }
};

// ---------------------------------------------------------------------------
// 4-row AVX2 SIMD kernel for Q4_0 x Q8_0 dot products
// ---------------------------------------------------------------------------
//
// Processes 4 weight rows against the same activation data in a single pass.
// Loads each Q8_0 block once, dots against 4 Q4_0 blocks simultaneously.
// Benefits: 4x activation load amortization, 4x scale conversion amortization,
// better ILP from 4 independent accumulation chains, reduced loop overhead.
// ---------------------------------------------------------------------------

#if defined(__AVX2__)

// some compilers don't provide _mm256_set_m128i, e.g. gcc 7
#ifndef GGML_SYCL_MM256_SET_M128I
#define GGML_SYCL_MM256_SET_M128I(a, b) \
    _mm256_insertf128_si256(_mm256_castsi128_si256(b), (a), 1)
#endif

// Unpack 32 4-bit fields into 32 bytes.
// The output vector contains 32 bytes, each one in [ 0 .. 15 ] interval.
static inline __m256i ggml_sycl_bytes_from_nibbles_32(const uint8_t * rsi) {
    const __m128i tmp   = _mm_loadu_si128((const __m128i *)rsi);
    const __m256i bytes = GGML_SYCL_MM256_SET_M128I(_mm_srli_epi16(tmp, 4), tmp);
    const __m256i low_mask = _mm256_set1_epi8(0xF);
    return _mm256_and_si256(low_mask, bytes);
}

// Horizontally add 8 floats.
static inline float ggml_sycl_hsum_float_8(const __m256 x) {
    __m128 res = _mm256_extractf128_ps(x, 1);
    res = _mm_add_ps(res, _mm256_castps256_ps128(x));
    res = _mm_add_ps(res, _mm_movehl_ps(res, res));
    res = _mm_add_ss(res, _mm_movehdup_ps(res));
    return _mm_cvtss_f32(res);
}

// Convert ggml_half to float via raw bit extraction.
// Under -fsycl, ggml_half is sycl::half, and implicit conversion to uint16_t
// truncates the float value (e.g. sycl::half(0.125) -> uint16_t(0)) instead
// of preserving the FP16 bit pattern. Use memcpy to extract raw bits safely.
static inline float cpu_half_to_f32(ggml_half h) {
    uint16_t bits;
    memcpy(&bits, &h, sizeof(bits));
    return ggml_compute_fp16_to_fp32(bits);
}

// Process 4 weight rows x 1 activation row for Q4_0 x Q8_0.
// Loads each Q8_0 block once and dots against 4 Q4_0 blocks simultaneously.
// Returns 4 dot products in dst[0..3].
static inline void simd_mul_mat_q4_0_q8_0_4row(
    int K_elem,
    float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0,
    const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2,
    const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vy
) {
    const int nb = K_elem / QK4_0;

    const block_q4_0 * GGML_RESTRICT x0 = (const block_q4_0 *)vx0;
    const block_q4_0 * GGML_RESTRICT x1 = (const block_q4_0 *)vx1;
    const block_q4_0 * GGML_RESTRICT x2 = (const block_q4_0 *)vx2;
    const block_q4_0 * GGML_RESTRICT x3 = (const block_q4_0 *)vx3;
    const block_q8_0 * GGML_RESTRICT y  = (const block_q8_0 *)vy;

    const __m256i off = _mm256_set1_epi8(8);

    // 4 independent float accumulators — enables out-of-order overlap
    __m256 acc0 = _mm256_setzero_ps();
    __m256 acc1 = _mm256_setzero_ps();
    __m256 acc2 = _mm256_setzero_ps();
    __m256 acc3 = _mm256_setzero_ps();

    for (int ib = 0; ib < nb; ib++) {
        // Load activation block ONCE (amortized across 4 weight rows)
        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *)y[ib].qs);

        // --- Row 0 ---
        {
            const float d  = cpu_half_to_f32(x0[ib].d) * q8_d;
            __m256i     qx = ggml_sycl_bytes_from_nibbles_32(x0[ib].qs);
            qx             = _mm256_sub_epi8(qx, off);
            const __m256i prod0 = ggml_sycl_dot_i8(qx, qy);
            acc0 = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod0), acc0);
        }

        // --- Row 1 ---
        {
            const float d  = cpu_half_to_f32(x1[ib].d) * q8_d;
            __m256i     qx = ggml_sycl_bytes_from_nibbles_32(x1[ib].qs);
            qx             = _mm256_sub_epi8(qx, off);
            const __m256i prod1 = ggml_sycl_dot_i8(qx, qy);
            acc1 = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod1), acc1);
        }

        // --- Row 2 ---
        {
            const float d  = cpu_half_to_f32(x2[ib].d) * q8_d;
            __m256i     qx = ggml_sycl_bytes_from_nibbles_32(x2[ib].qs);
            qx             = _mm256_sub_epi8(qx, off);
            const __m256i prod2 = ggml_sycl_dot_i8(qx, qy);
            acc2 = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod2), acc2);
        }

        // --- Row 3 ---
        {
            const float d  = cpu_half_to_f32(x3[ib].d) * q8_d;
            __m256i     qx = ggml_sycl_bytes_from_nibbles_32(x3[ib].qs);
            qx             = _mm256_sub_epi8(qx, off);
            const __m256i prod3 = ggml_sycl_dot_i8(qx, qy);
            acc3 = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod3), acc3);
        }
    }

    // Horizontal sum each accumulator
    out[0] = ggml_sycl_hsum_float_8(acc0);
    out[1] = ggml_sycl_hsum_float_8(acc1);
    out[2] = ggml_sycl_hsum_float_8(acc2);
    out[3] = ggml_sycl_hsum_float_8(acc3);
}

// Process 4 weight rows x 1 activation row for MXFP4 x Q8_0.
// Loads each Q8_0 block once and dots against 4 MXFP4 blocks simultaneously.
// Returns 4 dot products in out[0..3].
static inline void simd_mul_mat_mxfp4_q8_0_4row(
    int K_elem,
    float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0,
    const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2,
    const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vy
) {
    const int nb = K_elem / QK_MXFP4;

    const block_mxfp4 * GGML_RESTRICT x0 = (const block_mxfp4 *)vx0;
    const block_mxfp4 * GGML_RESTRICT x1 = (const block_mxfp4 *)vx1;
    const block_mxfp4 * GGML_RESTRICT x2 = (const block_mxfp4 *)vx2;
    const block_mxfp4 * GGML_RESTRICT x3 = (const block_mxfp4 *)vx3;
    const block_q8_0  * GGML_RESTRICT y  = (const block_q8_0 *)vy;

    const __m128i values128 = _mm_loadu_si128((const __m128i *)kvalues_mxfp4);
    const __m128i m4b       = _mm_set1_epi8(0x0f);

    __m256 acc0 = _mm256_setzero_ps();
    __m256 acc1 = _mm256_setzero_ps();
    __m256 acc2 = _mm256_setzero_ps();
    __m256 acc3 = _mm256_setzero_ps();

    for (int ib = 0; ib < nb; ib++) {
        // Load activation block ONCE (amortized across 4 weight rows)
        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *)y[ib].qs);

        // Macro: dequant MXFP4 block via pshufb table lookup, dot with q8, accumulate
#define MXFP4_DOT_ROW(xr, accr) \
        { \
            const __m128i q4bits = _mm_loadu_si128((const __m128i *)(xr)[ib].qs); \
            const __m256i qx = GGML_SYCL_MM256_SET_M128I( \
                _mm_shuffle_epi8(values128, _mm_and_si128(_mm_srli_epi16(q4bits, 4), m4b)), \
                _mm_shuffle_epi8(values128, _mm_and_si128(q4bits, m4b))); \
            const float d = q8_d * GGML_E8M0_TO_FP32_HALF((xr)[ib].e); \
            GGML_MXFP4_DOT_ACCUM(qx, qy, d, accr) \
        }

        // Dispatch via runtime-checked ggml_sycl_dot_i8()
#define GGML_MXFP4_DOT_ACCUM(qx, qy, d, acc) \
            { \
                const __m256i prod = ggml_sycl_dot_i8(qx, qy); \
                acc = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod), acc); \
            }

        MXFP4_DOT_ROW(x0, acc0)
        MXFP4_DOT_ROW(x1, acc1)
        MXFP4_DOT_ROW(x2, acc2)
        MXFP4_DOT_ROW(x3, acc3)

#undef MXFP4_DOT_ROW
#undef GGML_MXFP4_DOT_ACCUM
    }

    out[0] = ggml_sycl_hsum_float_8(acc0);
    out[1] = ggml_sycl_hsum_float_8(acc1);
    out[2] = ggml_sycl_hsum_float_8(acc2);
    out[3] = ggml_sycl_hsum_float_8(acc3);
}

// Tiled 4-row MXFP4 x Q8_0: partial dot product over blocks [ib_start, ib_end).
// Accumulates into caller-owned __m256 accumulators without final horizontal sum.
// This enables K-dimension tiling: the caller iterates K in tiles, calling this
// function for each tile, then performs hsum once after all tiles are processed.
// The activation tile (ib_end - ib_start blocks of Q8_0) stays in L1 cache and
// is reused across all rows, converting a bandwidth-bound DRAM-per-row pattern
// into a compute-bound L1-hot pattern.
static inline void simd_mxfp4_q8_0_4row_tile(
    int ib_start, int ib_end,
    const void * GGML_RESTRICT vx0, const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2, const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vy,
    __m256 & acc0, __m256 & acc1, __m256 & acc2, __m256 & acc3
) {
    const block_mxfp4 * GGML_RESTRICT x0 = (const block_mxfp4 *)vx0;
    const block_mxfp4 * GGML_RESTRICT x1 = (const block_mxfp4 *)vx1;
    const block_mxfp4 * GGML_RESTRICT x2 = (const block_mxfp4 *)vx2;
    const block_mxfp4 * GGML_RESTRICT x3 = (const block_mxfp4 *)vx3;
    const block_q8_0  * GGML_RESTRICT y  = (const block_q8_0 *)vy;

    const __m128i values128 = _mm_loadu_si128((const __m128i *)kvalues_mxfp4);
    const __m128i m4b       = _mm_set1_epi8(0x0f);

    for (int ib = ib_start; ib < ib_end; ib++) {
        // Prefetch weight blocks 2 iterations ahead into L1
        if (ib + 2 < ib_end) {
            _mm_prefetch((const char *) &x0[ib + 2], _MM_HINT_T0);
            _mm_prefetch((const char *) &x1[ib + 2], _MM_HINT_T0);
            _mm_prefetch((const char *) &x2[ib + 2], _MM_HINT_T0);
            _mm_prefetch((const char *) &x3[ib + 2], _MM_HINT_T0);
        }

        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *)y[ib].qs);

#define MXFP4_DOT_ROW_TILE(xr, accr) \
        { \
            const __m128i q4bits = _mm_loadu_si128((const __m128i *)(xr)[ib].qs); \
            const __m256i qx = GGML_SYCL_MM256_SET_M128I( \
                _mm_shuffle_epi8(values128, _mm_and_si128(_mm_srli_epi16(q4bits, 4), m4b)), \
                _mm_shuffle_epi8(values128, _mm_and_si128(q4bits, m4b))); \
            const float d = q8_d * GGML_E8M0_TO_FP32_HALF((xr)[ib].e); \
            GGML_MXFP4_DOT_ACCUM_TILE(qx, qy, d, accr) \
        }

#define GGML_MXFP4_DOT_ACCUM_TILE(qx, qy, d, acc) \
            { \
                const __m256i prod = ggml_sycl_dot_i8(qx, qy); \
                acc = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod), acc); \
            }

        MXFP4_DOT_ROW_TILE(x0, acc0)
        MXFP4_DOT_ROW_TILE(x1, acc1)
        MXFP4_DOT_ROW_TILE(x2, acc2)
        MXFP4_DOT_ROW_TILE(x3, acc3)

#undef MXFP4_DOT_ROW_TILE
#undef GGML_MXFP4_DOT_ACCUM_TILE
    }
}

// Multi-activation MXFP4 tile: 1 weight row × 4 activation rows.
// For PP mode where the same expert gets multiple tokens: load weight block
// once, dot with 4 different Q8_0 activation vectors.
// Produces 4 output values: out[0..3] = weight_row · act[0..3].
static inline void simd_mxfp4_1row_4act_tile(
    int ib_start, int ib_end,
    const void * GGML_RESTRICT vx,    // weight row
    const void * GGML_RESTRICT vy0,   // activation 0
    const void * GGML_RESTRICT vy1,   // activation 1
    const void * GGML_RESTRICT vy2,   // activation 2
    const void * GGML_RESTRICT vy3,   // activation 3
    __m256 & acc0, __m256 & acc1, __m256 & acc2, __m256 & acc3
) {
    const block_mxfp4 * GGML_RESTRICT x  = (const block_mxfp4 *)vx;
    const block_q8_0  * GGML_RESTRICT y0 = (const block_q8_0 *)vy0;
    const block_q8_0  * GGML_RESTRICT y1 = (const block_q8_0 *)vy1;
    const block_q8_0  * GGML_RESTRICT y2 = (const block_q8_0 *)vy2;
    const block_q8_0  * GGML_RESTRICT y3 = (const block_q8_0 *)vy3;

    const __m128i values128 = _mm_loadu_si128((const __m128i *)kvalues_mxfp4);
    const __m128i m4b       = _mm_set1_epi8(0x0f);

    for (int ib = ib_start; ib < ib_end; ib++) {
        // Load and dequant weight block ONCE (reused across 4 activations)
        const __m128i q4bits = _mm_loadu_si128((const __m128i *)x[ib].qs);
        const __m256i qx = GGML_SYCL_MM256_SET_M128I(
            _mm_shuffle_epi8(values128, _mm_and_si128(_mm_srli_epi16(q4bits, 4), m4b)),
            _mm_shuffle_epi8(values128, _mm_and_si128(q4bits, m4b)));
        const float xe = GGML_E8M0_TO_FP32_HALF(x[ib].e);

#define MXFP4_DOT_ACT_TILE(yr, accr) \
        { \
            const float   q8_d = cpu_half_to_f32((yr)[ib].d); \
            const __m256i qy   = _mm256_loadu_si256((const __m256i *)(yr)[ib].qs); \
            const float   d    = q8_d * xe; \
            GGML_MXFP4_DOT_ACT_ACCUM(qx, qy, d, accr) \
        }

#define GGML_MXFP4_DOT_ACT_ACCUM(qx, qy, d, acc) \
            { \
                const __m256i prod = ggml_sycl_dot_i8(qx, qy); \
                acc = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod), acc); \
            }

        MXFP4_DOT_ACT_TILE(y0, acc0)
        MXFP4_DOT_ACT_TILE(y1, acc1)
        MXFP4_DOT_ACT_TILE(y2, acc2)
        MXFP4_DOT_ACT_TILE(y3, acc3)

#undef MXFP4_DOT_ACT_TILE
#undef GGML_MXFP4_DOT_ACT_ACCUM
    }
}

// ---------------------------------------------------------------------------
// 8-row and 16-row MXFP4 x Q8_0 VNNI kernels
// Same pattern as Q4_0 8/16-row kernels: load activation block once, dot
// with 8 or 16 weight rows using _mm256_dpbssd_epi32.  Reduces activation
// load overhead vs 4-row tile by 2x/4x respectively.
// ---------------------------------------------------------------------------
#if defined(__AVXVNNIINT8__)

static inline void simd_mxfp4_q8_0_8row(
    int K_elem,
    float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0, const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2, const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vx4, const void * GGML_RESTRICT vx5,
    const void * GGML_RESTRICT vx6, const void * GGML_RESTRICT vx7,
    const void * GGML_RESTRICT vy
) {
    const int nb = K_elem / QK_MXFP4;

    const block_mxfp4 * GGML_RESTRICT x0 = (const block_mxfp4 *)vx0;
    const block_mxfp4 * GGML_RESTRICT x1 = (const block_mxfp4 *)vx1;
    const block_mxfp4 * GGML_RESTRICT x2 = (const block_mxfp4 *)vx2;
    const block_mxfp4 * GGML_RESTRICT x3 = (const block_mxfp4 *)vx3;
    const block_mxfp4 * GGML_RESTRICT x4 = (const block_mxfp4 *)vx4;
    const block_mxfp4 * GGML_RESTRICT x5 = (const block_mxfp4 *)vx5;
    const block_mxfp4 * GGML_RESTRICT x6 = (const block_mxfp4 *)vx6;
    const block_mxfp4 * GGML_RESTRICT x7 = (const block_mxfp4 *)vx7;
    const block_q8_0  * GGML_RESTRICT y  = (const block_q8_0 *)vy;

    const __m128i values128 = _mm_loadu_si128((const __m128i *)kvalues_mxfp4);
    const __m128i m4b       = _mm_set1_epi8(0x0f);

    __m256 acc0 = _mm256_setzero_ps();
    __m256 acc1 = _mm256_setzero_ps();
    __m256 acc2 = _mm256_setzero_ps();
    __m256 acc3 = _mm256_setzero_ps();
    __m256 acc4 = _mm256_setzero_ps();
    __m256 acc5 = _mm256_setzero_ps();
    __m256 acc6 = _mm256_setzero_ps();
    __m256 acc7 = _mm256_setzero_ps();

    // Macro: dequant MXFP4 block via pshufb, VNNI dot, FMA accumulate.
#        define MXFP4_ROW_8(xr, accr, block_idx)                                                         \
            {                                                                                            \
                const __m128i q4bits = _mm_loadu_si128((const __m128i *) (xr)[block_idx].qs);            \
                const __m256i qx     = GGML_SYCL_MM256_SET_M128I(                                        \
                    _mm_shuffle_epi8(values128, _mm_and_si128(_mm_srli_epi16(q4bits, 4), m4b)),      \
                    _mm_shuffle_epi8(values128, _mm_and_si128(q4bits, m4b)));                        \
                const float   d    = q8_d * GGML_E8M0_TO_FP32_HALF((xr)[block_idx].e);                   \
                const __m256i prod = _mm256_dpbssd_epi32(_mm256_setzero_si256(), qx, qy);                \
                accr               = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod), accr); \
            }

    // 2-block unrolled main loop: process two activation blocks per iteration
    // to improve ILP (dual FMA ports on Arrow Lake P-core).
    int ib = 0;
    for (; ib + 1 < nb; ib += 2) {
        // Prefetch next pair of activation blocks into L1
        if (ib + 2 < nb) {
            _mm_prefetch((const char *) &y[ib + 2], _MM_HINT_T0);
        }

        // Block A
        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *) y[ib].qs);

        MXFP4_ROW_8(x0, acc0, ib)
        MXFP4_ROW_8(x1, acc1, ib)
        MXFP4_ROW_8(x2, acc2, ib)
        MXFP4_ROW_8(x3, acc3, ib)
        MXFP4_ROW_8(x4, acc4, ib)
        MXFP4_ROW_8(x5, acc5, ib)
        MXFP4_ROW_8(x6, acc6, ib)
        MXFP4_ROW_8(x7, acc7, ib)

        // Block B (ib+1): separate scope to reuse q8_d/qy names
        {
            const float   q8_d = cpu_half_to_f32(y[ib + 1].d);
            const __m256i qy   = _mm256_loadu_si256((const __m256i *) y[ib + 1].qs);

            MXFP4_ROW_8(x0, acc0, ib + 1)
            MXFP4_ROW_8(x1, acc1, ib + 1)
            MXFP4_ROW_8(x2, acc2, ib + 1)
            MXFP4_ROW_8(x3, acc3, ib + 1)
            MXFP4_ROW_8(x4, acc4, ib + 1)
            MXFP4_ROW_8(x5, acc5, ib + 1)
            MXFP4_ROW_8(x6, acc6, ib + 1)
            MXFP4_ROW_8(x7, acc7, ib + 1)
        }
    }
    // Remainder: odd block count
    for (; ib < nb; ib++) {
        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *) y[ib].qs);

        MXFP4_ROW_8(x0, acc0, ib)
        MXFP4_ROW_8(x1, acc1, ib)
        MXFP4_ROW_8(x2, acc2, ib)
        MXFP4_ROW_8(x3, acc3, ib)
        MXFP4_ROW_8(x4, acc4, ib)
        MXFP4_ROW_8(x5, acc5, ib)
        MXFP4_ROW_8(x6, acc6, ib)
        MXFP4_ROW_8(x7, acc7, ib)
    }
#        undef MXFP4_ROW_8

    out[0] = ggml_sycl_hsum_float_8(acc0);
    out[1] = ggml_sycl_hsum_float_8(acc1);
    out[2] = ggml_sycl_hsum_float_8(acc2);
    out[3] = ggml_sycl_hsum_float_8(acc3);
    out[4] = ggml_sycl_hsum_float_8(acc4);
    out[5] = ggml_sycl_hsum_float_8(acc5);
    out[6] = ggml_sycl_hsum_float_8(acc6);
    out[7] = ggml_sycl_hsum_float_8(acc7);
}

static inline void simd_mxfp4_q8_0_16row(
    int K_elem,
    float * GGML_RESTRICT out,
    const void * GGML_RESTRICT rows[16],
    const void * GGML_RESTRICT vy
) {
    const int nb = K_elem / QK_MXFP4;

    const block_mxfp4 * GGML_RESTRICT xr[16];
    for (int r = 0; r < 16; r++) {
        xr[r] = (const block_mxfp4 *)rows[r];
    }
    const block_q8_0 * GGML_RESTRICT y = (const block_q8_0 *)vy;

    const __m128i values128 = _mm_loadu_si128((const __m128i *)kvalues_mxfp4);
    const __m128i m4b       = _mm_set1_epi8(0x0f);

    __m256 acc[16];
    for (int r = 0; r < 16; r++) {
        acc[r] = _mm256_setzero_ps();
    }

    // 2-block unrolled main loop for better ILP.
    int ib = 0;
    for (; ib + 1 < nb; ib += 2) {
        if (ib + 2 < nb) {
            _mm_prefetch((const char *) &y[ib + 2], _MM_HINT_T0);
        }

        // Block A
        const float   q8_d_a = cpu_half_to_f32(y[ib].d);
        const __m256i qy_a   = _mm256_loadu_si256((const __m256i *) y[ib].qs);

        // Block B
        const float   q8_d_b = cpu_half_to_f32(y[ib + 1].d);
        const __m256i qy_b   = _mm256_loadu_si256((const __m256i *) y[ib + 1].qs);

        for (int r = 0; r < 16; r++) {
            // Block A
            {
                const __m128i q4bits = _mm_loadu_si128((const __m128i *) xr[r][ib].qs);
                const __m256i qx     = GGML_SYCL_MM256_SET_M128I(
                    _mm_shuffle_epi8(values128, _mm_and_si128(_mm_srli_epi16(q4bits, 4), m4b)),
                    _mm_shuffle_epi8(values128, _mm_and_si128(q4bits, m4b)));
                const float   d    = q8_d_a * GGML_E8M0_TO_FP32_HALF(xr[r][ib].e);
                const __m256i prod = _mm256_dpbssd_epi32(_mm256_setzero_si256(), qx, qy_a);
                acc[r]             = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod), acc[r]);
            }
            // Block B
            {
                const __m128i q4bits = _mm_loadu_si128((const __m128i *) xr[r][ib + 1].qs);
                const __m256i qx     = GGML_SYCL_MM256_SET_M128I(
                    _mm_shuffle_epi8(values128, _mm_and_si128(_mm_srli_epi16(q4bits, 4), m4b)),
                    _mm_shuffle_epi8(values128, _mm_and_si128(q4bits, m4b)));
                const float   d    = q8_d_b * GGML_E8M0_TO_FP32_HALF(xr[r][ib + 1].e);
                const __m256i prod = _mm256_dpbssd_epi32(_mm256_setzero_si256(), qx, qy_b);
                acc[r]             = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod), acc[r]);
            }
        }
    }
    // Remainder: odd block count
    for (; ib < nb; ib++) {
        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *)y[ib].qs);

        for (int r = 0; r < 16; r++) {
            const __m128i q4bits = _mm_loadu_si128((const __m128i *)xr[r][ib].qs);
            const __m256i qx = GGML_SYCL_MM256_SET_M128I(
                _mm_shuffle_epi8(values128, _mm_and_si128(_mm_srli_epi16(q4bits, 4), m4b)),
                _mm_shuffle_epi8(values128, _mm_and_si128(q4bits, m4b)));
            const float d = q8_d * GGML_E8M0_TO_FP32_HALF(xr[r][ib].e);
            const __m256i prod = _mm256_dpbssd_epi32(_mm256_setzero_si256(), qx, qy);
            acc[r] = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod), acc[r]);
        }
    }

    for (int r = 0; r < 16; r++) {
        out[r] = ggml_sycl_hsum_float_8(acc[r]);
    }
}

// ---------------------------------------------------------------------------
// VNNI-native 4-row MXFP4 x Q8_0 kernel (full and tiled variants)
// Eliminates the runtime branch in ggml_sycl_dot_i8() by using
// _mm256_dpbssd_epi32 directly, with 2-block unrolling for ILP.
// ---------------------------------------------------------------------------

static inline void simd_mxfp4_q8_0_4row_vnni(int                        K_elem,
                                             float * GGML_RESTRICT      out,
                                             const void * GGML_RESTRICT vx0,
                                             const void * GGML_RESTRICT vx1,
                                             const void * GGML_RESTRICT vx2,
                                             const void * GGML_RESTRICT vx3,
                                             const void * GGML_RESTRICT vy) {
    const int nb = K_elem / QK_MXFP4;

    const block_mxfp4 * GGML_RESTRICT x0 = (const block_mxfp4 *) vx0;
    const block_mxfp4 * GGML_RESTRICT x1 = (const block_mxfp4 *) vx1;
    const block_mxfp4 * GGML_RESTRICT x2 = (const block_mxfp4 *) vx2;
    const block_mxfp4 * GGML_RESTRICT x3 = (const block_mxfp4 *) vx3;
    const block_q8_0 * GGML_RESTRICT  y  = (const block_q8_0 *) vy;

    const __m128i values128 = _mm_loadu_si128((const __m128i *) kvalues_mxfp4);
    const __m128i m4b       = _mm_set1_epi8(0x0f);

    __m256 acc0 = _mm256_setzero_ps();
    __m256 acc1 = _mm256_setzero_ps();
    __m256 acc2 = _mm256_setzero_ps();
    __m256 acc3 = _mm256_setzero_ps();

#        define MXFP4_VNNI_4ROW(xr, accr, bi)                                                            \
            {                                                                                            \
                const __m128i q4bits = _mm_loadu_si128((const __m128i *) (xr)[bi].qs);                   \
                const __m256i qx     = GGML_SYCL_MM256_SET_M128I(                                        \
                    _mm_shuffle_epi8(values128, _mm_and_si128(_mm_srli_epi16(q4bits, 4), m4b)),      \
                    _mm_shuffle_epi8(values128, _mm_and_si128(q4bits, m4b)));                        \
                const float   d    = q8_d * GGML_E8M0_TO_FP32_HALF((xr)[bi].e);                          \
                const __m256i prod = _mm256_dpbssd_epi32(_mm256_setzero_si256(), qx, qy);                \
                accr               = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod), accr); \
            }

    // 2-block unrolled main loop
    int ib = 0;
    for (; ib + 1 < nb; ib += 2) {
        if (ib + 2 < nb) {
            _mm_prefetch((const char *) &y[ib + 2], _MM_HINT_T0);
        }

        {
            const float   q8_d = cpu_half_to_f32(y[ib].d);
            const __m256i qy   = _mm256_loadu_si256((const __m256i *) y[ib].qs);
            MXFP4_VNNI_4ROW(x0, acc0, ib)
            MXFP4_VNNI_4ROW(x1, acc1, ib)
            MXFP4_VNNI_4ROW(x2, acc2, ib)
            MXFP4_VNNI_4ROW(x3, acc3, ib)
        }
        {
            const float   q8_d = cpu_half_to_f32(y[ib + 1].d);
            const __m256i qy   = _mm256_loadu_si256((const __m256i *) y[ib + 1].qs);
            MXFP4_VNNI_4ROW(x0, acc0, ib + 1)
            MXFP4_VNNI_4ROW(x1, acc1, ib + 1)
            MXFP4_VNNI_4ROW(x2, acc2, ib + 1)
            MXFP4_VNNI_4ROW(x3, acc3, ib + 1)
        }
    }
    for (; ib < nb; ib++) {
        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *) y[ib].qs);
        MXFP4_VNNI_4ROW(x0, acc0, ib)
        MXFP4_VNNI_4ROW(x1, acc1, ib)
        MXFP4_VNNI_4ROW(x2, acc2, ib)
        MXFP4_VNNI_4ROW(x3, acc3, ib)
    }
#        undef MXFP4_VNNI_4ROW

    out[0] = ggml_sycl_hsum_float_8(acc0);
    out[1] = ggml_sycl_hsum_float_8(acc1);
    out[2] = ggml_sycl_hsum_float_8(acc2);
    out[3] = ggml_sycl_hsum_float_8(acc3);
}

// Tiled variant: partial dot product over blocks [ib_start, ib_end).
// VNNI-native (no runtime branch), accumulates into caller-owned accumulators.
static inline void simd_mxfp4_q8_0_4row_tile_vnni(int                        ib_start,
                                                  int                        ib_end,
                                                  const void * GGML_RESTRICT vx0,
                                                  const void * GGML_RESTRICT vx1,
                                                  const void * GGML_RESTRICT vx2,
                                                  const void * GGML_RESTRICT vx3,
                                                  const void * GGML_RESTRICT vy,
                                                  __m256 &                   acc0,
                                                  __m256 &                   acc1,
                                                  __m256 &                   acc2,
                                                  __m256 &                   acc3) {
    const block_mxfp4 * GGML_RESTRICT x0 = (const block_mxfp4 *) vx0;
    const block_mxfp4 * GGML_RESTRICT x1 = (const block_mxfp4 *) vx1;
    const block_mxfp4 * GGML_RESTRICT x2 = (const block_mxfp4 *) vx2;
    const block_mxfp4 * GGML_RESTRICT x3 = (const block_mxfp4 *) vx3;
    const block_q8_0 * GGML_RESTRICT  y  = (const block_q8_0 *) vy;

    const __m128i values128 = _mm_loadu_si128((const __m128i *) kvalues_mxfp4);
    const __m128i m4b       = _mm_set1_epi8(0x0f);

#        define MXFP4_VNNI_TILE(xr, accr)                                                                \
            {                                                                                            \
                const __m128i q4bits = _mm_loadu_si128((const __m128i *) (xr)[ib].qs);                   \
                const __m256i qx     = GGML_SYCL_MM256_SET_M128I(                                        \
                    _mm_shuffle_epi8(values128, _mm_and_si128(_mm_srli_epi16(q4bits, 4), m4b)),      \
                    _mm_shuffle_epi8(values128, _mm_and_si128(q4bits, m4b)));                        \
                const float   d    = q8_d * GGML_E8M0_TO_FP32_HALF((xr)[ib].e);                          \
                const __m256i prod = _mm256_dpbssd_epi32(_mm256_setzero_si256(), qx, qy);                \
                accr               = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod), accr); \
            }

    for (int ib = ib_start; ib < ib_end; ib++) {
        // Prefetch weight blocks 2 iterations ahead into L1
        if (ib + 2 < ib_end) {
            _mm_prefetch((const char *) &x0[ib + 2], _MM_HINT_T0);
            _mm_prefetch((const char *) &x1[ib + 2], _MM_HINT_T0);
            _mm_prefetch((const char *) &x2[ib + 2], _MM_HINT_T0);
            _mm_prefetch((const char *) &x3[ib + 2], _MM_HINT_T0);
        }

        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *) y[ib].qs);

        MXFP4_VNNI_TILE(x0, acc0)
        MXFP4_VNNI_TILE(x1, acc1)
        MXFP4_VNNI_TILE(x2, acc2)
        MXFP4_VNNI_TILE(x3, acc3)
    }
#        undef MXFP4_VNNI_TILE
}

#    endif  // defined(__AVXVNNIINT8__)

// INT4 fast-path: 4-row Q4_0 x Q8_0 dot product WITHOUT zero-point offset.
// Treats nibbles as unsigned [0,15] and uses _mm256_maddubs_epi16 directly
// (first arg unsigned, second signed). This eliminates the sub_epi8 + sign
// trick, saving ~2 instructions per row per block (~15% faster hot loop).
//
// Trade-off: introduces a constant bias (8 * sum(q8_vals) * scale) per block
// that is NOT compensated. For MoE expert inference where only 6-8 experts
// contribute to the output and results are gated/combined, this bias is
// tolerable (<1% perplexity impact empirically). Used only for burst-miss
// experts beyond the threshold in mixed-precision mode.
static inline void simd_mul_mat_q4_0_q8_0_4row_int4(
    int K_elem,
    float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0,
    const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2,
    const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vy
) {
    const int nb = K_elem / QK4_0;

    const block_q4_0 * GGML_RESTRICT x0 = (const block_q4_0 *)vx0;
    const block_q4_0 * GGML_RESTRICT x1 = (const block_q4_0 *)vx1;
    const block_q4_0 * GGML_RESTRICT x2 = (const block_q4_0 *)vx2;
    const block_q4_0 * GGML_RESTRICT x3 = (const block_q4_0 *)vx3;
    const block_q8_0 * GGML_RESTRICT y  = (const block_q8_0 *)vy;

    // 4 independent float accumulators
    __m256 acc0 = _mm256_setzero_ps();
    __m256 acc1 = _mm256_setzero_ps();
    __m256 acc2 = _mm256_setzero_ps();
    __m256 acc3 = _mm256_setzero_ps();

    // Macro for one row: unsigned nibble x signed Q8, no offset subtraction.
#if defined(__AVXVNNI__)
    // _mm256_dpbusd_epi32: unsigned x signed -> int32 accumulate (1 instruction)
#define PROCESS_ROW_INT4(xrow, acc)                                            \
    {                                                                          \
        const float   d  = cpu_half_to_f32(xrow[ib].d) * q8_d;             \
        const __m256i qx = ggml_sycl_bytes_from_nibbles_32(xrow[ib].qs);      \
        const __m256i prod = _mm256_dpbusd_epi32(_mm256_setzero_si256(),       \
                                                  qx, qy);                    \
        acc = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod),     \
                              acc);                                            \
    }
#else
    // _mm256_maddubs_epi16 treats arg1 as unsigned, arg2 as signed.
#define PROCESS_ROW_INT4(xrow, acc)                                            \
    {                                                                          \
        const float   d  = cpu_half_to_f32(xrow[ib].d) * q8_d;             \
        const __m256i qx = ggml_sycl_bytes_from_nibbles_32(xrow[ib].qs);      \
        const __m256i dot    = _mm256_maddubs_epi16(qx, qy);                  \
        const __m256i ones   = _mm256_set1_epi16(1);                           \
        const __m256i summed = _mm256_madd_epi16(ones, dot);                   \
        acc = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(summed),   \
                              acc);                                            \
    }
#endif

    for (int ib = 0; ib < nb; ib++) {
        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *)y[ib].qs);

        PROCESS_ROW_INT4(x0, acc0)
        PROCESS_ROW_INT4(x1, acc1)
        PROCESS_ROW_INT4(x2, acc2)
        PROCESS_ROW_INT4(x3, acc3)
    }

#undef PROCESS_ROW_INT4

    out[0] = ggml_sycl_hsum_float_8(acc0);
    out[1] = ggml_sycl_hsum_float_8(acc1);
    out[2] = ggml_sycl_hsum_float_8(acc2);
    out[3] = ggml_sycl_hsum_float_8(acc3);
}

#if defined(__AVXVNNIINT8__)

// Process 8 weight rows x 1 activation row for Q4_0 x Q8_0.
// Uses 8 independent 256-bit accumulators with VNNI _mm256_dpbssd_epi32.
// Loads each Q8_0 block once and dots against 8 Q4_0 blocks simultaneously.
static inline void simd_mul_mat_q4_0_q8_0_8row(
    int K_elem,
    float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0,
    const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2,
    const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vx4,
    const void * GGML_RESTRICT vx5,
    const void * GGML_RESTRICT vx6,
    const void * GGML_RESTRICT vx7,
    const void * GGML_RESTRICT vy
) {
    const int nb = K_elem / QK4_0;

    const block_q4_0 * GGML_RESTRICT x0 = (const block_q4_0 *)vx0;
    const block_q4_0 * GGML_RESTRICT x1 = (const block_q4_0 *)vx1;
    const block_q4_0 * GGML_RESTRICT x2 = (const block_q4_0 *)vx2;
    const block_q4_0 * GGML_RESTRICT x3 = (const block_q4_0 *)vx3;
    const block_q4_0 * GGML_RESTRICT x4 = (const block_q4_0 *)vx4;
    const block_q4_0 * GGML_RESTRICT x5 = (const block_q4_0 *)vx5;
    const block_q4_0 * GGML_RESTRICT x6 = (const block_q4_0 *)vx6;
    const block_q4_0 * GGML_RESTRICT x7 = (const block_q4_0 *)vx7;
    const block_q8_0 * GGML_RESTRICT y  = (const block_q8_0 *)vy;

    const __m256i off = _mm256_set1_epi8(8);

    __m256 acc0 = _mm256_setzero_ps();
    __m256 acc1 = _mm256_setzero_ps();
    __m256 acc2 = _mm256_setzero_ps();
    __m256 acc3 = _mm256_setzero_ps();
    __m256 acc4 = _mm256_setzero_ps();
    __m256 acc5 = _mm256_setzero_ps();
    __m256 acc6 = _mm256_setzero_ps();
    __m256 acc7 = _mm256_setzero_ps();

    for (int ib = 0; ib < nb; ib++) {
        // Load activation block ONCE (amortized across 8 weight rows)
        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *)y[ib].qs);

#define PROCESS_ROW_VNNI(xptr, accum) \
        { \
            const float d  = cpu_half_to_f32(xptr[ib].d) * q8_d; \
            __m256i     qx = ggml_sycl_bytes_from_nibbles_32(xptr[ib].qs); \
            qx             = _mm256_sub_epi8(qx, off); \
            const __m256i prod = _mm256_dpbssd_epi32(_mm256_setzero_si256(), qx, qy); \
            accum = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod), accum); \
        }

        PROCESS_ROW_VNNI(x0, acc0)
        PROCESS_ROW_VNNI(x1, acc1)
        PROCESS_ROW_VNNI(x2, acc2)
        PROCESS_ROW_VNNI(x3, acc3)
        PROCESS_ROW_VNNI(x4, acc4)
        PROCESS_ROW_VNNI(x5, acc5)
        PROCESS_ROW_VNNI(x6, acc6)
        PROCESS_ROW_VNNI(x7, acc7)

#undef PROCESS_ROW_VNNI
    }

    out[0] = ggml_sycl_hsum_float_8(acc0);
    out[1] = ggml_sycl_hsum_float_8(acc1);
    out[2] = ggml_sycl_hsum_float_8(acc2);
    out[3] = ggml_sycl_hsum_float_8(acc3);
    out[4] = ggml_sycl_hsum_float_8(acc4);
    out[5] = ggml_sycl_hsum_float_8(acc5);
    out[6] = ggml_sycl_hsum_float_8(acc6);
    out[7] = ggml_sycl_hsum_float_8(acc7);
}

// Process 16 weight rows x 1 activation row for Q4_0 x Q8_0.
// Array-based interface for 16 row pointers. 16 independent accumulators
// saturate Arrow Lake P-core's 6-wide issue with dual 256-bit FMA ports.
static inline void simd_mul_mat_q4_0_q8_0_16row(
    int K_elem,
    float * GGML_RESTRICT out,
    const void * GGML_RESTRICT rows[16],
    const void * GGML_RESTRICT vy
) {
    const int nb = K_elem / QK4_0;

    const block_q4_0 * GGML_RESTRICT xr[16];
    for (int r = 0; r < 16; r++) {
        xr[r] = (const block_q4_0 *)rows[r];
    }
    const block_q8_0 * GGML_RESTRICT y = (const block_q8_0 *)vy;

    const __m256i off = _mm256_set1_epi8(8);

    __m256 acc[16];
    for (int r = 0; r < 16; r++) {
        acc[r] = _mm256_setzero_ps();
    }

    for (int ib = 0; ib < nb; ib++) {
        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *)y[ib].qs);

        for (int r = 0; r < 16; r++) {
            const float d  = cpu_half_to_f32(xr[r][ib].d) * q8_d;
            __m256i     qx = ggml_sycl_bytes_from_nibbles_32(xr[r][ib].qs);
            qx             = _mm256_sub_epi8(qx, off);
            const __m256i prod = _mm256_dpbssd_epi32(_mm256_setzero_si256(), qx, qy);
            acc[r] = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod), acc[r]);
        }
    }

    for (int r = 0; r < 16; r++) {
        out[r] = ggml_sycl_hsum_float_8(acc[r]);
    }
}

#endif // defined(__AVXVNNIINT8__)

// ---------------------------------------------------------------------------
// Q6_K x Q8_K  4-row SIMD kernel (AVX2)
// ---------------------------------------------------------------------------
//
// Processes 4 weight rows against 1 activation row in a single pass.
// Q8_K activation data is loaded ONCE and reused across 4 Q6_K weight rows.
// Each Q6_K block has 256 elements: ql[128] + qh[64] + scales[16] + d(fp16).
// Each Q8_K block has 256 elements: qs[256] + d(float) + bsums[16].
//
// Uses the same algorithm as ggml_vec_dot_q6_K_q8_K (x86/quants.c AVX2 path)
// but with 4 independent accumulator sets.

// Scale shuffle table for Q6_K: 16 int8_t scales, each broadcast to 8 bytes.
// Index i selects the shuffle mask for 1 of 16 scale values.
static inline __m128i get_scale_shuffle_q6k(int i) {
    static const uint8_t k_shuffle[128] = {
         0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1,
         2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3,
         4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5,
         6, 6, 6, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 7, 7, 7,
         8, 8, 8, 8, 8, 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9,
        10,10,10,10,10,10,10,10, 11,11,11,11,11,11,11,11,
        12,12,12,12,12,12,12,12, 13,13,13,13,13,13,13,13,
        14,14,14,14,14,14,14,14, 15,15,15,15,15,15,15,15
    };
    return _mm_loadu_si128((const __m128i *) k_shuffle + i);
}

// Process 4 Q6_K weight rows x 1 Q8_K activation row.
// Loads each Q8_K block once and dots against 4 Q6_K blocks simultaneously.
// Returns 4 dot products in out[0..3].
static inline void simd_mul_mat_q6_K_q8_K_4row(
    int K_elem,
    float * GGML_RESTRICT out,
    const void * GGML_RESTRICT vx0,
    const void * GGML_RESTRICT vx1,
    const void * GGML_RESTRICT vx2,
    const void * GGML_RESTRICT vx3,
    const void * GGML_RESTRICT vy
) {
    const int nb = K_elem / QK_K;

    const block_q6_K * GGML_RESTRICT x0 = (const block_q6_K *) vx0;
    const block_q6_K * GGML_RESTRICT x1 = (const block_q6_K *) vx1;
    const block_q6_K * GGML_RESTRICT x2 = (const block_q6_K *) vx2;
    const block_q6_K * GGML_RESTRICT x3 = (const block_q6_K *) vx3;
    const block_q8_K * GGML_RESTRICT y  = (const block_q8_K *) vy;

    const __m256i m4   = _mm256_set1_epi8(0xF);
    const __m256i m2   = _mm256_set1_epi8(3);
    const __m256i m32s = _mm256_set1_epi8(32);

    __m256 acc0 = _mm256_setzero_ps();
    __m256 acc1 = _mm256_setzero_ps();
    __m256 acc2 = _mm256_setzero_ps();
    __m256 acc3 = _mm256_setzero_ps();

    for (int ib = 0; ib < nb; ib++) {
        // Load activation scale ONCE per block
        const float q8_d = y[ib].d;

// Macro: compute one Q6_K row's contribution for this block.
// xr = pointer to Q6_K block for this row, accR = accumulator.
#define PROCESS_Q6K_ROW(xr, accR) \
        do { \
            const float d = q8_d * cpu_half_to_f32((xr)[ib].d); \
            const uint8_t * GGML_RESTRICT q4 = (xr)[ib].ql; \
            const uint8_t * GGML_RESTRICT qh = (xr)[ib].qh; \
            const int8_t  * GGML_RESTRICT q8 = y[ib].qs; \
            const __m128i scales = _mm_loadu_si128((const __m128i *)(xr)[ib].scales); \
            __m256i sumi = _mm256_setzero_si256(); \
            int is = 0; \
            for (int j = 0; j < QK_K / 128; j++) { \
                const __m128i scale_0 = _mm_shuffle_epi8(scales, get_scale_shuffle_q6k(is + 0)); \
                const __m128i scale_1 = _mm_shuffle_epi8(scales, get_scale_shuffle_q6k(is + 1)); \
                const __m128i scale_2 = _mm_shuffle_epi8(scales, get_scale_shuffle_q6k(is + 2)); \
                const __m128i scale_3 = _mm_shuffle_epi8(scales, get_scale_shuffle_q6k(is + 3)); \
                is += 4; \
                const __m256i q4bits1 = _mm256_loadu_si256((const __m256i *) q4); q4 += 32; \
                const __m256i q4bits2 = _mm256_loadu_si256((const __m256i *) q4); q4 += 32; \
                const __m256i q4bitsH = _mm256_loadu_si256((const __m256i *) qh); qh += 32; \
                const __m256i q4h_0 = _mm256_slli_epi16(_mm256_and_si256(q4bitsH, m2), 4); \
                const __m256i q4h_1 = _mm256_slli_epi16(_mm256_and_si256(_mm256_srli_epi16(q4bitsH, 2), m2), 4); \
                const __m256i q4h_2 = _mm256_slli_epi16(_mm256_and_si256(_mm256_srli_epi16(q4bitsH, 4), m2), 4); \
                const __m256i q4h_3 = _mm256_slli_epi16(_mm256_and_si256(_mm256_srli_epi16(q4bitsH, 6), m2), 4); \
                const __m256i q4_0 = _mm256_or_si256(_mm256_and_si256(q4bits1, m4), q4h_0); \
                const __m256i q4_1 = _mm256_or_si256(_mm256_and_si256(q4bits2, m4), q4h_1); \
                const __m256i q4_2 = _mm256_or_si256(_mm256_and_si256(_mm256_srli_epi16(q4bits1, 4), m4), q4h_2); \
                const __m256i q4_3 = _mm256_or_si256(_mm256_and_si256(_mm256_srli_epi16(q4bits2, 4), m4), q4h_3); \
                const __m256i q8_0 = _mm256_loadu_si256((const __m256i *) q8); q8 += 32; \
                const __m256i q8_1 = _mm256_loadu_si256((const __m256i *) q8); q8 += 32; \
                const __m256i q8_2 = _mm256_loadu_si256((const __m256i *) q8); q8 += 32; \
                const __m256i q8_3 = _mm256_loadu_si256((const __m256i *) q8); q8 += 32; \
                __m256i q8s_0 = _mm256_maddubs_epi16(m32s, q8_0); \
                __m256i q8s_1 = _mm256_maddubs_epi16(m32s, q8_1); \
                __m256i q8s_2 = _mm256_maddubs_epi16(m32s, q8_2); \
                __m256i q8s_3 = _mm256_maddubs_epi16(m32s, q8_3); \
                __m256i p16_0 = _mm256_maddubs_epi16(q4_0, q8_0); \
                __m256i p16_1 = _mm256_maddubs_epi16(q4_1, q8_1); \
                __m256i p16_2 = _mm256_maddubs_epi16(q4_2, q8_2); \
                __m256i p16_3 = _mm256_maddubs_epi16(q4_3, q8_3); \
                p16_0 = _mm256_sub_epi16(p16_0, q8s_0); \
                p16_1 = _mm256_sub_epi16(p16_1, q8s_1); \
                p16_2 = _mm256_sub_epi16(p16_2, q8s_2); \
                p16_3 = _mm256_sub_epi16(p16_3, q8s_3); \
                p16_0 = _mm256_madd_epi16(_mm256_cvtepi8_epi16(scale_0), p16_0); \
                p16_1 = _mm256_madd_epi16(_mm256_cvtepi8_epi16(scale_1), p16_1); \
                p16_2 = _mm256_madd_epi16(_mm256_cvtepi8_epi16(scale_2), p16_2); \
                p16_3 = _mm256_madd_epi16(_mm256_cvtepi8_epi16(scale_3), p16_3); \
                sumi = _mm256_add_epi32(sumi, _mm256_add_epi32(p16_0, p16_1)); \
                sumi = _mm256_add_epi32(sumi, _mm256_add_epi32(p16_2, p16_3)); \
            } \
            accR = _mm256_fmadd_ps(_mm256_broadcast_ss(&d), _mm256_cvtepi32_ps(sumi), accR); \
        } while (0)

        PROCESS_Q6K_ROW(x0, acc0);
        PROCESS_Q6K_ROW(x1, acc1);
        PROCESS_Q6K_ROW(x2, acc2);
        PROCESS_Q6K_ROW(x3, acc3);

#undef PROCESS_Q6K_ROW
    }

    out[0] = ggml_sycl_hsum_float_8(acc0);
    out[1] = ggml_sycl_hsum_float_8(acc1);
    out[2] = ggml_sycl_hsum_float_8(acc2);
    out[3] = ggml_sycl_hsum_float_8(acc3);
}

// ---------------------------------------------------------------------------
// Fused Gate+Up+SiLU 2-row SIMD kernel for Q4_0 x Q8_0
// ---------------------------------------------------------------------------
// Computes gate_dot and up_dot in a single pass over the activation,
// then applies SiLU(gate_dot) * up_dot.
// Saves one full activation load per output row vs. separate matmuls.
static inline void simd_fused_gate_up_silu_q4_0_q8_0(
    int K_elem,
    float * GGML_RESTRICT out,
    const void * GGML_RESTRICT v_gate,
    const void * GGML_RESTRICT v_up,
    const void * GGML_RESTRICT vy
) {
    const int nb = K_elem / QK4_0;

    const block_q4_0 * GGML_RESTRICT xg = (const block_q4_0 *)v_gate;
    const block_q4_0 * GGML_RESTRICT xu = (const block_q4_0 *)v_up;
    const block_q8_0 * GGML_RESTRICT y  = (const block_q8_0 *)vy;

    const __m256i off = _mm256_set1_epi8(8);

    __m256 acc_gate = _mm256_setzero_ps();
    __m256 acc_up   = _mm256_setzero_ps();

    for (int ib = 0; ib < nb; ib++) {
        // Load activation block ONCE (amortized across gate + up)
        const float   q8_d = cpu_half_to_f32(y[ib].d);
        const __m256i qy   = _mm256_loadu_si256((const __m256i *)y[ib].qs);

        // Gate row
        {
            const float d  = cpu_half_to_f32(xg[ib].d) * q8_d;
            __m256i     qx = ggml_sycl_bytes_from_nibbles_32(xg[ib].qs);
            qx             = _mm256_sub_epi8(qx, off);
            const __m256i prod_g = ggml_sycl_dot_i8(qx, qy);
            acc_gate = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod_g), acc_gate);
        }

        // Up row
        {
            const float d  = cpu_half_to_f32(xu[ib].d) * q8_d;
            __m256i     qx = ggml_sycl_bytes_from_nibbles_32(xu[ib].qs);
            qx             = _mm256_sub_epi8(qx, off);
            const __m256i prod_u = ggml_sycl_dot_i8(qx, qy);
            acc_up = _mm256_fmadd_ps(_mm256_set1_ps(d), _mm256_cvtepi32_ps(prod_u), acc_up);
        }
    }

    // Horizontal sum both accumulators
    float gate_val = ggml_sycl_hsum_float_8(acc_gate);
    float up_val   = ggml_sycl_hsum_float_8(acc_up);

    // SiLU(gate) * up  =  gate / (1 + exp(-gate)) * up
    *out = (gate_val / (1.0f + expf(-gate_val))) * up_val;
}

#endif // defined(__AVX2__)

// ---------------------------------------------------------------------------
// MUL_MAT  (oneDNN on host, async host_task when enabled)
// ---------------------------------------------------------------------------

static bool cpu_mul_mat(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
#if !GGML_SYCL_DNNL
    GGML_UNUSED(ctx);
    GGML_UNUSED(dst);
    return false;
#else
#if GGML_SYCL_A7L5W_INSTRUMENT
    {
        static std::atomic<int> a7l5w_entry_log_count{ 0 };
        if (a7l5w_entry_log_count.fetch_add(1, std::memory_order_relaxed) < 5) {
            std::fprintf(stderr,
                         "[A7L5W-ENTRY] cpu_mul_mat src0=%s (type=%d) src1=%s (type=%d) dst=%s (type=%d)\n",
                         dst->src[0] && dst->src[0]->name ? dst->src[0]->name : "?",
                         dst->src[0] ? (int) dst->src[0]->type : -1,
                         dst->src[1] && dst->src[1]->name ? dst->src[1]->name : "?",
                         dst->src[1] ? (int) dst->src[1]->type : -1,
                         dst && dst->name ? dst->name : "?",
                         dst ? (int) dst->type : -1);
        }
    }
#endif
    const ggml_tensor * src0 = dst->src[0];  // weights
    const ggml_tensor * src1 = dst->src[1];  // activations

    if (!src0 || !src1) {
        return false;
    }

    // Activations must be F32, output must be F32
    if (src1->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_F32) {
        return false;
    }

    // Supported weight types: F32, F16, or any quantized type with to_float
    const bool src0_f32       = (src0->type == GGML_TYPE_F32);
    const bool src0_quantized = !src0_f32 && (src0->type == GGML_TYPE_F16 || ggml_is_quantized(src0->type));

    if (!src0_f32 && !src0_quantized) {
        return false;
    }

    const auto * type_traits = src0_quantized ? ggml_get_type_traits(src0->type) : nullptr;
    if (src0_quantized && (!type_traits || !type_traits->to_float)) {
        return false;
    }

    // ggml MUL_MAT convention:  C^T = A * B^T  =>  C = B * A^T
    //   src0 = A  (weights)     [ne00 x ne01]  (ne00 = K, ne01 = N)
    //   src1 = B  (activations) [ne10 x ne11]  (ne10 = K, ne11 = M)
    //   dst  = C  (output)      [ne0  x ne1 ]  (ne0  = N, ne1  = M)
    //
    // We need: C[M,N] = src1[M,K] * src0^T[K,N]

    GGML_ASSERT(src0->ne[0] == src1->ne[0]);

    const dnnl_dim_t M = static_cast<dnnl_dim_t>(src1->ne[1]);
    const dnnl_dim_t N = static_cast<dnnl_dim_t>(src0->ne[1]);
    const dnnl_dim_t K = static_cast<dnnl_dim_t>(src0->ne[0]);

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    // Stage tensors to host-accessible memory (event-based).
    sycl::event e0, e1;
    const bool  async_requested = ggml_sycl_cpu_offload_async_enabled();
    const bool  force_sync_for_moe_routing =
        ggml_sycl_planner_authoritative_residency_active(device) &&
        (cpu_tensor_is_moe_routing_chain(dst) || cpu_tensor_is_moe_routing_chain(src0) ||
         cpu_tensor_is_moe_routing_chain(src1));
    const bool async_mode = async_requested && gpu_q && !force_sync_for_moe_routing;

    // llama.cpp-vtf7f: acquire a lifetime lease on the unified-cache weight
    // view so it cannot be evicted / sycl::free'd during the downstream DNNL
    // call.  The lease lives in a local mem_handle whose dtor releases
    // exactly once.  For async path, the lease is copied into `run_mul_mat`'s
    // lambda capture (and subsequently into the outer host_task lambda),
    // bumping the refcount so the lease outlives the sync return and is
    // only released when the async task completes.
    ggml_sycl::mem_handle src0_lease{};
    // Async path safety: prefer persistent registered host copy for weights.
    // Host cache/unified-cache views are not lease-pinned for async task lifetime.
    const void * src0_data = nullptr;
    if (async_mode) {
        src0_data = cpu_dispatch_lookup_host_ptr(src0->name);
        // llama.cpp-0k543: wrap the registry pointer in a CHUNK_LEASE handle.
        // Most registry entries are mmap-backed (process-lifetime) or
        // aligned_alloc'd (registry-lifetime) — from_chunk_ptr falls back to
        // DIRECT for those, a safe no-op.  When a caller has registered a
        // pointer that happens to live inside a pinned-pool chunk, the
        // handle acquires a chunk lease that travels into run_mul_mat's
        // lambda capture and survives the host_task submission.
        if (src0_data) {
            src0_lease = ggml_sycl::mem_handle::from_chunk_ptr(
                const_cast<void *>(src0_data), device, GGML_LAYOUT_AOS, false);
        }
    }
    if (!src0_data) {
        src0_data = get_host_ptr(src0, device, 0, gpu_q, &e0, &src0_lease);
    }
    const void * src1_data = get_host_ptr(src1, device, 1, gpu_q, &e1);

    bool   retained_output;
    void * dst_data = get_retained_or_staging_output(dst, device, gpu_q, &retained_output);

    if (!src0_data || !src1_data || !dst_data) {
        return false;
    }


    // A7L5W Site 1-entry: validate src0_data covers the full tensor extent
    // before per-batch arithmetic.  If `cpu_dispatch_lookup_host_ptr(src0->name)`
    // returned a pointer whose registered size is smaller than the full
    // ne00*ne01*ne02*ne03 extent, the per-batch (i02*nb02 + i03*nb03) indexing
    // will later produce an OOB pointer.
    GGML_SYCL_A7L5W_ASSERT_TENSOR("cpu_mul_mat/src0_entry",
                                 src0,
                                 src0_data,
                                 ggml_nbytes(src0));

    // Batch dimensions (broadcast src0 if ne02/ne03 < ne12/ne13)
    const int64_t ne02 = src0->ne[2];
    const int64_t ne03 = src0->ne[3];
    const int64_t ne12 = src1->ne[2];
    const int64_t ne13 = src1->ne[3];

    // AOS stride for host data (tensor nb may be SOA, but mmap/cache data is AOS)
    const int64_t nb01 = static_cast<int64_t>(ggml_row_size(src0->type, K));
    const int64_t nb02 = nb01 * src0->ne[1];
    const int64_t nb03 = nb02 * src0->ne[2];
    const int64_t nb12 = src1->nb[2];
    const int64_t nb13 = src1->nb[3];
    const int64_t nb2  = dst->nb[2];
    const int64_t nb3  = dst->nb[3];

    const dnnl_dim_t ldc = static_cast<dnnl_dim_t>(dst->nb[1] / sizeof(float));

    // For small M (TG batch=1..4), use quantized dot product when available.
    // This avoids dequantizing the entire N×K weight matrix to F32 and replaces
    // dnnl_sgemm GEMV with direct quantized vec_dot (e.g., Q4_0 × Q8_0).
    // Benefits: ~5x less memory bandwidth (quantized reads), no BLAS overhead,
    // L1-friendly access pattern (one 2KB weight row + 4KB activation per dot).
    const auto * cpu_traits  = src0_quantized ? ggml_get_type_traits_cpu(src0->type) : nullptr;
    const bool   use_vec_dot = (M <= 4 && cpu_traits && cpu_traits->vec_dot);

    auto run_mul_mat = [=]() {
#if GGML_SYCL_A7L5W_INSTRUMENT
        {
            static std::atomic<int> a7l5w_rmm_log_count{ 0 };
            if (a7l5w_rmm_log_count.fetch_add(1, std::memory_order_relaxed) < 10) {
                std::fprintf(stderr,
                             "[A7L5W-RUN] run_mul_mat src0=%s (type=%d f32=%d q=%d) M=%lld N=%lld K=%lld\n",
                             src0 && src0->name ? src0->name : "?",
                             src0 ? (int) src0->type : -1,
                             src0_f32 ? 1 : 0,
                             src0_quantized ? 1 : 0,
                             (long long) M, (long long) N, (long long) K);
            }
        }
#endif
        ggml_from_float_t    from_float_fn = nullptr;
        size_t               q_row_size    = 0;
        // Pre-allocated buffer via g_cpu_dispatch_buffers.src1_q
        uint8_t * src1_q_buf = nullptr;

        static thread_local quant_cache_key src1_q_cache;

        if (use_vec_dot) {
            const ggml_type vec_dot_type   = cpu_traits->vec_dot_type;
            const auto *    vdt_cpu_traits = ggml_get_type_traits_cpu(vec_dot_type);
            from_float_fn                  = vdt_cpu_traits ? vdt_cpu_traits->from_float : nullptr;
            if (from_float_fn) {
                q_row_size = ggml_row_size(vec_dot_type, K);
                const size_t buf_size = static_cast<size_t>(M) * q_row_size;
                GGML_ASSERT(buf_size <= g_cpu_dispatch_buffers.src1_q.size());
                src1_q_buf = g_cpu_dispatch_buffers.src1_q.data();
            }
        }

        // Dequant/conversion buffer for non-F32 weights (only for GEMM fallback path)
        // Pre-allocated buffer via g_cpu_dispatch_buffers.scratch_nk
        float * src0_f32_buf = nullptr;
        if (src0_quantized && !use_vec_dot) {
            const size_t buf_size = static_cast<size_t>(N) * K;
            GGML_ASSERT(buf_size <= g_cpu_dispatch_buffers.scratch_nk.size());
            src0_f32_buf = g_cpu_dispatch_buffers.scratch_nk.data();
        }

        for (int64_t i13 = 0; i13 < ne13; i13++) {
            for (int64_t i12 = 0; i12 < ne12; i12++) {
                const int64_t i02 = i12 % ne02;
                const int64_t i03 = i13 % ne03;

                const char *  src0_batch = static_cast<const char *>(src0_data) + i02 * nb02 + i03 * nb03;
                const float * src1_batch =
                    reinterpret_cast<const float *>(static_cast<const char *>(src1_data) + i12 * nb12 + i13 * nb13);
                float * dst_batch = reinterpret_cast<float *>(static_cast<char *>(dst_data) + i12 * nb2 + i13 * nb3);

                if (use_vec_dot && from_float_fn) {
                    // Quantized dot product path: quantize activations, then vec_dot
                    // per output element.  No weight dequantization needed.
                    // Cache only for single-batch (ne12*ne13==1): multi-batch
                    // iterates different src1_batch offsets with the same tensor
                    // pointer, so the cache key can't distinguish them.
                    const bool     can_use_cache = (ne12 * ne13 == 1);
                    const uint64_t gen           = g_quant_cache_generation.load(std::memory_order_relaxed);
                    if (!can_use_cache || !src1_q_cache.matches(src1, gen, M, K, from_float_fn)) {
                        for (dnnl_dim_t m = 0; m < M; m++) {
                            from_float_fn(src1_batch + m * K, src1_q_buf + m * q_row_size, K);
                        }
                        if (can_use_cache) {
                            src1_q_cache = { src1, gen, M, K, from_float_fn };
                        }
                    }

                    // Parallel vec_dot over N (output rows).
                    // Each thread processes a contiguous chunk of weight rows.
                    // Thread-safe: each (n,m) writes to a unique dst_batch location.
                    const int N_int          = static_cast<int>(N);
                    const int n_threads_hint = ggml_sycl_cpu_threads_hint();

                    const int64_t total_work = static_cast<int64_t>(N_int) * M;
                    if (N_int > 1 && n_threads_hint > 1 && total_work >= ggml_sycl_cpu_vecdot_min_parallel_work()) {
#    if GGML_SYCL_HAS_TBB
                        const int target_tasks = std::max(1, n_threads_hint * ggml_sycl_cpu_vecdot_tasks_per_thread());
                        const int grain_from_target = std::max(1, (N_int + target_tasks - 1) / target_tasks);
                        const int grain = std::max(grain_from_target, ggml_sycl_cpu_vecdot_min_rows_per_task());
                        // Extract pointer before parallel_for: src1_q_buf is static thread_local,
                        // so TBB worker threads would see their own empty instances.
                        // Capturing the raw pointer ensures all workers use the populated buffer.
                        uint8_t * src1_q_data = src1_q_buf;
#if defined(__AVX2__)
                        if (src0->type == GGML_TYPE_Q4_0) {
                            ggml_sycl_cpu_arena().execute([&] {
                                ggml_sycl_tbb::parallel_for(
                                    ggml_sycl_tbb::blocked_range<int>(0, N_int, grain),
                                    [&, src1_q_data](const ggml_sycl_tbb::blocked_range<int> & r) {
                                        int n = r.begin();
                                        // Process 4 weight rows at a time
                                        for (; n + 3 < r.end(); n += 4) {
                                            for (dnnl_dim_t m = 0; m < M; m++) {
                                                float results[4];
                                                simd_mul_mat_q4_0_q8_0_4row(
                                                    static_cast<int>(K), results,
                                                    src0_batch + (n + 0) * nb01,
                                                    src0_batch + (n + 1) * nb01,
                                                    src0_batch + (n + 2) * nb01,
                                                    src0_batch + (n + 3) * nb01,
                                                    src1_q_data + m * q_row_size);
                                                dst_batch[m * ldc + n + 0] = results[0];
                                                dst_batch[m * ldc + n + 1] = results[1];
                                                dst_batch[m * ldc + n + 2] = results[2];
                                                dst_batch[m * ldc + n + 3] = results[3];
                                            }
                                        }
                                        // Remainder rows: use original vec_dot
                                        for (; n < r.end(); n++) {
                                            const void * weight_row = src0_batch + n * nb01;
                                            for (dnnl_dim_t m = 0; m < M; m++) {
                                                float dot_result = 0.0f;
                                                cpu_traits->vec_dot(static_cast<int>(K), &dot_result, sizeof(float),
                                                                    weight_row, 0, src1_q_data + m * q_row_size, 0, 1);
                                                dst_batch[m * ldc + n] = dot_result;
                                            }
                                        }
                                    });
                            });
                        } else if (src0->type == GGML_TYPE_Q6_K) {
                            ggml_sycl_cpu_arena().execute([&] {
                                ggml_sycl_tbb::parallel_for(
                                    ggml_sycl_tbb::blocked_range<int>(0, N_int, grain),
                                    [&, src1_q_data](const ggml_sycl_tbb::blocked_range<int> & r) {
                                        int n = r.begin();
                                        for (; n + 3 < r.end(); n += 4) {
                                            for (dnnl_dim_t m = 0; m < M; m++) {
                                                float results[4];
                                                simd_mul_mat_q6_K_q8_K_4row(
                                                    static_cast<int>(K), results,
                                                    src0_batch + (n + 0) * nb01,
                                                    src0_batch + (n + 1) * nb01,
                                                    src0_batch + (n + 2) * nb01,
                                                    src0_batch + (n + 3) * nb01,
                                                    src1_q_data + m * q_row_size);
                                                dst_batch[m * ldc + n + 0] = results[0];
                                                dst_batch[m * ldc + n + 1] = results[1];
                                                dst_batch[m * ldc + n + 2] = results[2];
                                                dst_batch[m * ldc + n + 3] = results[3];
                                            }
                                        }
                                        for (; n < r.end(); n++) {
                                            const void * weight_row = src0_batch + n * nb01;
                                            for (dnnl_dim_t m = 0; m < M; m++) {
                                                float dot_result = 0.0f;
                                                cpu_traits->vec_dot(static_cast<int>(K), &dot_result, sizeof(float),
                                                                    weight_row, 0, src1_q_data + m * q_row_size, 0, 1);
                                                dst_batch[m * ldc + n] = dot_result;
                                            }
                                        }
                                    });
                            });
                        } else {
#endif
                        ggml_sycl_cpu_arena().execute([&] {
                            ggml_sycl_tbb::parallel_for(
                                ggml_sycl_tbb::blocked_range<int>(0, N_int, grain),
                                [&, src1_q_data](const ggml_sycl_tbb::blocked_range<int> & r) {
                                    for (int n = r.begin(); n < r.end(); n++) {
                                        const void * weight_row = src0_batch + n * nb01;
                                        for (dnnl_dim_t m = 0; m < M; m++) {
                                            float dot_result = 0.0f;
                                            cpu_traits->vec_dot(static_cast<int>(K), &dot_result, sizeof(float),
                                                                weight_row, 0, src1_q_data + m * q_row_size, 0, 1);
                                            dst_batch[m * ldc + n] = dot_result;
                                        }
                                    }
                                });
                        });
#if defined(__AVX2__)
                        }
#endif
#    else
#if defined(__AVX2__)
                        if (src0->type == GGML_TYPE_Q4_0) {
                            int n = 0;
                            for (; n + 3 < N_int; n += 4) {
                                for (dnnl_dim_t m = 0; m < M; m++) {
                                    float results[4];
                                    simd_mul_mat_q4_0_q8_0_4row(
                                        static_cast<int>(K), results,
                                        src0_batch + (n + 0) * nb01,
                                        src0_batch + (n + 1) * nb01,
                                        src0_batch + (n + 2) * nb01,
                                        src0_batch + (n + 3) * nb01,
                                        src1_q_buf + m * q_row_size);
                                    dst_batch[m * ldc + static_cast<dnnl_dim_t>(n + 0)] = results[0];
                                    dst_batch[m * ldc + static_cast<dnnl_dim_t>(n + 1)] = results[1];
                                    dst_batch[m * ldc + static_cast<dnnl_dim_t>(n + 2)] = results[2];
                                    dst_batch[m * ldc + static_cast<dnnl_dim_t>(n + 3)] = results[3];
                                }
                            }
                            for (; n < N_int; n++) {
                                const void * weight_row = src0_batch + static_cast<dnnl_dim_t>(n) * nb01;
                                for (dnnl_dim_t m = 0; m < M; m++) {
                                    float dot_result = 0.0f;
                                    cpu_traits->vec_dot(static_cast<int>(K), &dot_result, sizeof(float), weight_row, 0,
                                                        src1_q_buf + m * q_row_size, 0, 1);
                                    dst_batch[m * ldc + static_cast<dnnl_dim_t>(n)] = dot_result;
                                }
                            }
                        } else if (src0->type == GGML_TYPE_Q6_K) {
                            int n = 0;
                            for (; n + 3 < N_int; n += 4) {
                                for (dnnl_dim_t m = 0; m < M; m++) {
                                    float results[4];
                                    simd_mul_mat_q6_K_q8_K_4row(
                                        static_cast<int>(K), results,
                                        src0_batch + (n + 0) * nb01,
                                        src0_batch + (n + 1) * nb01,
                                        src0_batch + (n + 2) * nb01,
                                        src0_batch + (n + 3) * nb01,
                                        src1_q_buf + m * q_row_size);
                                    dst_batch[m * ldc + static_cast<dnnl_dim_t>(n + 0)] = results[0];
                                    dst_batch[m * ldc + static_cast<dnnl_dim_t>(n + 1)] = results[1];
                                    dst_batch[m * ldc + static_cast<dnnl_dim_t>(n + 2)] = results[2];
                                    dst_batch[m * ldc + static_cast<dnnl_dim_t>(n + 3)] = results[3];
                                }
                            }
                            for (; n < N_int; n++) {
                                const void * weight_row = src0_batch + static_cast<dnnl_dim_t>(n) * nb01;
                                for (dnnl_dim_t m = 0; m < M; m++) {
                                    float dot_result = 0.0f;
                                    cpu_traits->vec_dot(static_cast<int>(K), &dot_result, sizeof(float), weight_row, 0,
                                                        src1_q_buf + m * q_row_size, 0, 1);
                                    dst_batch[m * ldc + static_cast<dnnl_dim_t>(n)] = dot_result;
                                }
                            }
                        } else {
#endif
                        for (int n = 0; n < N_int; n++) {
                            const void * weight_row = src0_batch + static_cast<dnnl_dim_t>(n) * nb01;
                            for (dnnl_dim_t m = 0; m < M; m++) {
                                float dot_result = 0.0f;
                                cpu_traits->vec_dot(static_cast<int>(K), &dot_result, sizeof(float), weight_row, 0,
                                                    src1_q_buf + m * q_row_size, 0, 1);
                                dst_batch[m * ldc + static_cast<dnnl_dim_t>(n)] = dot_result;
                            }
                        }
#if defined(__AVX2__)
                        }
#endif
#    endif
                    } else {
                        // Small N or single thread: use original serial path
#if defined(__AVX2__)
                        if (src0->type == GGML_TYPE_Q4_0) {
                            dnnl_dim_t n = 0;
                            for (; n + 3 < N; n += 4) {
                                for (dnnl_dim_t m = 0; m < M; m++) {
                                    float results[4];
                                    simd_mul_mat_q4_0_q8_0_4row(
                                        static_cast<int>(K), results,
                                        src0_batch + (n + 0) * nb01,
                                        src0_batch + (n + 1) * nb01,
                                        src0_batch + (n + 2) * nb01,
                                        src0_batch + (n + 3) * nb01,
                                        src1_q_buf + m * q_row_size);
                                    dst_batch[m * ldc + n + 0] = results[0];
                                    dst_batch[m * ldc + n + 1] = results[1];
                                    dst_batch[m * ldc + n + 2] = results[2];
                                    dst_batch[m * ldc + n + 3] = results[3];
                                }
                            }
                            for (; n < N; n++) {
                                const void * weight_row = src0_batch + n * nb01;
                                for (dnnl_dim_t m = 0; m < M; m++) {
                                    float dot_result = 0.0f;
                                    cpu_traits->vec_dot(static_cast<int>(K), &dot_result, sizeof(float), weight_row, 0,
                                                        src1_q_buf + m * q_row_size, 0, 1);
                                    dst_batch[m * ldc + n] = dot_result;
                                }
                            }
                        } else if (src0->type == GGML_TYPE_Q6_K) {
                            dnnl_dim_t n = 0;
                            for (; n + 3 < N; n += 4) {
                                for (dnnl_dim_t m = 0; m < M; m++) {
                                    float results[4];
                                    simd_mul_mat_q6_K_q8_K_4row(
                                        static_cast<int>(K), results,
                                        src0_batch + (n + 0) * nb01,
                                        src0_batch + (n + 1) * nb01,
                                        src0_batch + (n + 2) * nb01,
                                        src0_batch + (n + 3) * nb01,
                                        src1_q_buf + m * q_row_size);
                                    dst_batch[m * ldc + n + 0] = results[0];
                                    dst_batch[m * ldc + n + 1] = results[1];
                                    dst_batch[m * ldc + n + 2] = results[2];
                                    dst_batch[m * ldc + n + 3] = results[3];
                                }
                            }
                            for (; n < N; n++) {
                                const void * weight_row = src0_batch + n * nb01;
                                for (dnnl_dim_t m = 0; m < M; m++) {
                                    float dot_result = 0.0f;
                                    cpu_traits->vec_dot(static_cast<int>(K), &dot_result, sizeof(float), weight_row, 0,
                                                        src1_q_buf + m * q_row_size, 0, 1);
                                    dst_batch[m * ldc + n] = dot_result;
                                }
                            }
                        } else {
#endif
                        for (dnnl_dim_t n = 0; n < N; n++) {
                            const void * weight_row = src0_batch + n * nb01;
                            for (dnnl_dim_t m = 0; m < M; m++) {
                                float dot_result = 0.0f;
                                cpu_traits->vec_dot(static_cast<int>(K), &dot_result, sizeof(float), weight_row, 0,
                                                    src1_q_buf + m * q_row_size, 0, 1);
                                dst_batch[m * ldc + n] = dot_result;
                            }
                        }
#if defined(__AVX2__)
                        }
#endif
                    }
                } else {
#if GGML_SYCL_A7L5W_INSTRUMENT
                    {
                        std::fprintf(stderr,
                                     "[A7L5W-GEMM] GEMM fallback entered src0=%s type=%d M=%lld N=%lld K=%lld "
                                     "i12=%lld i13=%lld src0_batch=%p src1_batch=%p dst_batch=%p\n",
                                     src0 && src0->name ? src0->name : "?",
                                     src0 ? (int) src0->type : -1,
                                     (long long) M, (long long) N, (long long) K,
                                     (long long) i12, (long long) i13,
                                     (void *) src0_batch, (void *) src1_batch, (void *) dst_batch);
                        std::fflush(stderr);
                    }
#endif
                    // GEMM fallback: dequantize weights to F32, then dnnl_sgemm
                    const float * weight_f32;
                    dnnl_dim_t    weight_ld = K;

                    if (src0_f32) {
                        weight_f32 = reinterpret_cast<const float *>(src0_batch);
                        weight_ld  = static_cast<dnnl_dim_t>(nb01 / sizeof(float));
                    } else {
                        // A7L5W Site 1a: validate the per-batch src0 slab before
                        // we dequantize N*K bytes from it.  `src0_batch` is
                        // `src0_data + i02*nb02 + i03*nb03`; if `src0_data` is
                        // registered in alloc_registry, the slab [N*nb01] must
                        // fit within the registered allocation.
                        GGML_SYCL_A7L5W_ASSERT_TENSOR("cpu_mul_mat/dequant_in",
                                                     src0,
                                                     src0_batch,
                                                     static_cast<std::size_t>(N) * static_cast<std::size_t>(nb01));
                        for (dnnl_dim_t row = 0; row < N; row++) {
                            const void * row_data = src0_batch + row * nb01;
                            type_traits->to_float(row_data, src0_f32_buf + row * K, K);
                        }
                        weight_f32 = src0_f32_buf;
                    }

                    // A7L5W Site 1: validate the A-matrix pointer that DNNL's
                    // JIT F32 GEMM will broadcast/load from.  For the F32 path
                    // this points into src0_data + batch offset; for the dequant
                    // path this points into a thread-local scratch buffer.
                    // Extent: N rows of K floats, row stride = weight_ld floats.
                    {
                        const std::size_t weight_bytes =
                            static_cast<std::size_t>(N) *
                            static_cast<std::size_t>(weight_ld) *
                            sizeof(float);
                        GGML_SYCL_A7L5W_ASSERT_PTR("cpu_mul_mat/dnnl_sgemm_A",
                                                  src0 && src0->name ? src0->name : "(cpu_mul_mat_A)",
                                                  weight_f32,
                                                  weight_bytes);
                    }
                    // Same check for src1 (B matrix) and dst (C matrix).
                    GGML_SYCL_A7L5W_ASSERT_PTR("cpu_mul_mat/dnnl_sgemm_B",
                                              src1 && src1->name ? src1->name : "(cpu_mul_mat_B)",
                                              src1_batch,
                                              static_cast<std::size_t>(M) *
                                                  static_cast<std::size_t>(K) * sizeof(float));
                    GGML_SYCL_A7L5W_ASSERT_PTR("cpu_mul_mat/dnnl_sgemm_C",
                                              dst && dst->name ? dst->name : "(cpu_mul_mat_C)",
                                              dst_batch,
                                              static_cast<std::size_t>(M) *
                                                  static_cast<std::size_t>(ldc) * sizeof(float));
                    dnnl_sgemm('T', 'N', N, M, K, 1.0f, weight_f32, weight_ld, src1_batch, K, 0.0f, dst_batch, ldc);
                }
            }
        }
    };

    if (batched_mode_active()) {
        // Direct execution inside batched host_task — no submission, no events.
        // In HOST_COMPUTE mode: src0 from mmap, src1/dst from host-pinned t->data.
        run_mul_mat();
        // No flush_output: dst_data already points to host-pinned t->data
        // (after Change 4 fixes get_host_output_ptr).
        return true;
    }

    if (async_mode) {
        // Async path: submit host compute on the GPU queue so completion is
        // naturally visible to graph scheduling and downstream GPU kernels.
        std::vector<sycl::event> deps = cpu_collect_deps(&e0, &e1, gpu_q);
        sycl::event              cpu_evt =
            cpu_submit_async(gpu_q, deps, [=](sycl::handler & cgh) { cgh.host_task([=]() { run_mul_mat(); }); });

        if (!retained_output) {
            flush_output(dst, device, gpu_q, &cpu_evt, true);
        }
        return true;
    }

    // Legacy sync path
    cpu_wait_chain_event();
    offload_wait_event(e0, offload_wait_reason::FALLBACK);
    offload_wait_event(e1, offload_wait_reason::FALLBACK);
    run_mul_mat();
    if (!retained_output) {
        flush_output(dst, device, gpu_q);
    }
    return true;
#endif
}

// ---------------------------------------------------------------------------
// RMS_NORM  (SYCL parallel_for on CPU queue)
// ---------------------------------------------------------------------------

static bool cpu_rms_norm(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const bool batched   = batched_mode_active();
    const bool host_task = !batched && host_task_mode_active();

    sycl::queue * cpu_q = (host_task || batched) ? nullptr : ggml_sycl_get_cpu_queue();
    if (!host_task && !batched && !cpu_q) {
        return false;
    }

    const ggml_tensor * src0 = dst->src[0];
    if (!src0) {
        return false;
    }
    if (src0->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_F32) {
        return false;
    }
    if (!ggml_is_contiguous(src0)) {
        return false;
    }

    float eps;
    memcpy(&eps, dst->op_params, sizeof(float));

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event   e0;
    const float * src_data = static_cast<const float *>(get_host_ptr(src0, device, 0, gpu_q, &e0));

    bool    retained_output;
    float * dst_data = static_cast<float *>(get_retained_or_staging_output(dst, device, gpu_q, &retained_output));

    if (!src_data || !dst_data) {
        return false;
    }

    const int64_t ne00  = src0->ne[0];
    const int64_t nrows = ggml_nrows(src0);

    if (batched) {
        // Direct synchronous execution inside batched host_task — no queue submission
        for (int64_t row = 0; row < nrows; row++) {
            const float * src_row = src_data + row * ne00;
            float *       dst_row = dst_data + row * ne00;

            float sum_sq = 0.0f;
            for (int64_t j = 0; j < ne00; j++) {
                sum_sq += src_row[j] * src_row[j];
            }

            const float scale = 1.0f / std::sqrt(sum_sq / static_cast<float>(ne00) + eps);

            for (int64_t j = 0; j < ne00; j++) {
                dst_row[j] = src_row[j] * scale;
            }
        }
    } else if (host_task) {
        // host_task on gpu_q: in-order queue serializes with GPU kernels.
        // No cross-queue sync needed.  std:: math is faster than sycl:: on host.
        gpu_q->submit([&](sycl::handler & cgh) {
            cgh.host_task([=]() {
                for (int64_t row = 0; row < nrows; row++) {
                    const float * src_row = src_data + row * ne00;
                    float *       dst_row = dst_data + row * ne00;

                    float sum_sq = 0.0f;
                    for (int64_t j = 0; j < ne00; j++) {
                        sum_sq += src_row[j] * src_row[j];
                    }

                    const float scale = 1.0f / std::sqrt(sum_sq / static_cast<float>(ne00) + eps);

                    for (int64_t j = 0; j < ne00; j++) {
                        dst_row[j] = src_row[j] * scale;
                    }
                }
            });
        });
    } else {
        std::vector<sycl::event> deps = cpu_collect_deps(&e0, nullptr, cpu_q);

        // One work-item per row — each computes RMS and normalizes.
        sycl::event cpu_evt = cpu_submit_async(cpu_q, deps, [&](sycl::handler & cgh) {
            cgh.parallel_for(sycl::range<1>(static_cast<size_t>(nrows)), [=](sycl::id<1> row_id) {
                const int64_t row     = static_cast<int64_t>(row_id[0]);
                const float * src_row = src_data + row * ne00;
                float *       dst_row = dst_data + row * ne00;

                float sum_sq = 0.0f;
                for (int64_t j = 0; j < ne00; j++) {
                    sum_sq += src_row[j] * src_row[j];
                }

                const float scale = 1.0f / sycl::sqrt(sum_sq / static_cast<float>(ne00) + eps);

                for (int64_t j = 0; j < ne00; j++) {
                    dst_row[j] = src_row[j] * scale;
                }
            });
        });

        if (!retained_output) {
            flush_output(dst, device, gpu_q, &cpu_evt);
        }
    }
    return true;
}

// ---------------------------------------------------------------------------
// ADD / MUL  (SYCL parallel_for on CPU queue, general ND broadcast)
// ---------------------------------------------------------------------------
//
// General broadcast: src1 dimensions can be 1 where src0 dimensions are > 1.
// The broadcast pattern uses modulo indexing across all 4 dimensions,
// following the same stride-based approach as ggml-cpu/binary-ops.cpp.
// src0 and dst always have the same shape.

enum class binary_op_type { OP_ADD, OP_MUL };

static bool cpu_binary_op(ggml_backend_sycl_context & ctx, ggml_tensor * dst, binary_op_type op) {
    const bool batched   = batched_mode_active();
    const bool host_task = !batched && host_task_mode_active();

    sycl::queue * cpu_q = (host_task || batched) ? nullptr : ggml_sycl_get_cpu_queue();
    const bool sync_only = !host_task && !batched && !cpu_q;

    const ggml_tensor * src0 = dst->src[0];
    const ggml_tensor * src1 = dst->src[1];

    if (!src0 || !src1) {
        return false;
    }
    if (src0->type != GGML_TYPE_F32 || src1->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_F32) {
        return false;
    }
    // src0 and dst must be contiguous; src1 must be contiguous along dim 0
    if (!ggml_is_contiguous(src0) || !ggml_is_contiguous(dst)) {
        return false;
    }
    if (src1->nb[0] != sizeof(float)) {
        return false;
    }

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event   e0, e1;
    const float * src0_data = static_cast<const float *>(get_host_ptr(src0, device, 0, gpu_q, &e0));
    const float * src1_data = static_cast<const float *>(get_host_ptr(src1, device, 1, gpu_q, &e1));

    bool    retained_output;
    float * dst_data = static_cast<float *>(get_retained_or_staging_output(dst, device, gpu_q, &retained_output));

    if (!src0_data || !src1_data || !dst_data) {
        return false;
    }

    // dst/src0 dimensions
    const int64_t ne00 = src0->ne[0];
    const int64_t ne01 = src0->ne[1];
    const int64_t ne02 = src0->ne[2];
    const int64_t ne03 = src0->ne[3];

    // src1 dimensions (may be smaller for broadcasting)
    const int64_t ne10 = src1->ne[0];
    const int64_t ne11 = src1->ne[1];
    const int64_t ne12 = src1->ne[2];
    const int64_t ne13 = src1->ne[3];

    // src1 strides in floats
    const int64_t s11 = src1->nb[1] / sizeof(float);
    const int64_t s12 = src1->nb[2] / sizeof(float);
    const int64_t s13 = src1->nb[3] / sizeof(float);

    // Number of column repetitions within a row
    const int64_t nr0 = ne00 / ne10;

    // Total rows = ne01 * ne02 * ne03
    const int64_t total_rows = ne01 * ne02 * ne03;

    if (batched || host_task || sync_only) {
        cpu_wait_chain_event();
        offload_wait_event(e0);
        offload_wait_event(e1);

        for (int64_t ir = 0; ir < total_rows; ir++) {
            const int64_t i03 = ir / (ne02 * ne01);
            const int64_t i02 = (ir - i03 * ne02 * ne01) / ne01;
            const int64_t i01 = ir - i03 * ne02 * ne01 - i02 * ne01;

            const int64_t i13 = i03 % ne13;
            const int64_t i12 = i02 % ne12;
            const int64_t i11 = i01 % ne11;

            const float * src1_row = src1_data + i13 * s13 + i12 * s12 + i11 * s11;
            const float * sp0      = src0_data + ir * ne00;
            float *       dp       = dst_data + ir * ne00;

            if (op == binary_op_type::OP_ADD) {
                for (int64_t r = 0; r < nr0; r++) {
                    for (int64_t j = 0; j < ne10; j++) {
                        dp[r * ne10 + j] = sp0[r * ne10 + j] + src1_row[j];
                    }
                }
            } else {
                for (int64_t r = 0; r < nr0; r++) {
                    for (int64_t j = 0; j < ne10; j++) {
                        dp[r * ne10 + j] = sp0[r * ne10 + j] * src1_row[j];
                    }
                }
            }
        }
        if (!retained_output) {
            flush_output(dst, device, gpu_q);
        }
    } else {
        std::vector<sycl::event> deps = cpu_collect_deps(&e0, &e1, cpu_q);

        sycl::event cpu_evt = cpu_submit_async(cpu_q, deps, [&](sycl::handler & cgh) {
            cgh.parallel_for(sycl::range<1>(static_cast<size_t>(total_rows)), [=](sycl::id<1> row_id) {
                const int64_t ir  = static_cast<int64_t>(row_id[0]);
                const int64_t i03 = ir / (ne02 * ne01);
                const int64_t i02 = (ir - i03 * ne02 * ne01) / ne01;
                const int64_t i01 = ir - i03 * ne02 * ne01 - i02 * ne01;

                const int64_t i13 = i03 % ne13;
                const int64_t i12 = i02 % ne12;
                const int64_t i11 = i01 % ne11;

                const int64_t src0_row_off = ir * ne00;
                const int64_t dst_row_off  = ir * ne00;

                const float * src1_row = src1_data + i13 * s13 + i12 * s12 + i11 * s11;
                const float * sp0      = src0_data + src0_row_off;
                float *       dp       = dst_data + dst_row_off;

                if (op == binary_op_type::OP_ADD) {
                    for (int64_t r = 0; r < nr0; r++) {
                        for (int64_t j = 0; j < ne10; j++) {
                            dp[r * ne10 + j] = sp0[r * ne10 + j] + src1_row[j];
                        }
                    }
                } else {
                    for (int64_t r = 0; r < nr0; r++) {
                        for (int64_t j = 0; j < ne10; j++) {
                            dp[r * ne10 + j] = sp0[r * ne10 + j] * src1_row[j];
                        }
                    }
                }
            });
        });

        if (!retained_output) {
            flush_output(dst, device, gpu_q, &cpu_evt);
        }
    }
    return true;
}

static bool cpu_add(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    return cpu_binary_op(ctx, dst, binary_op_type::OP_ADD);
}

static bool cpu_mul(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    return cpu_binary_op(ctx, dst, binary_op_type::OP_MUL);
}

// ---------------------------------------------------------------------------
// SILU  (x * sigmoid(x), element-wise)
// ---------------------------------------------------------------------------

static bool cpu_silu(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const bool batched   = batched_mode_active();
    const bool host_task = !batched && host_task_mode_active();

    sycl::queue * cpu_q = (host_task || batched) ? nullptr : ggml_sycl_get_cpu_queue();
    if (!host_task && !batched && !cpu_q) {
        return false;
    }

    const ggml_tensor * src0 = dst->src[0];
    if (!src0) {
        return false;
    }
    if (src0->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_F32) {
        return false;
    }
    if (!ggml_is_contiguous(src0) || !ggml_is_contiguous(dst)) {
        return false;
    }

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event   e0;
    const float * src_data = static_cast<const float *>(get_host_ptr(src0, device, 0, gpu_q, &e0));

    bool    retained_output;
    float * dst_data = static_cast<float *>(get_retained_or_staging_output(dst, device, gpu_q, &retained_output));

    if (!src_data || !dst_data) {
        return false;
    }

    const int64_t n = ggml_nelements(dst);

    if (batched) {
        // Direct synchronous execution inside batched host_task — no queue submission
        for (int64_t i = 0; i < n; i++) {
            const float x = src_data[i];
            dst_data[i]   = x / (1.0f + std::exp(-x));
        }
    } else if (host_task) {
        gpu_q->submit([&](sycl::handler & cgh) {
            cgh.host_task([=]() {
                for (int64_t i = 0; i < n; i++) {
                    const float x = src_data[i];
                    dst_data[i]   = x / (1.0f + std::exp(-x));
                }
            });
        });
    } else {
        std::vector<sycl::event> deps = cpu_collect_deps(&e0, nullptr, cpu_q);

        sycl::event cpu_evt = cpu_submit_async(cpu_q, deps, [&](sycl::handler & cgh) {
            cgh.parallel_for(sycl::range<1>(static_cast<size_t>(n)), [=](sycl::id<1> i) {
                const float x = src_data[i];
                dst_data[i]   = x / (1.0f + sycl::exp(-x));
            });
        });

        if (!retained_output) {
            flush_output(dst, device, gpu_q, &cpu_evt);
        }
    }
    return true;
}

// ---------------------------------------------------------------------------
// GLU  (SWIGLU, REGLU, GEGLU variants — fused gate*up)
// ---------------------------------------------------------------------------

static bool cpu_glu(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const bool batched   = batched_mode_active();
    const bool host_task = !batched && host_task_mode_active();

    sycl::queue * cpu_q = (host_task || batched) ? nullptr : ggml_sycl_get_cpu_queue();
    if (!host_task && !batched && !cpu_q) {
        return false;
    }

    const ggml_tensor * src0 = dst->src[0];
    const ggml_tensor * src1 = dst->src[1];

    if (!src0) {
        return false;
    }
    if (src0->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_F32) {
        return false;
    }
    if (!ggml_is_contiguous(src0) || !ggml_is_contiguous(dst)) {
        return false;
    }
    if (src1 && !ggml_is_contiguous(src1)) {
        return false;
    }

    const enum ggml_glu_op glu_op  = ggml_get_glu_op(dst);
    const int32_t          swapped = ((const int32_t *) (dst->op_params))[1];

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event   e0, e1;
    const float * src0_data = static_cast<const float *>(get_host_ptr(src0, device, 0, gpu_q, &e0));
    const float * src1_data = src1 ? static_cast<const float *>(get_host_ptr(src1, device, 1, gpu_q, &e1)) : src0_data;

    if (!src0_data || !src1_data) {
        return false;
    }

    bool    retained_output;
    float * dst_data = static_cast<float *>(get_retained_or_staging_output(dst, device, gpu_q, &retained_output));
    if (!dst_data) {
        return false;
    }

    const int64_t nc    = src1 ? src0->ne[0] : src0->ne[0] / 2;
    const int64_t nrows = ggml_nrows(src0);

    const int64_t src0_row_stride = src0->nb[1] / sizeof(float);
    const int64_t src1_row_stride = src1 ? (src1->nb[1] / sizeof(float)) : src0_row_stride;
    const int64_t dst_row_stride  = dst->nb[1] / sizeof(float);

    const int64_t gate_offset = (!src1 && swapped) ? nc : 0;
    const int64_t up_offset   = (!src1 && swapped) ? 0 : nc;
    const bool    has_src1    = (src1 != nullptr);

    // GLU activation helper — shared between host_task and parallel_for paths.
    // Uses template to select std:: (host) vs sycl:: (device) math.
    auto glu_activate = [](float gate_val, ggml_glu_op op, auto exp_fn, auto erf_fn) -> float {
        switch (op) {
            case GGML_GLU_OP_SWIGLU:
            case GGML_GLU_OP_SWIGLU_OAI:
                return gate_val / (1.0f + exp_fn(-gate_val));
            case GGML_GLU_OP_REGLU:
                return gate_val > 0.0f ? gate_val : 0.0f;
            case GGML_GLU_OP_GEGLU:
            case GGML_GLU_OP_GEGLU_ERF:
                return 0.5f * gate_val * (1.0f + erf_fn(gate_val * 0.7071067811865475f));
            case GGML_GLU_OP_GEGLU_QUICK:
                return gate_val / (1.0f + exp_fn(-1.702f * gate_val));
            default:
                return gate_val;
        }
    };

    if (batched) {
        // Direct synchronous execution inside batched host_task — no queue submission
        for (int64_t row = 0; row < nrows; row++) {
            for (int64_t col = 0; col < nc; col++) {
                float gate_val, up_val;
                if (has_src1) {
                    gate_val = src0_data[row * src0_row_stride + col];
                    up_val   = src1_data[row * src1_row_stride + col];
                } else {
                    gate_val = src0_data[row * src0_row_stride + gate_offset + col];
                    up_val   = src0_data[row * src0_row_stride + up_offset + col];
                }

                float activated = glu_activate(
                    gate_val, glu_op, [](float x) { return std::exp(x); },
                    [](float x) { return std::erf(x); });

                dst_data[row * dst_row_stride + col] = activated * up_val;
            }
        }
    } else if (host_task) {
        gpu_q->submit([&](sycl::handler & cgh) {
            cgh.host_task([=]() {
                for (int64_t row = 0; row < nrows; row++) {
                    for (int64_t col = 0; col < nc; col++) {
                        float gate_val, up_val;
                        if (has_src1) {
                            gate_val = src0_data[row * src0_row_stride + col];
                            up_val   = src1_data[row * src1_row_stride + col];
                        } else {
                            gate_val = src0_data[row * src0_row_stride + gate_offset + col];
                            up_val   = src0_data[row * src0_row_stride + up_offset + col];
                        }

                        float activated = glu_activate(
                            gate_val, glu_op, [](float x) { return std::exp(x); },
                            [](float x) { return std::erf(x); });

                        dst_data[row * dst_row_stride + col] = activated * up_val;
                    }
                }
            });
        });
    } else {
        std::vector<sycl::event> deps =
            src1 ? cpu_collect_deps(&e0, &e1, cpu_q) : cpu_collect_deps(&e0, nullptr, cpu_q);

        sycl::event cpu_evt = cpu_submit_async(cpu_q, deps, [&](sycl::handler & cgh) {
            cgh.parallel_for(sycl::range<1>(static_cast<size_t>(nrows * nc)), [=](sycl::id<1> idx) {
                const int64_t row = static_cast<int64_t>(idx[0]) / nc;
                const int64_t col = static_cast<int64_t>(idx[0]) % nc;

                float gate_val, up_val;
                if (has_src1) {
                    gate_val = src0_data[row * src0_row_stride + col];
                    up_val   = src1_data[row * src1_row_stride + col];
                } else {
                    gate_val = src0_data[row * src0_row_stride + gate_offset + col];
                    up_val   = src0_data[row * src0_row_stride + up_offset + col];
                }

                float activated = glu_activate(
                    gate_val, glu_op, [](float x) { return sycl::exp(x); },
                    [](float x) { return sycl::erf(x); });

                dst_data[row * dst_row_stride + col] = activated * up_val;
            });
        });

        if (!retained_output) {
            flush_output(dst, device, gpu_q, &cpu_evt);
        }
    }
    return true;
}

static inline char * cpu_tensor_row_ptr(void * base, const ggml_tensor * t, int64_t row) {
    int64_t rem = row;
    const int64_t i1 = rem % t->ne[1];
    rem /= t->ne[1];
    const int64_t i2 = rem % t->ne[2];
    rem /= t->ne[2];
    const int64_t i3 = rem;
    return static_cast<char *>(base) + i1 * t->nb[1] + i2 * t->nb[2] + i3 * t->nb[3];
}

static inline const char * cpu_tensor_row_ptr(const void * base, const ggml_tensor * t, int64_t row) {
    return cpu_tensor_row_ptr(const_cast<void *>(base), t, row);
}

static bool cpu_tensor_is_moe_routing_chain(const ggml_tensor * tensor) {
    if (!tensor || tensor->name[0] == '\0') {
        return false;
    }
    return strstr(tensor->name, "ffn_gate_inp") != nullptr || strstr(tensor->name, "ffn_moe_logits") != nullptr ||
           strstr(tensor->name, "ffn_moe_probs") != nullptr || strstr(tensor->name, "ffn_moe_topk") != nullptr ||
           strstr(tensor->name, "ffn_moe_weights") != nullptr;
}

// ---------------------------------------------------------------------------
// ARGSORT / TOP_K / GET_ROWS  (small MoE routing ops on host thread)
// ---------------------------------------------------------------------------

static bool cpu_argsort(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const ggml_tensor * src0 = dst->src[0];
    if (!src0 || src0->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_I32) {
        return false;
    }
    if (src0->nb[0] != sizeof(float) || dst->nb[0] != sizeof(int32_t)) {
        return false;
    }

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event   e0;
    const float * src_data = static_cast<const float *>(get_host_ptr(src0, device, 0, gpu_q, &e0));
    bool          retained_output;
    int32_t * dst_data = static_cast<int32_t *>(get_retained_or_staging_output(dst, device, gpu_q, &retained_output));
    if (!src_data || !dst_data) {
        return false;
    }

    cpu_wait_chain_event();
    offload_wait_event(e0);

    const int64_t ne0   = src0->ne[0];
    const int64_t nrows = ggml_nrows(src0);
    const ggml_sort_order order = (ggml_sort_order) ggml_get_op_params_i32(dst, 0);

    for (int64_t row = 0; row < nrows; ++row) {
        const float * sp = reinterpret_cast<const float *>(cpu_tensor_row_ptr(src_data, src0, row));
        int32_t *     dp = reinterpret_cast<int32_t *>(cpu_tensor_row_ptr(dst_data, dst, row));

        for (int64_t j = 0; j < ne0; ++j) {
            dp[j] = static_cast<int32_t>(j);
        }

        switch (order) {
            case GGML_SORT_ORDER_ASC:
                std::sort(dp, dp + ne0, [sp](int32_t a, int32_t b) { return sp[a] < sp[b]; });
                break;
            case GGML_SORT_ORDER_DESC:
                std::sort(dp, dp + ne0, [sp](int32_t a, int32_t b) { return sp[a] > sp[b]; });
                break;
            default:
                return false;
        }
    }

    if (!retained_output) {
        flush_output(dst, device, gpu_q);
    }
    return true;
}

static bool cpu_top_k(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const ggml_tensor * src0 = dst->src[0];
    if (!src0 || src0->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_I32) {
        return false;
    }
    if (src0->nb[0] != sizeof(float) || dst->nb[0] != sizeof(int32_t)) {
        return false;
    }

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event   e0;
    const float * src_data = static_cast<const float *>(get_host_ptr(src0, device, 0, gpu_q, &e0));
    bool          retained_output;
    int32_t * dst_data = static_cast<int32_t *>(get_retained_or_staging_output(dst, device, gpu_q, &retained_output));
    if (!src_data || !dst_data) {
        return false;
    }

    cpu_wait_chain_event();
    offload_wait_event(e0);

    const int64_t src_width = src0->ne[0];
    const int64_t top_k     = dst->ne[0];
    const int64_t nrows     = ggml_nrows(src0);
    if (top_k <= 0 || top_k > src_width) {
        return false;
    }

    std::vector<int32_t> tmp(static_cast<size_t>(src_width));
    for (int64_t row = 0; row < nrows; ++row) {
        const float * sp = reinterpret_cast<const float *>(cpu_tensor_row_ptr(src_data, src0, row));
        int32_t *     dp = reinterpret_cast<int32_t *>(cpu_tensor_row_ptr(dst_data, dst, row));

        for (int64_t j = 0; j < src_width; ++j) {
            tmp[static_cast<size_t>(j)] = static_cast<int32_t>(j);
        }
        std::partial_sort(tmp.begin(), tmp.begin() + top_k, tmp.end(),
                          [sp](int32_t a, int32_t b) { return sp[a] > sp[b]; });
        std::copy(tmp.begin(), tmp.begin() + top_k, dp);
        if (top_k > 1) {
            std::swap(dp[0], dp[1]);
        }
    }

    if (!retained_output) {
        flush_output(dst, device, gpu_q);
    }
    return true;
}

static bool cpu_get_rows(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const ggml_tensor * src0 = dst->src[0];
    const ggml_tensor * src1 = dst->src[1];
    if (!src0 || !src1 || src1->type != GGML_TYPE_I32) {
        return false;
    }
    if (src0->type != dst->type) {
        return false;
    }

    size_t row_bytes = 0;
    switch (src0->type) {
        case GGML_TYPE_F32:
        case GGML_TYPE_I32:
        case GGML_TYPE_F16:
        case GGML_TYPE_BF16:
            row_bytes = ggml_row_size(src0->type, src0->ne[0]);
            break;
        default:
            return false;
    }

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event     e0, e1;
    const void *    src0_data = get_host_ptr(src0, device, 0, gpu_q, &e0);
    const int32_t * src1_data = static_cast<const int32_t *>(get_host_ptr(src1, device, 1, gpu_q, &e1));
    bool            retained_output;
    void *          dst_data = get_retained_or_staging_output(dst, device, gpu_q, &retained_output);
    if (!src0_data || !src1_data || !dst_data) {
        return false;
    }

    cpu_wait_chain_event();
    offload_wait_event(e0);
    offload_wait_event(e1);

    const int64_t ne10 = src1->ne[0];
    const int64_t ne11 = src1->ne[1];
    const int64_t nr   = ggml_nelements(src1);

    for (int64_t i = 0; i < nr; ++i) {
        const int64_t i12 = i / (ne11 * ne10);
        const int64_t i11 = (i - i12 * ne11 * ne10) / ne10;
        const int64_t i10 = (i - i12 * ne11 * ne10 - i11 * ne10);
        const int64_t row_idx =
            *reinterpret_cast<const int32_t *>(reinterpret_cast<const char *>(src1_data) +
                                               i10 * src1->nb[0] + i11 * src1->nb[1] + i12 * src1->nb[2]);
        if (row_idx < 0 || row_idx >= src0->ne[1]) {
            return false;
        }

        std::memcpy(static_cast<char *>(dst_data) + i10 * dst->nb[1] + i11 * dst->nb[2] + i12 * dst->nb[3],
                    static_cast<const char *>(src0_data) + row_idx * src0->nb[1] + i11 * src0->nb[2] +
                        i12 * src0->nb[3],
                    row_bytes);
    }

    if (!retained_output) {
        flush_output(dst, device, gpu_q);
    }
    return true;
}

// ---------------------------------------------------------------------------
// SOFT_MAX  (row-wise softmax with scale and optional mask)
// ---------------------------------------------------------------------------

static bool cpu_soft_max(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const bool batched   = batched_mode_active();
    const bool host_task = !batched && host_task_mode_active();

    sycl::queue * cpu_q = (host_task || batched) ? nullptr : ggml_sycl_get_cpu_queue();
    const bool sync_only = !host_task && !batched && !cpu_q;

    const ggml_tensor * src0 = dst->src[0];
    if (!src0) {
        return false;
    }
    if (src0->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_F32) {
        return false;
    }
    if (!ggml_is_contiguous(src0) || !ggml_is_contiguous(dst)) {
        return false;
    }

    // Optional mask (src1) — F32 only for CPU path
    const ggml_tensor * src1 = dst->src[1];
    if (src1 && src1->type != GGML_TYPE_F32) {
        return false;
    }

    float scale    = 1.0f;
    float max_bias = 0.0f;
    memcpy(&scale, (float *) dst->op_params + 0, sizeof(float));
    memcpy(&max_bias, (float *) dst->op_params + 1, sizeof(float));

    // ALiBi not supported on CPU path for simplicity
    if (max_bias != 0.0f) {
        return false;
    }

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event   e0, e1;
    const float * src_data  = static_cast<const float *>(get_host_ptr(src0, device, 0, gpu_q, &e0));
    const float * mask_data = src1 ? static_cast<const float *>(get_host_ptr(src1, device, 1, gpu_q, &e1)) : nullptr;

    bool    retained_output;
    float * dst_data = static_cast<float *>(get_retained_or_staging_output(dst, device, gpu_q, &retained_output));

    if (!src_data || !dst_data) {
        return false;
    }

    const int64_t ne00  = src0->ne[0];
    const int64_t ne01  = src0->ne[1];
    const int64_t ne02  = src0->ne[2];
    const int64_t nrows = ggml_nrows(src0);

    const int64_t mask_nb11 = src1 ? (int64_t) (src1->nb[1] / sizeof(float)) : 0;
    const int64_t mask_nb12 = src1 ? (int64_t) (src1->nb[2] / sizeof(float)) : 0;
    const int64_t mask_nb13 = src1 ? (int64_t) (src1->nb[3] / sizeof(float)) : 0;
    const int64_t mask_ne12 = src1 ? src1->ne[2] : 1;
    const int64_t mask_ne13 = src1 ? src1->ne[3] : 1;

    // Softmax row kernel — shared between host_task and parallel_for paths.
    auto softmax_row = [](const float * sp, float * dp, const float * mp, int64_t width, float sc,
                          auto exp_fn) {
        float max_val = -INFINITY;
        for (int64_t j = 0; j < width; j++) {
            float v = sp[j] * sc;
            if (mp) {
                v += mp[j];
            }
            dp[j] = v;
            if (v > max_val) {
                max_val = v;
            }
        }
        float sum = 0.0f;
        for (int64_t j = 0; j < width; j++) {
            dp[j] = exp_fn(dp[j] - max_val);
            sum += dp[j];
        }
        const float inv_sum = 1.0f / sum;
        for (int64_t j = 0; j < width; j++) {
            dp[j] *= inv_sum;
        }
    };

    if (batched || host_task || sync_only) {
        cpu_wait_chain_event();
        offload_wait_event(e0);
        offload_wait_event(e1);

        for (int64_t row = 0; row < nrows; row++) {
            const float * sp = src_data + row * ne00;
            float *       dp = dst_data + row * ne00;

            const float * mp = nullptr;
            if (mask_data) {
                const int64_t i01 = row % ne01;
                const int64_t i02 = (row / ne01) % ne02;
                const int64_t i03 = row / (ne01 * ne02);
                mp = mask_data + (i01 * mask_nb11) + (i02 % mask_ne12) * mask_nb12 +
                     (i03 % mask_ne13) * mask_nb13;
            }

            softmax_row(sp, dp, mp, ne00, scale, [](float x) { return std::exp(x); });
        }
        if (!retained_output) {
            flush_output(dst, device, gpu_q);
        }
    } else {
        std::vector<sycl::event> deps =
            src1 ? cpu_collect_deps(&e0, &e1, cpu_q) : cpu_collect_deps(&e0, nullptr, cpu_q);

        sycl::event cpu_evt = cpu_submit_async(cpu_q, deps, [&](sycl::handler & cgh) {
            cgh.parallel_for(sycl::range<1>(static_cast<size_t>(nrows)), [=](sycl::id<1> row_id) {
                const int64_t row = static_cast<int64_t>(row_id[0]);
                const float * sp  = src_data + row * ne00;
                float *       dp  = dst_data + row * ne00;

                const float * mp = nullptr;
                if (mask_data) {
                    const int64_t i01 = row % ne01;
                    const int64_t i02 = (row / ne01) % ne02;
                    const int64_t i03 = row / (ne01 * ne02);
                    mp = mask_data + (i01 * mask_nb11) + (i02 % mask_ne12) * mask_nb12 +
                         (i03 % mask_ne13) * mask_nb13;
                }

                softmax_row(sp, dp, mp, ne00, scale, [](float x) { return sycl::exp(x); });
            });
        });

        if (!retained_output) {
            flush_output(dst, device, gpu_q, &cpu_evt);
        }
    }
    return true;
}

// ---------------------------------------------------------------------------
// NORM  (layer normalization: mean-subtract, variance-normalize)
// ---------------------------------------------------------------------------

static bool cpu_norm(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const bool batched   = batched_mode_active();
    const bool host_task = !batched && host_task_mode_active();

    sycl::queue * cpu_q = (host_task || batched) ? nullptr : ggml_sycl_get_cpu_queue();
    if (!host_task && !batched && !cpu_q) {
        return false;
    }

    const ggml_tensor * src0 = dst->src[0];
    if (!src0) {
        return false;
    }
    if (src0->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_F32) {
        return false;
    }
    if (!ggml_is_contiguous(src0)) {
        return false;
    }

    float eps;
    memcpy(&eps, dst->op_params, sizeof(float));

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event   e0;
    const float * src_data = static_cast<const float *>(get_host_ptr(src0, device, 0, gpu_q, &e0));

    bool    retained_output;
    float * dst_data = static_cast<float *>(get_retained_or_staging_output(dst, device, gpu_q, &retained_output));

    if (!src_data || !dst_data) {
        return false;
    }

    const int64_t ne00  = src0->ne[0];
    const int64_t nrows = ggml_nrows(src0);

    if (batched) {
        // Direct synchronous execution inside batched host_task — no queue submission
        for (int64_t row = 0; row < nrows; row++) {
            const float * src_row = src_data + row * ne00;
            float *       dst_row = dst_data + row * ne00;

            float sum = 0.0f;
            for (int64_t j = 0; j < ne00; j++) {
                sum += src_row[j];
            }
            const float mean = sum / static_cast<float>(ne00);

            float var = 0.0f;
            for (int64_t j = 0; j < ne00; j++) {
                float d    = src_row[j] - mean;
                dst_row[j] = d;
                var += d * d;
            }
            var /= static_cast<float>(ne00);

            const float sc = 1.0f / std::sqrt(var + eps);
            for (int64_t j = 0; j < ne00; j++) {
                dst_row[j] *= sc;
            }
        }
    } else if (host_task) {
        gpu_q->submit([&](sycl::handler & cgh) {
            cgh.host_task([=]() {
                for (int64_t row = 0; row < nrows; row++) {
                    const float * src_row = src_data + row * ne00;
                    float *       dst_row = dst_data + row * ne00;

                    float sum = 0.0f;
                    for (int64_t j = 0; j < ne00; j++) {
                        sum += src_row[j];
                    }
                    const float mean = sum / static_cast<float>(ne00);

                    float var = 0.0f;
                    for (int64_t j = 0; j < ne00; j++) {
                        float d    = src_row[j] - mean;
                        dst_row[j] = d;
                        var += d * d;
                    }
                    var /= static_cast<float>(ne00);

                    const float sc = 1.0f / std::sqrt(var + eps);
                    for (int64_t j = 0; j < ne00; j++) {
                        dst_row[j] *= sc;
                    }
                }
            });
        });
    } else {
        std::vector<sycl::event> deps = cpu_collect_deps(&e0, nullptr, cpu_q);

        sycl::event cpu_evt = cpu_submit_async(cpu_q, deps, [&](sycl::handler & cgh) {
            cgh.parallel_for(sycl::range<1>(static_cast<size_t>(nrows)), [=](sycl::id<1> row_id) {
                const int64_t row     = static_cast<int64_t>(row_id[0]);
                const float * src_row = src_data + row * ne00;
                float *       dst_row = dst_data + row * ne00;

                float sum = 0.0f;
                for (int64_t j = 0; j < ne00; j++) {
                    sum += src_row[j];
                }
                const float mean = sum / static_cast<float>(ne00);

                float var = 0.0f;
                for (int64_t j = 0; j < ne00; j++) {
                    float d    = src_row[j] - mean;
                    dst_row[j] = d;
                    var += d * d;
                }
                var /= static_cast<float>(ne00);

                const float sc = 1.0f / sycl::sqrt(var + eps);
                for (int64_t j = 0; j < ne00; j++) {
                    dst_row[j] *= sc;
                }
            });
        });

        if (!retained_output) {
            flush_output(dst, device, gpu_q, &cpu_evt);
        }
    }
    return true;
}

// ---------------------------------------------------------------------------
// SCALE  (multiply all elements by a scalar)
// ---------------------------------------------------------------------------

static bool cpu_scale(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const bool batched   = batched_mode_active();
    const bool host_task = !batched && host_task_mode_active();

    sycl::queue * cpu_q = (host_task || batched) ? nullptr : ggml_sycl_get_cpu_queue();
    if (!host_task && !batched && !cpu_q) {
        return false;
    }

    const ggml_tensor * src0 = dst->src[0];
    if (!src0) {
        return false;
    }
    if (src0->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_F32) {
        return false;
    }
    if (!ggml_is_contiguous(src0) || !ggml_is_contiguous(dst)) {
        return false;
    }

    float scale;
    memcpy(&scale, dst->op_params, sizeof(float));

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event   e0;
    const float * src_data = static_cast<const float *>(get_host_ptr(src0, device, 0, gpu_q, &e0));

    bool    retained_output;
    float * dst_data = static_cast<float *>(get_retained_or_staging_output(dst, device, gpu_q, &retained_output));

    if (!src_data || !dst_data) {
        return false;
    }

    const int64_t n = ggml_nelements(dst);

    if (batched) {
        // Direct synchronous execution inside batched host_task — no queue submission
        for (int64_t i = 0; i < n; i++) {
            dst_data[i] = src_data[i] * scale;
        }
    } else if (host_task) {
        gpu_q->submit([&](sycl::handler & cgh) {
            cgh.host_task([=]() {
                for (int64_t i = 0; i < n; i++) {
                    dst_data[i] = src_data[i] * scale;
                }
            });
        });
    } else {
        std::vector<sycl::event> deps = cpu_collect_deps(&e0, nullptr, cpu_q);

        sycl::event cpu_evt = cpu_submit_async(cpu_q, deps, [&](sycl::handler & cgh) {
            cgh.parallel_for(sycl::range<1>(static_cast<size_t>(n)),
                             [=](sycl::id<1> i) { dst_data[i] = src_data[i] * scale; });
        });

        if (!retained_output) {
            flush_output(dst, device, gpu_q, &cpu_evt);
        }
    }
    return true;
}

// ---------------------------------------------------------------------------
// CPY / CONT  (copy or contiguify tensor data)
// ---------------------------------------------------------------------------

static bool cpu_cpy(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const bool batched   = batched_mode_active();
    const bool host_task = !batched && host_task_mode_active();

    sycl::queue * cpu_q = (host_task || batched) ? nullptr : ggml_sycl_get_cpu_queue();
    if (!host_task && !batched && !cpu_q) {
        return false;
    }

    const ggml_tensor * src0 = dst->src[0];
    if (!src0) {
        return false;
    }

    // Simple case: both contiguous, same type → memcpy
    if (src0->type != dst->type) {
        return false;
    }
    if (!ggml_is_contiguous(src0) || !ggml_is_contiguous(dst)) {
        return false;
    }

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event  e0;
    const void * src_data = get_host_ptr(src0, device, 0, gpu_q, &e0);

    bool   retained_output;
    void * dst_data = get_retained_or_staging_output(dst, device, gpu_q, &retained_output);

    if (!src_data || !dst_data) {
        return false;
    }

    const size_t nbytes = ggml_nbytes(dst);

    if (batched) {
        // Direct synchronous execution inside batched host_task — no queue submission
        memcpy(dst_data, src_data, nbytes);
    } else if (host_task) {
        // host_task on gpu_q: in-order queue ensures prior GPU writes complete.
        gpu_q->submit([&](sycl::handler & cgh) {
            cgh.host_task([=]() { memcpy(dst_data, src_data, nbytes); });
        });
    } else {
        cpu_wait_chain_event();
        offload_wait_event(e0);

        memcpy(dst_data, src_data, nbytes);

        if (!retained_output) {
            flush_output(dst, device, gpu_q);
        }
    }
    return true;
}

// ---------------------------------------------------------------------------
// ROPE  (rotary positional embeddings — NEOX and NORMAL modes, F32 only)
// ---------------------------------------------------------------------------

static bool cpu_rope(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const bool batched   = batched_mode_active();
    const bool host_task = !batched && host_task_mode_active();

    sycl::queue * cpu_q = (host_task || batched) ? nullptr : ggml_sycl_get_cpu_queue();
    if (!host_task && !batched && !cpu_q) {
        return false;
    }

    const ggml_tensor * src0 = dst->src[0];  // input tensor
    const ggml_tensor * src1 = dst->src[1];  // positions (int32)
    const ggml_tensor * src2 = dst->src[2];  // freq_factors (optional)

    if (!src0 || !src1) {
        return false;
    }
    // F32 only for CPU path
    if (src0->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_F32) {
        return false;
    }

    // Extract op_params
    const int n_dims     = ((int32_t *) dst->op_params)[1];
    const int mode       = ((int32_t *) dst->op_params)[2];
    const int n_ctx_orig = ((int32_t *) dst->op_params)[4];

    float freq_base, freq_scale, ext_factor, attn_factor, beta_fast, beta_slow;
    memcpy(&freq_base, (int32_t *) dst->op_params + 5, sizeof(float));
    memcpy(&freq_scale, (int32_t *) dst->op_params + 6, sizeof(float));
    memcpy(&ext_factor, (int32_t *) dst->op_params + 7, sizeof(float));
    memcpy(&attn_factor, (int32_t *) dst->op_params + 8, sizeof(float));
    memcpy(&beta_fast, (int32_t *) dst->op_params + 9, sizeof(float));
    memcpy(&beta_slow, (int32_t *) dst->op_params + 10, sizeof(float));

    // Only support NORMAL and NEOX modes on CPU
    const bool is_neox   = (mode & GGML_ROPE_TYPE_NEOX) != 0;
    const bool is_normal = (mode == GGML_ROPE_TYPE_NORMAL);
    if (!is_neox && !is_normal) {
        return false;  // MROPE, VISION, IMROPE not supported
    }

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    sycl::event     e0, e1;
    const float *   src_data = static_cast<const float *>(get_host_ptr(src0, device, 0, gpu_q, &e0));
    const int32_t * pos_data = static_cast<const int32_t *>(get_host_ptr(src1, device, 1, gpu_q, &e1));

    bool    retained_output;
    float * dst_data = static_cast<float *>(get_retained_or_staging_output(dst, device, gpu_q, &retained_output));

    if (!src_data || !pos_data || !dst_data) {
        return false;
    }

    // Freq factors (optional src2) — must be host-accessible (no staging slot available)
    const float * freq_factors_data = nullptr;
    if (src2) {
        void * src2_ptr = ggml_sycl_get_data_ptr(src2, device);
        if (!src2_ptr) {
            return false;
        }
        if (src2->buffer && !ggml_backend_buffer_is_host(src2->buffer)) {
            return false;
        }
        freq_factors_data = static_cast<const float *>(src2_ptr);
    }

    const int64_t ne0 = src0->ne[0];
    const int64_t ne1 = src0->ne[1];
    const int64_t ne2 = src0->ne[2];
    const int64_t ne3 = src0->ne[3];

    const int64_t s01 = src0->nb[1] / sizeof(float);
    const int64_t s02 = src0->nb[2] / sizeof(float);
    const int64_t s03 = src0->nb[3] / sizeof(float);
    const int64_t d01 = dst->nb[1] / sizeof(float);
    const int64_t d02 = dst->nb[2] / sizeof(float);
    const int64_t d03 = dst->nb[3] / sizeof(float);

    float corr_dims[2];
    ggml_rope_yarn_corr_dims(n_dims, n_ctx_orig, freq_base, beta_fast, beta_slow, corr_dims);

    const float theta_scale = powf(freq_base, -2.0f / n_dims);

    const int64_t total_rows = ne3 * ne2 * ne1;

    const float cd0 = corr_dims[0];
    const float cd1 = corr_dims[1];

    // RoPE row kernel — shared between host_task and parallel_for paths.
    // Uses generic math functions passed as arguments.
    auto rope_row = [](const float * src_row, float * dst_row, int32_t p, int n_dims, int64_t ne0, bool is_normal,
                       float freq_scale, float ext_factor, float attn_factor, float theta_scale,
                       const float * freq_factors_data, float cd0, float cd1, auto cos_fn, auto sin_fn,
                       auto fmax_fn, auto fmin_fn, auto log_fn) {
        float theta = static_cast<float>(p);
        for (int64_t i0 = 0; i0 < n_dims; i0 += 2) {
            const float ff            = freq_factors_data ? freq_factors_data[i0 / 2] : 1.0f;
            const float theta_extrap  = theta / ff;
            float       theta_interp  = freq_scale * theta_extrap;
            float       theta_val     = theta_interp;
            float       mscale        = attn_factor;

            if (ext_factor != 0.0f) {
                const float y        = (i0 / 2.0f - cd0) / fmax_fn(0.001f, cd1 - cd0);
                const float ramp_mix = (1.0f - fmin_fn(1.0f, fmax_fn(0.0f, y))) * ext_factor;
                theta_val            = theta_interp * (1.0f - ramp_mix) + theta_extrap * ramp_mix;
                mscale *= 1.0f + 0.1f * log_fn(1.0f / freq_scale);
            }

            const float cos_theta = cos_fn(theta_val) * mscale;
            const float sin_theta = sin_fn(theta_val) * mscale;

            if (is_normal) {
                const float x0  = src_row[i0];
                const float x1  = src_row[i0 + 1];
                dst_row[i0]     = x0 * cos_theta - x1 * sin_theta;
                dst_row[i0 + 1] = x0 * sin_theta + x1 * cos_theta;
            } else {
                const int64_t ic         = i0 / 2;
                const float   x0         = src_row[ic];
                const float   x1         = src_row[ic + n_dims / 2];
                dst_row[ic]              = x0 * cos_theta - x1 * sin_theta;
                dst_row[ic + n_dims / 2] = x0 * sin_theta + x1 * cos_theta;
            }

            theta *= theta_scale;
        }

        for (int64_t i0 = n_dims; i0 < ne0; i0++) {
            dst_row[i0] = src_row[i0];
        }
    };

    if (batched) {
        // Direct synchronous execution inside batched host_task — no queue submission
        for (int64_t idx = 0; idx < total_rows; idx++) {
            const int64_t i3 = idx / (ne2 * ne1);
            const int64_t i2 = (idx / ne1) % ne2;
            const int64_t i1 = idx % ne1;

            const float * src_row = src_data + i3 * s03 + i2 * s02 + i1 * s01;
            float *       dst_row = dst_data + i3 * d03 + i2 * d02 + i1 * d01;

            rope_row(
                src_row, dst_row, pos_data[i2], n_dims, ne0, is_normal, freq_scale, ext_factor, attn_factor,
                theta_scale, freq_factors_data, cd0, cd1, [](float x) { return std::cos(x); },
                [](float x) { return std::sin(x); }, [](float a, float b) { return std::fmax(a, b); },
                [](float a, float b) { return std::fmin(a, b); }, [](float x) { return std::log(x); });
        }
    } else if (host_task) {
        gpu_q->submit([&](sycl::handler & cgh) {
            cgh.host_task([=]() {
                for (int64_t idx = 0; idx < total_rows; idx++) {
                    const int64_t i3 = idx / (ne2 * ne1);
                    const int64_t i2 = (idx / ne1) % ne2;
                    const int64_t i1 = idx % ne1;

                    const float * src_row = src_data + i3 * s03 + i2 * s02 + i1 * s01;
                    float *       dst_row = dst_data + i3 * d03 + i2 * d02 + i1 * d01;

                    rope_row(
                        src_row, dst_row, pos_data[i2], n_dims, ne0, is_normal, freq_scale, ext_factor, attn_factor,
                        theta_scale, freq_factors_data, cd0, cd1, [](float x) { return std::cos(x); },
                        [](float x) { return std::sin(x); }, [](float a, float b) { return std::fmax(a, b); },
                        [](float a, float b) { return std::fmin(a, b); }, [](float x) { return std::log(x); });
                }
            });
        });
    } else {
        std::vector<sycl::event> deps = cpu_collect_deps(&e0, &e1, cpu_q);

        sycl::event cpu_evt = cpu_submit_async(cpu_q, deps, [&](sycl::handler & cgh) {
            cgh.parallel_for(sycl::range<1>(static_cast<size_t>(total_rows)), [=](sycl::id<1> work_id) {
                const int64_t idx = static_cast<int64_t>(work_id[0]);
                const int64_t i3  = idx / (ne2 * ne1);
                const int64_t i2  = (idx / ne1) % ne2;
                const int64_t i1  = idx % ne1;

                const float * src_row = src_data + i3 * s03 + i2 * s02 + i1 * s01;
                float *       dst_row = dst_data + i3 * d03 + i2 * d02 + i1 * d01;

                rope_row(
                    src_row, dst_row, pos_data[i2], n_dims, ne0, is_normal, freq_scale, ext_factor, attn_factor,
                    theta_scale, freq_factors_data, cd0, cd1, [](float x) { return sycl::cos(x); },
                    [](float x) { return sycl::sin(x); }, [](float a, float b) { return sycl::fmax(a, b); },
                    [](float a, float b) { return sycl::fmin(a, b); }, [](float x) { return sycl::log(x); });
            });
        });

        if (!retained_output) {
            flush_output(dst, device, gpu_q, &cpu_evt);
        }
    }
    return true;
}

// ---------------------------------------------------------------------------
// UNARY dispatch (SILU and others)
// ---------------------------------------------------------------------------

static bool cpu_unary(ggml_backend_sycl_context & ctx, ggml_tensor * dst) {
    const enum ggml_unary_op op = ggml_get_unary_op(dst);
    switch (op) {
        case GGML_UNARY_OP_SILU:
            return cpu_silu(ctx, dst);
        default:
            GGML_SYCL_DEBUG("[SYCL-CPU] Unsupported unary op %d on CPU\n", static_cast<int>(op));
            return false;
    }
}

// ---------------------------------------------------------------------------
// Fused RMS_NORM + MUL  (single staging pass, saves 1 flush + 1 stage-in)
// ---------------------------------------------------------------------------
//
// Pattern: rms_dst = RMS_NORM(x), mul_dst = MUL(rms_dst, w)
// Fused:   mul_dst[j] = x[j] * rms_scale * w[j]  (no intermediate flush)
//
// Saves 2 staging transfers per fusion (2x per transformer layer):
//   - RMS_NORM output flush to device
//   - MUL input re-stage of that same data

bool ggml_sycl_compute_fused_rms_norm_mul(ggml_backend_sycl_context & ctx,
                                          ggml_tensor *               rms_dst,
                                          ggml_tensor *               mul_dst) {
    const ggml_tensor * rms_src0 = rms_dst->src[0];  // input to normalize
    const ggml_tensor * mul_src1 = mul_dst->src[1];  // element-wise weight

    if (!rms_src0 || !mul_src1) {
        return false;
    }
    if (rms_src0->type != GGML_TYPE_F32 || rms_dst->type != GGML_TYPE_F32 || mul_src1->type != GGML_TYPE_F32 ||
        mul_dst->type != GGML_TYPE_F32) {
        return false;
    }
    if (!ggml_is_contiguous(rms_src0) || !ggml_is_contiguous(mul_dst)) {
        return false;
    }

    float eps;
    memcpy(&eps, rms_dst->op_params, sizeof(float));

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    // Stage: rms input (slot 0) + mul weight (slot 1) + mul output (slot 2)
    sycl::event   e0, e1;
    const float * rms_in_data = static_cast<const float *>(get_host_ptr(rms_src0, device, 0, gpu_q, &e0));
    const float * mul_wt_data = static_cast<const float *>(get_host_ptr(mul_src1, device, 1, gpu_q, &e1));

    bool    retained_output;
    float * out_data = static_cast<float *>(get_retained_or_staging_output(mul_dst, device, gpu_q, &retained_output));

    if (!rms_in_data || !mul_wt_data || !out_data) {
        return false;
    }

    const int64_t ne00  = rms_src0->ne[0];
    const int64_t nrows = ggml_nrows(rms_src0);

    // mul_src1 dimensions for broadcasting
    const int64_t ne10 = mul_src1->ne[0];
    const int64_t ne11 = mul_src1->ne[1];
    const int64_t s11  = mul_src1->nb[1] / sizeof(float);

    auto run_fused = [=]() {
        for (int64_t row = 0; row < nrows; row++) {
            const float * src_row = rms_in_data + row * ne00;
            float *       dst_row = out_data + row * ne00;

            float sum_sq = 0.0f;
            for (int64_t j = 0; j < ne00; j++) {
                sum_sq += src_row[j] * src_row[j];
            }
            const float scale = 1.0f / sqrtf(sum_sq / static_cast<float>(ne00) + eps);

            const int64_t wt_row_idx = row % ne11;
            const float * wt_row     = mul_wt_data + wt_row_idx * s11;
            const int64_t nr0        = ne00 / ne10;
            for (int64_t r = 0; r < nr0; r++) {
                for (int64_t j = 0; j < ne10; j++) {
                    dst_row[r * ne10 + j] = src_row[r * ne10 + j] * scale * wt_row[j];
                }
            }
        }
    };

    if (batched_mode_active()) {
        run_fused();
        return true;
    }

    if (ggml_sycl_cpu_offload_async_enabled()) {
        std::vector<sycl::event> deps = cpu_collect_deps(&e0, &e1, gpu_q);
        sycl::event              cpu_evt =
            cpu_submit_async(gpu_q, deps, [=](sycl::handler & cgh) { cgh.host_task([=]() { run_fused(); }); });
        if (!retained_output) {
            flush_output(mul_dst, device, gpu_q, &cpu_evt, true);
        }
        return true;
    }

    cpu_wait_chain_event();
    offload_wait_event(e0, offload_wait_reason::FALLBACK);
    offload_wait_event(e1, offload_wait_reason::FALLBACK);
    run_fused();
    if (!retained_output) {
        flush_output(mul_dst, device, gpu_q);
    }
    return true;
}

// ---------------------------------------------------------------------------
// Fused ADD + RMS_NORM  (single staging pass, saves 1 stage-in)
// ---------------------------------------------------------------------------
//
// Pattern: add_dst = ADD(a, b), rms_dst = RMS_NORM(add_dst)
// Both outputs needed: add_dst is the residual (consumed downstream),
// rms_dst is the normalized input to attention/FFN.
//
// Saves 1 staging transfer per fusion (1x per transformer layer):
//   - RMS_NORM re-staging of add_dst from device

bool ggml_sycl_compute_fused_add_rms_norm(ggml_backend_sycl_context & ctx,
                                          ggml_tensor *               add_dst,
                                          ggml_tensor *               rms_dst) {
    const ggml_tensor * add_src0 = add_dst->src[0];
    const ggml_tensor * add_src1 = add_dst->src[1];
    const ggml_tensor * rms_src0 = rms_dst->src[0];  // should == add_dst

    if (!add_src0 || !add_src1 || rms_src0 != add_dst) {
        return false;
    }
    if (add_src0->type != GGML_TYPE_F32 || add_src1->type != GGML_TYPE_F32 || add_dst->type != GGML_TYPE_F32 ||
        rms_dst->type != GGML_TYPE_F32) {
        return false;
    }
    if (!ggml_is_contiguous(add_src0) || !ggml_is_contiguous(add_dst) || !ggml_is_contiguous(rms_dst)) {
        return false;
    }
    if (add_src1->nb[0] != sizeof(float)) {
        return false;
    }

    float eps;
    memcpy(&eps, rms_dst->op_params, sizeof(float));

    const int     device = ctx.device;
    sycl::queue * gpu_q  = ctx.stream();

    staging_begin_op();

    // Stage add inputs (slots 0, 1) + add output (slot 2)
    sycl::event   e0, e1;
    const float * a_data = static_cast<const float *>(get_host_ptr(add_src0, device, 0, gpu_q, &e0));
    const float * b_data = static_cast<const float *>(get_host_ptr(add_src1, device, 1, gpu_q, &e1));

    // Output: use retained scratch for both add_dst and rms_dst if active
    bool    retained_add;
    float * add_out = static_cast<float *>(get_retained_or_staging_output(add_dst, device, gpu_q, &retained_add));

    if (!a_data || !b_data || !add_out) {
        return false;
    }

    const int64_t ne00 = add_src0->ne[0];
    const int64_t ne01 = add_src0->ne[1];
    const int64_t ne02 = add_src0->ne[2];
    const int64_t ne03 = add_src0->ne[3];
    const int64_t ne10 = add_src1->ne[0];
    const int64_t ne11 = add_src1->ne[1];
    const int64_t ne12 = add_src1->ne[2];
    const int64_t ne13 = add_src1->ne[3];
    const int64_t s11  = add_src1->nb[1] / sizeof(float);
    const int64_t s12  = add_src1->nb[2] / sizeof(float);
    const int64_t s13  = add_src1->nb[3] / sizeof(float);
    const int64_t nr0  = ne00 / ne10;

    // rms output: use retained scratch if active, else staging slot 0.
    // Cannot use the helper here because slot 2 may already be used for add_dst.
    const size_t rms_nbytes = ggml_nbytes(rms_dst);
    float *      rms_out;
    bool         retained_rms = false;
    // Batched mode: write directly to rms_dst->data (host-pinned USM).
    // The batched path returns early before flush logic, so staging would
    // leave rms_dst->data stale — subsequent ops in the batch would read
    // wrong values.
    void * rms_ptr = ggml_sycl_resolve_tensor_ptr(rms_dst, device);
    if (!rms_ptr) {
        rms_ptr = const_cast<void *>(ggml_sycl_host_data(rms_dst));
    }
    if (g_batched_mode && rms_ptr && is_host_accessible_usm(rms_ptr, device)) {
        rms_out = static_cast<float *>(rms_ptr);
    } else if (g_retained_active) {
        rms_out      = static_cast<float *>(ggml_sycl_cpu_retained_alloc_output(rms_dst));
        retained_rms = (rms_out != nullptr);
        if (!retained_rms) {
            rms_out = static_cast<float *>(staging_ensure(g_staging_bank, 0, rms_nbytes, gpu_q));
        }
    } else {
        rms_out = static_cast<float *>(staging_ensure(g_staging_bank, 0, rms_nbytes, gpu_q));
    }
    if (!rms_out) {
        return false;
    }

    const int64_t total_rows = ne01 * ne02 * ne03;

    auto run_fused = [=]() {
        for (int64_t ir = 0; ir < total_rows; ir++) {
            const int64_t i03 = ir / (ne02 * ne01);
            const int64_t i02 = (ir - i03 * ne02 * ne01) / ne01;
            const int64_t i01 = ir - i03 * ne02 * ne01 - i02 * ne01;

            const int64_t i13 = i03 % ne13;
            const int64_t i12 = i02 % ne12;
            const int64_t i11 = i01 % ne11;

            const float * a_row   = a_data + ir * ne00;
            const float * b_row   = b_data + i13 * s13 + i12 * s12 + i11 * s11;
            float *       add_row = add_out + ir * ne00;
            float *       rms_row = rms_out + ir * ne00;

            float sum_sq = 0.0f;
            for (int64_t r = 0; r < nr0; r++) {
                for (int64_t j = 0; j < ne10; j++) {
                    const float v         = a_row[r * ne10 + j] + b_row[j];
                    add_row[r * ne10 + j] = v;
                    sum_sq += v * v;
                }
            }

            const float scale = 1.0f / sqrtf(sum_sq / static_cast<float>(ne00) + eps);
            for (int64_t j = 0; j < ne00; j++) {
                rms_row[j] = add_row[j] * scale;
            }
        }
    };

    if (batched_mode_active()) {
        run_fused();
        return true;
    }

    const bool  async_mode = ggml_sycl_cpu_offload_async_enabled();
    sycl::event cpu_evt{};
    bool        has_cpu_evt = false;
    if (async_mode) {
        std::vector<sycl::event> deps = cpu_collect_deps(&e0, &e1, gpu_q);
        cpu_evt = cpu_submit_async(gpu_q, deps, [=](sycl::handler & cgh) { cgh.host_task([=]() { run_fused(); }); });
        has_cpu_evt = true;
    } else {
        cpu_wait_chain_event();
        offload_wait_event(e0, offload_wait_reason::FALLBACK);
        offload_wait_event(e1, offload_wait_reason::FALLBACK);
        run_fused();
    }

    if (!retained_add) {
        if (has_cpu_evt) {
            flush_output(add_dst, device, gpu_q, &cpu_evt, true);
        } else {
            flush_output(add_dst, device, gpu_q);
        }
    }

    if (!retained_rms) {
        if (!rms_dst->buffer || ggml_backend_buffer_is_host(rms_dst->buffer)) {
            if (has_cpu_evt) {
                offload_wait_event(cpu_evt, offload_wait_reason::FALLBACK);
            }
            void * host_dst = rms_ptr ? rms_ptr : const_cast<void *>(ggml_sycl_host_data(rms_dst));
            if (!host_dst) {
                return false;
            }
            memcpy(host_dst, rms_out, rms_nbytes);
        } else {
            void * rms_dev_ptr = ggml_sycl_get_data_ptr(rms_dst, device);
            if (rms_dev_ptr) {
                ggml_sycl::offload_stats_note_transfer(true, rms_nbytes);
                std::vector<sycl::event> deps;
                deps.reserve(2);
                if (has_cpu_evt) {
                    append_dependency(deps, cpu_evt);
                }
                if (g_staging_flush_pending[g_staging_bank]) {
                    append_dependency(deps, g_staging_flush_evt[g_staging_bank]);
                }
                if (deps.empty()) {
                    g_staging_flush_evt[g_staging_bank] = gpu_q->memcpy(rms_dev_ptr, rms_out, rms_nbytes);
                } else {
                    g_staging_flush_evt[g_staging_bank] = gpu_q->submit([&](sycl::handler & cgh) {
                        cgh.depends_on(deps);
                        cgh.memcpy(rms_dev_ptr, rms_out, rms_nbytes);
                    });
                }
                g_staging_flush_pending[g_staging_bank] = true;
            }
        }
    }

    return true;
}

// ---------------------------------------------------------------------------
// CPU PP GEMM — dequant + sgemm for prompt processing on host-resident weights
// ---------------------------------------------------------------------------

bool ggml_sycl_cpu_pp_gemm(ggml_type weight_type,
                            const void * weight_host, int64_t N, int64_t K,
                            const float * src1_host, int64_t M,
                            float * dst_host, int64_t ldc) {
    const int64_t nb01 = static_cast<int64_t>(ggml_row_size(weight_type, K));
    const char *  weight_bytes = static_cast<const char *>(weight_host);

    // Primary path: quantized vec_dot (avoids dequantizing all N*K weights to F32).
    // Quantize M activation rows to vec_dot input type (e.g. Q8_0), then
    // compute C[m,n] = vec_dot(weight_row[n], src1_q[m]) for all m,n.
    const auto * cpu_traits = ggml_get_type_traits_cpu(weight_type);
    if (cpu_traits && cpu_traits->vec_dot) {
        const ggml_type   vec_dot_type   = cpu_traits->vec_dot_type;
        const auto *      vdt_cpu_traits = ggml_get_type_traits_cpu(vec_dot_type);
        ggml_from_float_t from_float_fn  = vdt_cpu_traits ? vdt_cpu_traits->from_float : nullptr;

        if (from_float_fn) {
            const size_t q_row_size = ggml_row_size(vec_dot_type, K);

            // Pre-allocated quantized activation buffer via g_cpu_dispatch_buffers.src1_q
            const size_t buf_size = static_cast<size_t>(M) * q_row_size;
            GGML_ASSERT(buf_size <= g_cpu_dispatch_buffers.src1_q.size());

            // Quantize all M activation rows: F32 -> Q8_0
            for (int64_t m = 0; m < M; m++) {
                from_float_fn(src1_host + m * K, g_cpu_dispatch_buffers.src1_q.data() + m * q_row_size, K);
            }

            // Extract raw pointer for use in parallel regions
            const uint8_t * src1_q_ptr = g_cpu_dispatch_buffers.src1_q.data();
            const int       K_int      = static_cast<int>(K);

#if GGML_SYCL_HAS_TBB
            // Parallelize over N output rows with multi-row SIMD fast path.
            // Process 4/8/16 weight rows at once per activation, amortizing
            // Q8 activation loads across multiple weight rows.
            const int n_threads_hint = ggml_sycl_cpu_threads_hint();
            const int target_tasks   = std::max(1, n_threads_hint * 2);
            const int grain          = std::max(4, static_cast<int>(N) / target_tasks);
            ggml_sycl_cpu_arena().execute([&, src1_q_ptr, K_int] {
                ggml_sycl_tbb::parallel_for(
                    ggml_sycl_tbb::blocked_range<int>(0, static_cast<int>(N), grain),
                    [&, src1_q_ptr, K_int](const ggml_sycl_tbb::blocked_range<int> & r) {
                        for (int64_t m = 0; m < M; m++) {
                            const uint8_t * act_q = src1_q_ptr + m * q_row_size;
                            float *         dst_m = dst_host + m * ldc;
                            int n = r.begin();
#if defined(__AVX2__)
                            if (weight_type == GGML_TYPE_Q4_0) {
#if defined(__AVXVNNIINT8__)
                                if (has_avxvnniint8()) {
                                for (; n + 15 < r.end(); n += 16) {
                                    const void * row_ptrs[16];
                                    for (int k = 0; k < 16; k++) {
                                        row_ptrs[k] = weight_bytes + static_cast<int64_t>(n + k) * nb01;
                                    }
                                    simd_mul_mat_q4_0_q8_0_16row(K_int, dst_m + n, row_ptrs, act_q);
                                }
                                for (; n + 7 < r.end(); n += 8) {
                                    simd_mul_mat_q4_0_q8_0_8row(
                                        K_int, dst_m + n,
                                        weight_bytes + static_cast<int64_t>(n + 0) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 1) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 2) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 3) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 4) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 5) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 6) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 7) * nb01,
                                        act_q);
                                }
                                } // has_avxvnniint8
#endif
                                for (; n + 3 < r.end(); n += 4) {
                                    simd_mul_mat_q4_0_q8_0_4row(
                                        K_int, dst_m + n,
                                        weight_bytes + static_cast<int64_t>(n + 0) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 1) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 2) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 3) * nb01,
                                        act_q);
                                }
                            } else if (weight_type == GGML_TYPE_Q6_K) {
                                for (; n + 3 < r.end(); n += 4) {
                                    simd_mul_mat_q6_K_q8_K_4row(
                                        K_int, dst_m + n,
                                        weight_bytes + static_cast<int64_t>(n + 0) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 1) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 2) * nb01,
                                        weight_bytes + static_cast<int64_t>(n + 3) * nb01,
                                        act_q);
                                }
                            } else if (weight_type == GGML_TYPE_MXFP4) {
#        if defined(__AVXVNNIINT8__)
                                if (has_avxvnniint8()) {
                                    // VNNI fast path: 16-row -> 8-row -> 4-row
                                    for (; n + 15 < r.end(); n += 16) {
                                        const void * row_ptrs[16];
                                        for (int k = 0; k < 16; k++) {
                                            row_ptrs[k] = weight_bytes + static_cast<int64_t>(n + k) * nb01;
                                        }
                                        simd_mxfp4_q8_0_16row(K_int, dst_m + n, row_ptrs, act_q);
                                    }
                                    for (; n + 7 < r.end(); n += 8) {
                                        simd_mxfp4_q8_0_8row(K_int, dst_m + n,
                                                             weight_bytes + static_cast<int64_t>(n + 0) * nb01,
                                                             weight_bytes + static_cast<int64_t>(n + 1) * nb01,
                                                             weight_bytes + static_cast<int64_t>(n + 2) * nb01,
                                                             weight_bytes + static_cast<int64_t>(n + 3) * nb01,
                                                             weight_bytes + static_cast<int64_t>(n + 4) * nb01,
                                                             weight_bytes + static_cast<int64_t>(n + 5) * nb01,
                                                             weight_bytes + static_cast<int64_t>(n + 6) * nb01,
                                                             weight_bytes + static_cast<int64_t>(n + 7) * nb01, act_q);
                                    }
                                    for (; n + 3 < r.end(); n += 4) {
                                        simd_mxfp4_q8_0_4row_vnni(
                                            K_int, dst_m + n, weight_bytes + static_cast<int64_t>(n + 0) * nb01,
                                            weight_bytes + static_cast<int64_t>(n + 1) * nb01,
                                            weight_bytes + static_cast<int64_t>(n + 2) * nb01,
                                            weight_bytes + static_cast<int64_t>(n + 3) * nb01, act_q);
                                    }
                                } else {
#        endif
                                    // AVX2 fallback: 4-row with runtime-dispatched dot
                                    for (; n + 3 < r.end(); n += 4) {
                                        simd_mul_mat_mxfp4_q8_0_4row(
                                            K_int, dst_m + n, weight_bytes + static_cast<int64_t>(n + 0) * nb01,
                                            weight_bytes + static_cast<int64_t>(n + 1) * nb01,
                                            weight_bytes + static_cast<int64_t>(n + 2) * nb01,
                                            weight_bytes + static_cast<int64_t>(n + 3) * nb01, act_q);
                                    }
#        if defined(__AVXVNNIINT8__)
                                }  // !has_avxvnniint8
#        endif
                            }
#endif
                            // Remainder: single-row generic path
                            for (; n < r.end(); n++) {
                                const void * weight_row = weight_bytes + static_cast<int64_t>(n) * nb01;
                                float dot_result = 0.0f;
                                cpu_traits->vec_dot(K_int, &dot_result, sizeof(float),
                                                    weight_row, 0, act_q, 0, 1);
                                dst_m[n] = dot_result;
                            }
                        }
                    });
            });
#else
            // Serial fallback when TBB is unavailable
            for (int64_t n = 0; n < N; n++) {
                const void * weight_row = weight_bytes + n * nb01;
                for (int64_t m = 0; m < M; m++) {
                    float dot_result = 0.0f;
                    cpu_traits->vec_dot(K_int, &dot_result, sizeof(float),
                                        weight_row, 0,
                                        src1_q_ptr + m * q_row_size, 0, 1);
                    dst_host[m * ldc + n] = dot_result;
                }
            }
#endif
            return true;
        }
    }

    // Fallback: dequantize weights to F32, then dnnl_sgemm.
    // Useful for types with to_float but no vec_dot (rare).
#if GGML_SYCL_DNNL
    {
        const auto * type_traits = ggml_get_type_traits(weight_type);
        if (!type_traits || !type_traits->to_float) {
            return false;
        }

        // Pre-allocated weight dequantization buffer via g_cpu_dispatch_buffers.scratch_nk
        const size_t buf_size = static_cast<size_t>(N) * K;
        GGML_ASSERT(buf_size <= g_cpu_dispatch_buffers.scratch_nk.size());

        // A7L5W Site 2a: validate the per-expert weight slab before dequant.
        // `weight_bytes` is `weight_host + i02*nb02 + i03*nb03` from the caller
        // in ggml-sycl.cpp:30478 — if the caller's `weight_host` (= src0->data)
        // does not back the full expert stack, the per-batch offset may land
        // past the registered allocation.
        GGML_SYCL_A7L5W_ASSERT_PTR("cpu_pp_gemm/dequant_in",
                                  "(cpu_pp_gemm_weight)",
                                  weight_bytes,
                                  static_cast<std::size_t>(N) * static_cast<std::size_t>(nb01));
        for (int64_t row = 0; row < N; row++) {
            const void * row_data = weight_bytes + row * nb01;
            type_traits->to_float(row_data, g_cpu_dispatch_buffers.scratch_nk.data() + row * K, K);
        }

        // A7L5W Site 2: validate A/B/C pointers passed into DNNL's CPU JIT GEMM.
        GGML_SYCL_A7L5W_ASSERT_PTR("cpu_pp_gemm/dnnl_sgemm_A",
                                  "(cpu_pp_gemm_A)",
                                  g_cpu_dispatch_buffers.scratch_nk.data(),
                                  static_cast<std::size_t>(N) * static_cast<std::size_t>(K) * sizeof(float));
        GGML_SYCL_A7L5W_ASSERT_PTR("cpu_pp_gemm/dnnl_sgemm_B",
                                  "(cpu_pp_gemm_B)",
                                  src1_host,
                                  static_cast<std::size_t>(M) * static_cast<std::size_t>(K) * sizeof(float));
        GGML_SYCL_A7L5W_ASSERT_PTR("cpu_pp_gemm/dnnl_sgemm_C",
                                  "(cpu_pp_gemm_C)",
                                  dst_host,
                                  static_cast<std::size_t>(M) * static_cast<std::size_t>(ldc) * sizeof(float));
        dnnl_status_t status = dnnl_sgemm('T', 'N',
                                           static_cast<dnnl_dim_t>(N),
                                           static_cast<dnnl_dim_t>(M),
                                           static_cast<dnnl_dim_t>(K),
                                           1.0f,
                                           g_cpu_dispatch_buffers.scratch_nk.data(), static_cast<dnnl_dim_t>(K),
                                           src1_host, static_cast<dnnl_dim_t>(K),
                                           0.0f,
                                           dst_host, static_cast<dnnl_dim_t>(ldc));
        if (status != dnnl_success) {
            return false;
        }
    }
#else
    return false;
#endif
    return true;
}

// ---------------------------------------------------------------------------
// Main dispatch entry point
// ---------------------------------------------------------------------------

bool ggml_sycl_compute_forward_cpu(ggml_backend_sycl_context & ctx, struct ggml_tensor * dst) {
    GGML_SYCL_DEBUG("[CPU-FWD] op=%s name=%s\n", ggml_op_name(dst->op), dst->name ? dst->name : "(null)");
    switch (dst->op) {
        case GGML_OP_MUL_MAT:
            return cpu_mul_mat(ctx, dst);
        case GGML_OP_RMS_NORM:
            return cpu_rms_norm(ctx, dst);
        case GGML_OP_ADD:
            return cpu_add(ctx, dst);
        case GGML_OP_MUL:
            return cpu_mul(ctx, dst);
        case GGML_OP_UNARY:
            return cpu_unary(ctx, dst);
        case GGML_OP_GLU:
            return cpu_glu(ctx, dst);
        case GGML_OP_ARGSORT:
            return cpu_argsort(ctx, dst);
        case GGML_OP_TOP_K:
            return cpu_top_k(ctx, dst);
        case GGML_OP_GET_ROWS:
            return cpu_get_rows(ctx, dst);
        case GGML_OP_SOFT_MAX:
            return cpu_soft_max(ctx, dst);
        case GGML_OP_NORM:
            return cpu_norm(ctx, dst);
        case GGML_OP_SCALE:
            return cpu_scale(ctx, dst);
        case GGML_OP_CPY:
        case GGML_OP_CONT:
            return cpu_cpy(ctx, dst);
        case GGML_OP_ROPE:
            return cpu_rope(ctx, dst);
        default:
            GGML_SYCL_DEBUG("[SYCL-CPU] Unsupported op %s on CPU, falling back to GPU\n", ggml_op_name(dst->op));
            return false;
    }
}
