
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _661_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _661_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.320292    0.000000    4.339933 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.352033    0.257567    4.597500 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.352033    0.000000    4.597500 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.597500   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.338046   19.411955   library setup time
                                             19.411955   data required time
---------------------------------------------------------------------------------------------
                                             19.411955   data required time
                                             -4.597500   data arrival time
---------------------------------------------------------------------------------------------
                                             14.814455   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.320292    0.000000    4.339933 v _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.229750    0.204221    4.544154 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.229750    0.000000    4.544154 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.544154   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313332   19.436670   library setup time
                                             19.436670   data required time
---------------------------------------------------------------------------------------------
                                             19.436670   data required time
                                             -4.544154   data arrival time
---------------------------------------------------------------------------------------------
                                             14.892516   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _669_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.320292    0.000000    4.339933 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.229750    0.204221    4.544154 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.229750    0.000000    4.544154 ^ _669_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.544154   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313332   19.436670   library setup time
                                             19.436670   data required time
---------------------------------------------------------------------------------------------
                                             19.436670   data required time
                                             -4.544154   data arrival time
---------------------------------------------------------------------------------------------
                                             14.892516   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.320292    0.000000    4.339933 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.232740    0.199323    4.539256 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.232740    0.000000    4.539256 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.539256   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313980   19.436022   library setup time
                                             19.436022   data required time
---------------------------------------------------------------------------------------------
                                             19.436022   data required time
                                             -4.539256   data arrival time
---------------------------------------------------------------------------------------------
                                             14.896765   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003009    0.173215    0.439294    4.541613 ^ _382_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.173215    0.000000    4.541613 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.541613   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.301089   19.448912   library setup time
                                             19.448912   data required time
---------------------------------------------------------------------------------------------
                                             19.448912   data required time
                                             -4.541613   data arrival time
---------------------------------------------------------------------------------------------
                                             14.907301   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _661_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _428_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003009    0.134073    0.280585    4.382905 ^ _428_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _048_ (net)
                      0.134073    0.000000    4.382905 ^ _661_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.382905   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.293202   19.456799   library setup time
                                             19.456799   data required time
---------------------------------------------------------------------------------------------
                                             19.456799   data required time
                                             -4.382905   data arrival time
---------------------------------------------------------------------------------------------
                                             15.073895   slack (MET)



