+++
date = "2017-01-29T16:30:00"
draft = false
image = "banners/default.png"
hide_banner_in_list = true
tags = ["blog", "tutorial", "fpga", "system-verilog"]
title = "SystemVerilog RAM Module"
math = true
summary = """
A brief tutorial on writing a SytemVerilog-compatible RAM module.
"""
+++

A RAM module consists of a few different elements.

- Memory elements
- In/out data port to write and retrieve data
- Address input port to indicate which element we want to read/write
- Direction controls

