{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759248665485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759248665489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 18:11:05 2025 " "Processing started: Tue Sep 30 18:11:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759248665489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248665489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDL_TP3_EX1_cmdmotpap -c cmdmotpap " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDL_TP3_EX1_cmdmotpap -c cmdmotpap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248665489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759248665820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759248665820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmdmotpap.v 1 1 " "Found 1 design units, including 1 entities, in source file cmdmotpap.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmdmotpap " "Found entity 1: cmdmotpap" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759248672965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248672965 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "Phase unpacked cmdmotpap.v(24) " "Verilog HDL Port Declaration warning at cmdmotpap.v(24): port declaration for \"Phase\" declares unpacked dimensions but the data type declaration does not" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 24 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1759248672965 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Phase cmdmotpap.v(23) " "HDL info at cmdmotpap.v(23): see declaration for object \"Phase\"" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 23 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759248672965 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Phase packed cmdmotpap.v(24) " "Verilog HDL Port Declaration warning at cmdmotpap.v(24): data type declaration for \"Phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1759248672965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmdmotpap " "Elaborating entity \"cmdmotpap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759248672982 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EtatFutur cmdmotpap.v(35) " "Verilog HDL Always Construct warning at cmdmotpap.v(35): inferring latch(es) for variable \"EtatFutur\", which holds its previous value in one or more paths through the always construct" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1759248672984 "|cmdmotpap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EtatFutur.PAS13 cmdmotpap.v(35) " "Inferred latch for \"EtatFutur.PAS13\" at cmdmotpap.v(35)" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248672985 "|cmdmotpap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EtatFutur.PAS32 cmdmotpap.v(35) " "Inferred latch for \"EtatFutur.PAS32\" at cmdmotpap.v(35)" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248672985 "|cmdmotpap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EtatFutur.PAS24 cmdmotpap.v(35) " "Inferred latch for \"EtatFutur.PAS24\" at cmdmotpap.v(35)" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248672985 "|cmdmotpap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EtatFutur.PAS41 cmdmotpap.v(35) " "Inferred latch for \"EtatFutur.PAS41\" at cmdmotpap.v(35)" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248672985 "|cmdmotpap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EtatFutur.PAS4 cmdmotpap.v(35) " "Inferred latch for \"EtatFutur.PAS4\" at cmdmotpap.v(35)" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248672985 "|cmdmotpap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EtatFutur.PAS3 cmdmotpap.v(35) " "Inferred latch for \"EtatFutur.PAS3\" at cmdmotpap.v(35)" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248672985 "|cmdmotpap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EtatFutur.PAS2 cmdmotpap.v(35) " "Inferred latch for \"EtatFutur.PAS2\" at cmdmotpap.v(35)" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248672985 "|cmdmotpap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EtatFutur.INIT_STEP cmdmotpap.v(35) " "Inferred latch for \"EtatFutur.INIT_STEP\" at cmdmotpap.v(35)" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248672985 "|cmdmotpap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EtatFutur.OFF cmdmotpap.v(35) " "Inferred latch for \"EtatFutur.OFF\" at cmdmotpap.v(35)" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248672985 "|cmdmotpap"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EtatFutur.OFF_1347 " "LATCH primitive \"EtatFutur.OFF_1347\" is permanently enabled" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1759248673162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EtatFutur.INIT_STEP_1265 " "LATCH primitive \"EtatFutur.INIT_STEP_1265\" is permanently enabled" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1759248673162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EtatFutur.PAS2_1183 " "LATCH primitive \"EtatFutur.PAS2_1183\" is permanently enabled" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1759248673162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EtatFutur.PAS3_1101 " "LATCH primitive \"EtatFutur.PAS3_1101\" is permanently enabled" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1759248673162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EtatFutur.PAS4_1019 " "LATCH primitive \"EtatFutur.PAS4_1019\" is permanently enabled" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1759248673162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EtatFutur.PAS41_937 " "LATCH primitive \"EtatFutur.PAS41_937\" is permanently enabled" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1759248673162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EtatFutur.PAS24_855 " "LATCH primitive \"EtatFutur.PAS24_855\" is permanently enabled" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1759248673162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EtatFutur.PAS32_773 " "LATCH primitive \"EtatFutur.PAS32_773\" is permanently enabled" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1759248673162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EtatFutur.PAS13_691 " "LATCH primitive \"EtatFutur.PAS13_691\" is permanently enabled" {  } { { "cmdmotpap.v" "" { Text "C:/quartus/HDL_TP3_EX1/cmdmotpap.v" 35 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1759248673162 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759248673396 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759248673695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759248673788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759248673788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759248673858 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759248673858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759248673858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759248673858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759248673889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 18:11:13 2025 " "Processing ended: Tue Sep 30 18:11:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759248673889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759248673889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759248673889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759248673889 ""}
