#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov  9 22:50:28 2017
# Process ID: 27898
# Current directory: /home/bcv/Documents/ECE395A/vhdl/conv/conv.runs/synth_1
# Command line: vivado -log conv.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv.tcl
# Log file: /home/bcv/Documents/ECE395A/vhdl/conv/conv.runs/synth_1/conv.vds
# Journal file: /home/bcv/Documents/ECE395A/vhdl/conv/conv.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source conv.tcl -notrace
Command: synth_design -top conv -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27905 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1199.637 ; gain = 65.000 ; free physical = 754 ; free virtual = 26043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'conv' [/home/bcv/Documents/ECE395A/vhdl/conv/conv.srcs/sources_1/new/conv.vhd:16]
INFO: [Synth 8-3491] module 'fir128' declared at '/home/bcv/Documents/ECE395A/vhdl/conv/conv.runs/synth_1/.Xil/Vivado-27898-bcv-Vostro-430/realtime/fir128_stub.vhdl:5' bound to instance 'F' of component 'fir128' [/home/bcv/Documents/ECE395A/vhdl/conv/conv.srcs/sources_1/new/conv.vhd:37]
INFO: [Synth 8-638] synthesizing module 'fir128' [/home/bcv/Documents/ECE395A/vhdl/conv/conv.runs/synth_1/.Xil/Vivado-27898-bcv-Vostro-430/realtime/fir128_stub.vhdl:20]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/bcv/Documents/ECE395A/vhdl/conv/conv.srcs/sources_1/new/conv.vhd:56]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/bcv/Documents/ECE395A/vhdl/conv/conv.srcs/sources_1/new/conv.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'conv' (1#1) [/home/bcv/Documents/ECE395A/vhdl/conv/conv.srcs/sources_1/new/conv.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.137 ; gain = 105.500 ; free physical = 762 ; free virtual = 26052
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.137 ; gain = 105.500 ; free physical = 762 ; free virtual = 26052
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bcv/Documents/ECE395A/vhdl/conv/conv.runs/synth_1/.Xil/Vivado-27898-bcv-Vostro-430/dcp3/fir128_in_context.xdc] for cell 'F'
Finished Parsing XDC File [/home/bcv/Documents/ECE395A/vhdl/conv/conv.runs/synth_1/.Xil/Vivado-27898-bcv-Vostro-430/dcp3/fir128_in_context.xdc] for cell 'F'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1604.191 ; gain = 0.000 ; free physical = 511 ; free virtual = 25801
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 567 ; free virtual = 25857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 567 ; free virtual = 25857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for F. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 569 ; free virtual = 25859
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 559 ; free virtual = 25849
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sel_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'j_reg[8]' (FDRE) to 'j_reg[9]'
INFO: [Synth 8-3886] merging instance 'j_reg[9]' (FDRE) to 'j_reg[10]'
INFO: [Synth 8-3886] merging instance 'j_reg[10]' (FDRE) to 'j_reg[11]'
INFO: [Synth 8-3886] merging instance 'j_reg[11]' (FDRE) to 'j_reg[12]'
INFO: [Synth 8-3886] merging instance 'j_reg[12]' (FDRE) to 'j_reg[13]'
INFO: [Synth 8-3886] merging instance 'j_reg[13]' (FDRE) to 'j_reg[14]'
INFO: [Synth 8-3886] merging instance 'j_reg[14]' (FDRE) to 'j_reg[15]'
INFO: [Synth 8-3886] merging instance 'j_reg[15]' (FDRE) to 'j_reg[16]'
INFO: [Synth 8-3886] merging instance 'j_reg[16]' (FDRE) to 'j_reg[17]'
INFO: [Synth 8-3886] merging instance 'j_reg[17]' (FDRE) to 'j_reg[18]'
INFO: [Synth 8-3886] merging instance 'j_reg[18]' (FDRE) to 'j_reg[19]'
INFO: [Synth 8-3886] merging instance 'j_reg[19]' (FDRE) to 'j_reg[20]'
INFO: [Synth 8-3886] merging instance 'j_reg[20]' (FDRE) to 'j_reg[21]'
INFO: [Synth 8-3886] merging instance 'j_reg[21]' (FDRE) to 'j_reg[22]'
INFO: [Synth 8-3886] merging instance 'j_reg[22]' (FDRE) to 'j_reg[23]'
INFO: [Synth 8-3886] merging instance 'j_reg[23]' (FDRE) to 'j_reg[24]'
INFO: [Synth 8-3886] merging instance 'j_reg[24]' (FDRE) to 'j_reg[25]'
INFO: [Synth 8-3886] merging instance 'j_reg[25]' (FDRE) to 'j_reg[26]'
INFO: [Synth 8-3886] merging instance 'j_reg[26]' (FDRE) to 'j_reg[27]'
INFO: [Synth 8-3886] merging instance 'j_reg[27]' (FDRE) to 'j_reg[28]'
INFO: [Synth 8-3886] merging instance 'j_reg[28]' (FDRE) to 'j_reg[29]'
INFO: [Synth 8-3886] merging instance 'j_reg[29]' (FDRE) to 'j_reg[30]'
INFO: [Synth 8-3886] merging instance 'j_reg[30]' (FDRE) to 'j_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\j_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\j_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sel_reg[7] )
WARNING: [Synth 8-3332] Sequential element (i_reg[7]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (j_reg[31]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (j_reg[7]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (sel_reg[7]) is unused and will be removed from module conv.
INFO: [Synth 8-3886] merging instance 'j_reg[0]' (FDE) to 'sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'j_reg[1]' (FDE) to 'sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'j_reg[2]' (FDE) to 'sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'j_reg[3]' (FDE) to 'sel_reg[3]'
INFO: [Synth 8-3886] merging instance 'j_reg[4]' (FDE) to 'sel_reg[4]'
INFO: [Synth 8-3886] merging instance 'j_reg[5]' (FDE) to 'sel_reg[5]'
INFO: [Synth 8-3886] merging instance 'j_reg[6]' (FDE) to 'sel_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 550 ; free virtual = 25840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 405 ; free virtual = 25675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 405 ; free virtual = 25674
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 402 ; free virtual = 25671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 404 ; free virtual = 25673
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 404 ; free virtual = 25673
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 404 ; free virtual = 25673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 404 ; free virtual = 25673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 404 ; free virtual = 25673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 404 ; free virtual = 25673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fir128        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |fir128_bbox |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |     2|
|4     |LUT1        |     8|
|5     |LUT2        |     3|
|6     |LUT3        |     1|
|7     |LUT4        |     1|
|8     |LUT5        |     1|
|9     |LUT6        |     2|
|10    |FDRE        |    15|
|11    |IBUF        |    10|
|12    |OBUF        |    24|
+------+------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    95|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 404 ; free virtual = 25673
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1604.191 ; gain = 105.500 ; free physical = 480 ; free virtual = 25749
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1604.191 ; gain = 469.555 ; free physical = 480 ; free virtual = 25749
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

54 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1604.191 ; gain = 486.137 ; free physical = 457 ; free virtual = 25726
INFO: [Common 17-1381] The checkpoint '/home/bcv/Documents/ECE395A/vhdl/conv/conv.runs/synth_1/conv.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1628.203 ; gain = 0.000 ; free physical = 466 ; free virtual = 25736
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 22:51:11 2017...
