//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z10convFilterPKdS0_Pdii

.visible .entry _Z10convFilterPKdS0_Pdii(
	.param .u64 _Z10convFilterPKdS0_Pdii_param_0,
	.param .u64 _Z10convFilterPKdS0_Pdii_param_1,
	.param .u64 _Z10convFilterPKdS0_Pdii_param_2,
	.param .u32 _Z10convFilterPKdS0_Pdii_param_3,
	.param .u32 _Z10convFilterPKdS0_Pdii_param_4
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<11>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_Z10convFilterPKdS0_Pdii_param_2];
	ld.param.u32 	%r1, [_Z10convFilterPKdS0_Pdii_param_4];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r3, %r2, %r4;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r7, %r6, %r8;
	mad.lo.s32 	%r10, %r9, %r1, %r5;
	setp.eq.s32	%p1, %r5, 69;
	setp.eq.s32	%p2, %r9, 420;
	or.pred  	%p3, %p1, %p2;
	mul.wide.s32 	%rd3, %r10, 8;
	add.s64 	%rd4, %rd2, %rd3;
	selp.f64	%fd1, 0d406FE00000000000, 0d0000000000000000, %p3;
	st.global.f64 	[%rd4], %fd1;
	ret;
}


