vendor_name = ModelSim
source_file = 1, U:/Project3/ClockGeneration.vhd
source_file = 1, U:/Project3/top_level.vhd
source_file = 1, U:/Project3/reset_delay.vhd
source_file = 1, U:/Project3/DE2_115.vhd
source_file = 1, U:/Project3/i2c_master_2.1.vhd
source_file = 1, U:/Project3/I2C_user_logic.vhd
source_file = 1, U:/Project3/ADC_I2C_user_logic.vhd
source_file = 1, U:/Project3/state_machine.vhd
source_file = 1, U:/Project3/PWM.vhd
source_file = 1, U:/Project3/db/EE316Project3.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, U:/Project3/btn_debounce_toggle.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, U:/Project3/db/mult_b3t.tdf
design_name = DE2_115
instance = comp, \Inst_top_level|INST_StateMachine|counter[3]\, Inst_top_level|INST_StateMachine|counter[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[7]\, Inst_top_level|INST_StateMachine|counter[7], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[5]\, Inst_top_level|Inst_Key0|btn_cntr[5], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[6]\, Inst_top_level|Inst_Key0|btn_cntr[6], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[11]\, Inst_top_level|Inst_Key2|btn_cntr[11], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[12]\, Inst_top_level|Inst_Key2|btn_cntr[12], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[13]\, Inst_top_level|Inst_Key2|btn_cntr[13], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[14]\, Inst_top_level|Inst_Key2|btn_cntr[14], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[15]\, Inst_top_level|Inst_Key2|btn_cntr[15], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[5]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[6]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[13]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[13], DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[3]~12\, Inst_top_level|INST_StateMachine|counter[3]~12, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[6]~18\, Inst_top_level|INST_StateMachine|counter[6]~18, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[7]~20\, Inst_top_level|INST_StateMachine|counter[7]~20, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[5]~27\, Inst_top_level|Inst_Key0|btn_cntr[5]~27, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[6]~29\, Inst_top_level|Inst_Key0|btn_cntr[6]~29, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[10]~37\, Inst_top_level|Inst_Key2|btn_cntr[10]~37, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[11]~39\, Inst_top_level|Inst_Key2|btn_cntr[11]~39, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[12]~41\, Inst_top_level|Inst_Key2|btn_cntr[12]~41, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[13]~43\, Inst_top_level|Inst_Key2|btn_cntr[13]~43, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[14]~45\, Inst_top_level|Inst_Key2|btn_cntr[14]~45, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[15]~47\, Inst_top_level|Inst_Key2|btn_cntr[15]~47, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~27\, Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~27, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~29\, Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~29, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~43\, Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~43, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[7]\, Inst_top_level|INST_PWM0|counter[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[6]\, Inst_top_level|INST_PWM0|counter[6], DE2_115, 1
instance = comp, \Inst_top_level|Add0~16\, Inst_top_level|Add0~16, DE2_115, 1
instance = comp, \Inst_top_level|Add0~24\, Inst_top_level|Add0~24, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[16], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[17], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[18], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[19]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[19], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[15], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[3]\, Inst_top_level|INST_CLK_GEN|N[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[4]\, Inst_top_level|INST_CLK_GEN|N[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[4]\, Inst_top_level|INST_CLK_GEN|counter[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[3]\, Inst_top_level|INST_CLK_GEN|counter[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[5]\, Inst_top_level|INST_CLK_GEN|N[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[6]\, Inst_top_level|INST_CLK_GEN|N[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[6]\, Inst_top_level|INST_CLK_GEN|counter[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[5]\, Inst_top_level|INST_CLK_GEN|counter[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[7]\, Inst_top_level|INST_CLK_GEN|N[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[8]\, Inst_top_level|INST_CLK_GEN|N[8], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[8]\, Inst_top_level|INST_CLK_GEN|counter[8], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[7]\, Inst_top_level|INST_CLK_GEN|counter[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[9]\, Inst_top_level|INST_CLK_GEN|N[9], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[10]\, Inst_top_level|INST_CLK_GEN|N[10], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[10]\, Inst_top_level|INST_CLK_GEN|counter[10], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[9]\, Inst_top_level|INST_CLK_GEN|counter[9], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[11]\, Inst_top_level|INST_CLK_GEN|N[11], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[12]\, Inst_top_level|INST_CLK_GEN|N[12], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[12]\, Inst_top_level|INST_CLK_GEN|counter[12], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[11]\, Inst_top_level|INST_CLK_GEN|counter[11], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[13]\, Inst_top_level|INST_CLK_GEN|N[13], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[14]\, Inst_top_level|INST_CLK_GEN|N[14], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[14]\, Inst_top_level|INST_CLK_GEN|counter[14], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[13]\, Inst_top_level|INST_CLK_GEN|counter[13], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[15]\, Inst_top_level|INST_CLK_GEN|N[15], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[16]\, Inst_top_level|INST_CLK_GEN|N[16], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[16]\, Inst_top_level|INST_CLK_GEN|counter[16], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[15]\, Inst_top_level|INST_CLK_GEN|counter[15], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[17]\, Inst_top_level|INST_CLK_GEN|N[17], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[0]\, Inst_top_level|INST_CLK_GEN|counter[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[1]\, Inst_top_level|INST_CLK_GEN|counter[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[2]\, Inst_top_level|INST_CLK_GEN|counter[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[5]~15\, Inst_top_level|INST_PWM0|counter[5]~15, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[6]~17\, Inst_top_level|INST_PWM0|counter[6]~17, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[7]~19\, Inst_top_level|INST_PWM0|counter[7]~19, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45\, Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47\, Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49\, Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51\, Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53\, Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55\, Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[11]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[11], DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2\, Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[3]~15\, Inst_top_level|INST_CLK_GEN|N[3]~15, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[4]~17\, Inst_top_level|INST_CLK_GEN|N[4]~17, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[0]~17\, Inst_top_level|INST_CLK_GEN|counter[0]~17, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[1]~19\, Inst_top_level|INST_CLK_GEN|counter[1]~19, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[2]~21\, Inst_top_level|INST_CLK_GEN|counter[2]~21, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[3]~23\, Inst_top_level|INST_CLK_GEN|counter[3]~23, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[4]~25\, Inst_top_level|INST_CLK_GEN|counter[4]~25, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[5]~19\, Inst_top_level|INST_CLK_GEN|N[5]~19, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[6]~21\, Inst_top_level|INST_CLK_GEN|N[6]~21, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[5]~27\, Inst_top_level|INST_CLK_GEN|counter[5]~27, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[6]~29\, Inst_top_level|INST_CLK_GEN|counter[6]~29, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[7]~23\, Inst_top_level|INST_CLK_GEN|N[7]~23, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[8]~25\, Inst_top_level|INST_CLK_GEN|N[8]~25, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[7]~31\, Inst_top_level|INST_CLK_GEN|counter[7]~31, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[8]~33\, Inst_top_level|INST_CLK_GEN|counter[8]~33, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[9]~27\, Inst_top_level|INST_CLK_GEN|N[9]~27, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[10]~29\, Inst_top_level|INST_CLK_GEN|N[10]~29, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[9]~35\, Inst_top_level|INST_CLK_GEN|counter[9]~35, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[10]~37\, Inst_top_level|INST_CLK_GEN|counter[10]~37, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[11]~31\, Inst_top_level|INST_CLK_GEN|N[11]~31, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[12]~33\, Inst_top_level|INST_CLK_GEN|N[12]~33, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[11]~39\, Inst_top_level|INST_CLK_GEN|counter[11]~39, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[12]~41\, Inst_top_level|INST_CLK_GEN|counter[12]~41, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[13]~35\, Inst_top_level|INST_CLK_GEN|N[13]~35, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[14]~37\, Inst_top_level|INST_CLK_GEN|N[14]~37, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[13]~43\, Inst_top_level|INST_CLK_GEN|counter[13]~43, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[14]~45\, Inst_top_level|INST_CLK_GEN|counter[14]~45, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[15]~39\, Inst_top_level|INST_CLK_GEN|N[15]~39, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[16]~41\, Inst_top_level|INST_CLK_GEN|N[16]~41, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[15]~47\, Inst_top_level|INST_CLK_GEN|counter[15]~47, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|counter[16]~49\, Inst_top_level|INST_CLK_GEN|counter[16]~49, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|N[17]~43\, Inst_top_level|INST_CLK_GEN|N[17]~43, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~39\, Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~39, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1\, Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~3\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~3, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|Equal0~1\, Inst_top_level|Inst_Key0|Equal0~1, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|Equal0~3\, Inst_top_level|Inst_Key2|Equal0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|Equal0~1\, Inst_top_level|INST_BTN1Pulse|Equal0~1, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[12]\, Inst_top_level|cnt_5MS[12], DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[8]\, Inst_top_level|cnt_5MS[8], DE2_115, 1
instance = comp, \Inst_top_level|Equal3~2\, Inst_top_level|Equal3~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[5]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[4]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[3]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[2]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[0]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[0], DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS~4\, Inst_top_level|cnt_5MS~4, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Equal0~0\, Inst_top_level|Inst_clk_Reset_Delay|Equal0~0, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[0]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[0], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Equal0~1\, Inst_top_level|Inst_clk_Reset_Delay|Equal0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[2]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~38\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~38, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~39\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~39, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~41\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~41, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~42\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~42, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~43\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~43, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~44\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~44, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~45\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~45, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~46\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~46, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~47\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~47, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~48\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~48, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~49\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~49, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~50\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~50, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~51\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~51, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~52\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~52, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~53\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~53, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~54\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~54, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~55\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~55, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[86]~12\, Inst_top_level|SecondLine[86]~12, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~56\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~56, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~57\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~57, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[74]~13\, Inst_top_level|SecondLine[74]~13, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~58\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~58, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[58]~14\, Inst_top_level|SecondLine[58]~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~59\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~59, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~60\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~60, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~61\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~61, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~62\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~62, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~63\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~63, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~64\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~64, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~65\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~65, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~66\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~66, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~67\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~67, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~68\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~68, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~31\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~31, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~32\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~32, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~33\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~33, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~34\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~34, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~35\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~35, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~36\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~36, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~37\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~37, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~38\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~38, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~39\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~39, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~40\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~40, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~41\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~41, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~42\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~42, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~43\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~43, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~44\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~44, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~45\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~45, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~46\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~46, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~47\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~47, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~48\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~48, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~49\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~49, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~35\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~35, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~36\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~36, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~37\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~37, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~38\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~38, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~39\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~39, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~40\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~40, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~41\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~41, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~42\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~42, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~43\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~43, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~44\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~44, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~45\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~45, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~46\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~46, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~47\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~47, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~48\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~48, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~49\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~49, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~50\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~50, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~51\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~51, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~52\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~52, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~53\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~53, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~54\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~54, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~55\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~55, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~56\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~56, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~57\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~57, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~58\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~58, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~59\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~59, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~60\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~60, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~61\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~61, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~62\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~62, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~63\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~63, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~64\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~64, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~65\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~65, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~66\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~66, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~67\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~67, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~68\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~68, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~69\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~69, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~70\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~70, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[4]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[5]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[2]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[6]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[7]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~3\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~11\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~11, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~12\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~12, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~13\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~13, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Equal0~0\, Inst_top_level|INST_CLK_GEN|Equal0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Equal0~1\, Inst_top_level|INST_CLK_GEN|Equal0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Equal0~2\, Inst_top_level|INST_CLK_GEN|Equal0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Equal0~3\, Inst_top_level|INST_CLK_GEN|Equal0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Equal0~4\, Inst_top_level|INST_CLK_GEN|Equal0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Equal0~5\, Inst_top_level|INST_CLK_GEN|Equal0~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Equal0~6\, Inst_top_level|INST_CLK_GEN|Equal0~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Equal0~7\, Inst_top_level|INST_CLK_GEN|Equal0~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Equal0~8\, Inst_top_level|INST_CLK_GEN|Equal0~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Equal0~9\, Inst_top_level|INST_CLK_GEN|Equal0~9, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|Equal0~10\, Inst_top_level|INST_CLK_GEN|Equal0~10, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[5]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[4]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[3]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[2]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[0]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~7\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[1]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[0]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~4\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~6\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~7\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~11\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~11, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~12\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~12, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~13\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~13, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~14\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~15\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~15, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57\, Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|Equal0~2\, Inst_top_level|INST_DebouncedKey0|Equal0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[2]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[5]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[1]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~4\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[5]~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[5]~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~5\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[4]~3\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[4]~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~6\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[3]~4\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[3]~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~7\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[2]~5\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[2]~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~9\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~9, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[0]~7\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[0]~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[1]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[0]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[38]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[38], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[26]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[26], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[59]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[59], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[106]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[106], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[107]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[107], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[110]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[110], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~6\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[20]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[20], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[36]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[36], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~7\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[118]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[118], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~8\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[51]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[51], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[48]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[48], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[57]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[57], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[76]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[76], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~14\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[75]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[75], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[58]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[58], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~15\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~15, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[81]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[81], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[88]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[88], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[1]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[2]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[3]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~23\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~23, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[6]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[10]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[10], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[14]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[14], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~24\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~24, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[21]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[21], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[16]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[16], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[18]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[18], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~25\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~25, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[25]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[25], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[27]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[27], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[28]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[28], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~26\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~26, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~27\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~27, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[32]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[32], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[29]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[29], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~29\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~29, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[33]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[33], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[40]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[40], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~30\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~30, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[43]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[43], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[61]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[61], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~31\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~31, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[64]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[64], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[70]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[70], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[83]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[83], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~32\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~32, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[41]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[41], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~33\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~33, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[78]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[78], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[84]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[84], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[91]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[91], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~34\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~34, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[92]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[92], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[86]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[86], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~35\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~35, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[109]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[109], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[96]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[96], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[99]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[99], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~36\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~36, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[114]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[114], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[120]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[120], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[123]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[123], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~37\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~37, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~38\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~38, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~39\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~39, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[77]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[77], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[36]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[36], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[51]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[51], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~41\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~41, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[66]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[66], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~42\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~42, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[65]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[65], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[66]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[66], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[74]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[74], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[70]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[70], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[69]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[69], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~48\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~48, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[74]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[74], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[83]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[83], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~49\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~49, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[125]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[125], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[126]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[126], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~50\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~50, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[89]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[89], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[88]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[88], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~51\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~51, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[92]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[92], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~52\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~52, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[85]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[85], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~53\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~53, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~5\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~3\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[1]~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[1]~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~14\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~69\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~69, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~70\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~70, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~71\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~71, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~72\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~72, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~73\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~73, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~74\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~74, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~75\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~75, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~76\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~76, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~77\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~77, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~78\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~78, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~79\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~79, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~80\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~80, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~81\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~81, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~82\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~82, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~83\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~83, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~84\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~84, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~50\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~50, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~51\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~51, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~52\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~52, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~53\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~53, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~55\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~55, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~56\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~56, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~71\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~71, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~72\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~72, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~85\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~85, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~73\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~73, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~74\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~74, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~75\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~75, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~76\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~76, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~77\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~77, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~86\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~86, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~78\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~78, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~79\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~79, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~80\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~80, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~81\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~81, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~82\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~82, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~83\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~83, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~84\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~84, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~85\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~85, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79\, Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[2]~3\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[2]~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~4\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[5]~6\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[5]~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[48]~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[48]~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[75]~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[75]~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[21]~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[21]~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[32]~3\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[32]~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[29]~4\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[29]~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[33]~5\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[33]~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[40]~6\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[40]~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[43]~7\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[43]~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[41]~8\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[41]~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[78]~9\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[78]~9, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[109]~10\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[109]~10, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[125]~11\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[125]~11, DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[74]\, Inst_top_level|FirstLine[74], DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[70]\, Inst_top_level|FirstLine[70], DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[89]\, Inst_top_level|FirstLine[89], DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[69]\, Inst_top_level|FirstLine[69], DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[36]\, Inst_top_level|FirstLine[36], DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[88]\, Inst_top_level|FirstLine[88], DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[51]\, Inst_top_level|FirstLine[51], DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[83]\, Inst_top_level|FirstLine[83], DE2_115, 1
instance = comp, \GPIO[3]~input\, GPIO[3]~input, DE2_115, 1
instance = comp, \GPIO[33]~input\, GPIO[33]~input, DE2_115, 1
instance = comp, \GPIO[35]~input\, GPIO[35]~input, DE2_115, 1
instance = comp, \Inst_top_level|clock_en5ms~clkctrl\, Inst_top_level|clock_en5ms~clkctrl, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[77]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[77]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[0]~feeder\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[0]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[0]~feeder\, Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[0]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[1]~feeder\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[1]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[26]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[26]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[107]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[107]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[106]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[106]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[110]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[110]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[1]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[1]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[3]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[3]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[6]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[6]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[14]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[14]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[18]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[18]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[25]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[25]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[27]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[27]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[114]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[114]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[120]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[120]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[91]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[91]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[92]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[92]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[96]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[96]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[36]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[36]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[81]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[81]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[88]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[88]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[76]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[76]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[83]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[83]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[89]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[89]~feeder, DE2_115, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, DE2_115, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, DE2_115, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, DE2_115, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, DE2_115, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, DE2_115, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, DE2_115, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, DE2_115, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, DE2_115, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, DE2_115, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, DE2_115, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, DE2_115, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, DE2_115, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, DE2_115, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, DE2_115, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, DE2_115, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, DE2_115, 1
instance = comp, \DRAM_DQ[16]~output\, DRAM_DQ[16]~output, DE2_115, 1
instance = comp, \DRAM_DQ[17]~output\, DRAM_DQ[17]~output, DE2_115, 1
instance = comp, \DRAM_DQ[18]~output\, DRAM_DQ[18]~output, DE2_115, 1
instance = comp, \DRAM_DQ[19]~output\, DRAM_DQ[19]~output, DE2_115, 1
instance = comp, \DRAM_DQ[20]~output\, DRAM_DQ[20]~output, DE2_115, 1
instance = comp, \DRAM_DQ[21]~output\, DRAM_DQ[21]~output, DE2_115, 1
instance = comp, \DRAM_DQ[22]~output\, DRAM_DQ[22]~output, DE2_115, 1
instance = comp, \DRAM_DQ[23]~output\, DRAM_DQ[23]~output, DE2_115, 1
instance = comp, \DRAM_DQ[24]~output\, DRAM_DQ[24]~output, DE2_115, 1
instance = comp, \DRAM_DQ[25]~output\, DRAM_DQ[25]~output, DE2_115, 1
instance = comp, \DRAM_DQ[26]~output\, DRAM_DQ[26]~output, DE2_115, 1
instance = comp, \DRAM_DQ[27]~output\, DRAM_DQ[27]~output, DE2_115, 1
instance = comp, \DRAM_DQ[28]~output\, DRAM_DQ[28]~output, DE2_115, 1
instance = comp, \DRAM_DQ[29]~output\, DRAM_DQ[29]~output, DE2_115, 1
instance = comp, \DRAM_DQ[30]~output\, DRAM_DQ[30]~output, DE2_115, 1
instance = comp, \DRAM_DQ[31]~output\, DRAM_DQ[31]~output, DE2_115, 1
instance = comp, \FL_DQ[0]~output\, FL_DQ[0]~output, DE2_115, 1
instance = comp, \FL_DQ[1]~output\, FL_DQ[1]~output, DE2_115, 1
instance = comp, \FL_DQ[2]~output\, FL_DQ[2]~output, DE2_115, 1
instance = comp, \FL_DQ[3]~output\, FL_DQ[3]~output, DE2_115, 1
instance = comp, \FL_DQ[4]~output\, FL_DQ[4]~output, DE2_115, 1
instance = comp, \FL_DQ[5]~output\, FL_DQ[5]~output, DE2_115, 1
instance = comp, \FL_DQ[6]~output\, FL_DQ[6]~output, DE2_115, 1
instance = comp, \FL_DQ[7]~output\, FL_DQ[7]~output, DE2_115, 1
instance = comp, \SRAM_DQ[0]~output\, SRAM_DQ[0]~output, DE2_115, 1
instance = comp, \SRAM_DQ[1]~output\, SRAM_DQ[1]~output, DE2_115, 1
instance = comp, \SRAM_DQ[2]~output\, SRAM_DQ[2]~output, DE2_115, 1
instance = comp, \SRAM_DQ[3]~output\, SRAM_DQ[3]~output, DE2_115, 1
instance = comp, \SRAM_DQ[4]~output\, SRAM_DQ[4]~output, DE2_115, 1
instance = comp, \SRAM_DQ[5]~output\, SRAM_DQ[5]~output, DE2_115, 1
instance = comp, \SRAM_DQ[6]~output\, SRAM_DQ[6]~output, DE2_115, 1
instance = comp, \SRAM_DQ[7]~output\, SRAM_DQ[7]~output, DE2_115, 1
instance = comp, \SRAM_DQ[8]~output\, SRAM_DQ[8]~output, DE2_115, 1
instance = comp, \SRAM_DQ[9]~output\, SRAM_DQ[9]~output, DE2_115, 1
instance = comp, \SRAM_DQ[10]~output\, SRAM_DQ[10]~output, DE2_115, 1
instance = comp, \SRAM_DQ[11]~output\, SRAM_DQ[11]~output, DE2_115, 1
instance = comp, \SRAM_DQ[12]~output\, SRAM_DQ[12]~output, DE2_115, 1
instance = comp, \SRAM_DQ[13]~output\, SRAM_DQ[13]~output, DE2_115, 1
instance = comp, \SRAM_DQ[14]~output\, SRAM_DQ[14]~output, DE2_115, 1
instance = comp, \SRAM_DQ[15]~output\, SRAM_DQ[15]~output, DE2_115, 1
instance = comp, \OTG_DATA[0]~output\, OTG_DATA[0]~output, DE2_115, 1
instance = comp, \OTG_DATA[1]~output\, OTG_DATA[1]~output, DE2_115, 1
instance = comp, \OTG_DATA[2]~output\, OTG_DATA[2]~output, DE2_115, 1
instance = comp, \OTG_DATA[3]~output\, OTG_DATA[3]~output, DE2_115, 1
instance = comp, \OTG_DATA[4]~output\, OTG_DATA[4]~output, DE2_115, 1
instance = comp, \OTG_DATA[5]~output\, OTG_DATA[5]~output, DE2_115, 1
instance = comp, \OTG_DATA[6]~output\, OTG_DATA[6]~output, DE2_115, 1
instance = comp, \OTG_DATA[7]~output\, OTG_DATA[7]~output, DE2_115, 1
instance = comp, \OTG_DATA[8]~output\, OTG_DATA[8]~output, DE2_115, 1
instance = comp, \OTG_DATA[9]~output\, OTG_DATA[9]~output, DE2_115, 1
instance = comp, \OTG_DATA[10]~output\, OTG_DATA[10]~output, DE2_115, 1
instance = comp, \OTG_DATA[11]~output\, OTG_DATA[11]~output, DE2_115, 1
instance = comp, \OTG_DATA[12]~output\, OTG_DATA[12]~output, DE2_115, 1
instance = comp, \OTG_DATA[13]~output\, OTG_DATA[13]~output, DE2_115, 1
instance = comp, \OTG_DATA[14]~output\, OTG_DATA[14]~output, DE2_115, 1
instance = comp, \OTG_DATA[15]~output\, OTG_DATA[15]~output, DE2_115, 1
instance = comp, \OTG_FSPEED~output\, OTG_FSPEED~output, DE2_115, 1
instance = comp, \OTG_LSPEED~output\, OTG_LSPEED~output, DE2_115, 1
instance = comp, \LCD_DATA[0]~output\, LCD_DATA[0]~output, DE2_115, 1
instance = comp, \LCD_DATA[1]~output\, LCD_DATA[1]~output, DE2_115, 1
instance = comp, \LCD_DATA[2]~output\, LCD_DATA[2]~output, DE2_115, 1
instance = comp, \LCD_DATA[3]~output\, LCD_DATA[3]~output, DE2_115, 1
instance = comp, \LCD_DATA[4]~output\, LCD_DATA[4]~output, DE2_115, 1
instance = comp, \LCD_DATA[5]~output\, LCD_DATA[5]~output, DE2_115, 1
instance = comp, \LCD_DATA[6]~output\, LCD_DATA[6]~output, DE2_115, 1
instance = comp, \LCD_DATA[7]~output\, LCD_DATA[7]~output, DE2_115, 1
instance = comp, \SD_DAT[0]~output\, SD_DAT[0]~output, DE2_115, 1
instance = comp, \SD_DAT[1]~output\, SD_DAT[1]~output, DE2_115, 1
instance = comp, \SD_DAT[2]~output\, SD_DAT[2]~output, DE2_115, 1
instance = comp, \SD_DAT[3]~output\, SD_DAT[3]~output, DE2_115, 1
instance = comp, \SD_CMD~output\, SD_CMD~output, DE2_115, 1
instance = comp, \SD_CLK~output\, SD_CLK~output, DE2_115, 1
instance = comp, \I2C_SDAT~output\, I2C_SDAT~output, DE2_115, 1
instance = comp, \PS2_DAT~output\, PS2_DAT~output, DE2_115, 1
instance = comp, \PS2_CLK~output\, PS2_CLK~output, DE2_115, 1
instance = comp, \PS2_DAT2~output\, PS2_DAT2~output, DE2_115, 1
instance = comp, \PS2_CLK2~output\, PS2_CLK2~output, DE2_115, 1
instance = comp, \ENET_DATA[0]~output\, ENET_DATA[0]~output, DE2_115, 1
instance = comp, \ENET_DATA[1]~output\, ENET_DATA[1]~output, DE2_115, 1
instance = comp, \ENET_DATA[2]~output\, ENET_DATA[2]~output, DE2_115, 1
instance = comp, \ENET_DATA[3]~output\, ENET_DATA[3]~output, DE2_115, 1
instance = comp, \ENET_DATA[4]~output\, ENET_DATA[4]~output, DE2_115, 1
instance = comp, \ENET_DATA[5]~output\, ENET_DATA[5]~output, DE2_115, 1
instance = comp, \ENET_DATA[6]~output\, ENET_DATA[6]~output, DE2_115, 1
instance = comp, \ENET_DATA[7]~output\, ENET_DATA[7]~output, DE2_115, 1
instance = comp, \ENET_DATA[8]~output\, ENET_DATA[8]~output, DE2_115, 1
instance = comp, \ENET_DATA[9]~output\, ENET_DATA[9]~output, DE2_115, 1
instance = comp, \ENET_DATA[10]~output\, ENET_DATA[10]~output, DE2_115, 1
instance = comp, \ENET_DATA[11]~output\, ENET_DATA[11]~output, DE2_115, 1
instance = comp, \ENET_DATA[12]~output\, ENET_DATA[12]~output, DE2_115, 1
instance = comp, \ENET_DATA[13]~output\, ENET_DATA[13]~output, DE2_115, 1
instance = comp, \ENET_DATA[14]~output\, ENET_DATA[14]~output, DE2_115, 1
instance = comp, \ENET_DATA[15]~output\, ENET_DATA[15]~output, DE2_115, 1
instance = comp, \AUD_ADCLRCK~output\, AUD_ADCLRCK~output, DE2_115, 1
instance = comp, \AUD_DACLRCK~output\, AUD_DACLRCK~output, DE2_115, 1
instance = comp, \AUD_BCLK~output\, AUD_BCLK~output, DE2_115, 1
instance = comp, \GPIO[5]~output\, GPIO[5]~output, DE2_115, 1
instance = comp, \GPIO[6]~output\, GPIO[6]~output, DE2_115, 1
instance = comp, \GPIO[7]~output\, GPIO[7]~output, DE2_115, 1
instance = comp, \GPIO[8]~output\, GPIO[8]~output, DE2_115, 1
instance = comp, \GPIO[9]~output\, GPIO[9]~output, DE2_115, 1
instance = comp, \GPIO[10]~output\, GPIO[10]~output, DE2_115, 1
instance = comp, \GPIO[11]~output\, GPIO[11]~output, DE2_115, 1
instance = comp, \GPIO[12]~output\, GPIO[12]~output, DE2_115, 1
instance = comp, \GPIO[13]~output\, GPIO[13]~output, DE2_115, 1
instance = comp, \GPIO[14]~output\, GPIO[14]~output, DE2_115, 1
instance = comp, \GPIO[15]~output\, GPIO[15]~output, DE2_115, 1
instance = comp, \GPIO[16]~output\, GPIO[16]~output, DE2_115, 1
instance = comp, \GPIO[17]~output\, GPIO[17]~output, DE2_115, 1
instance = comp, \GPIO[18]~output\, GPIO[18]~output, DE2_115, 1
instance = comp, \GPIO[19]~output\, GPIO[19]~output, DE2_115, 1
instance = comp, \GPIO[20]~output\, GPIO[20]~output, DE2_115, 1
instance = comp, \GPIO[21]~output\, GPIO[21]~output, DE2_115, 1
instance = comp, \GPIO[22]~output\, GPIO[22]~output, DE2_115, 1
instance = comp, \GPIO[23]~output\, GPIO[23]~output, DE2_115, 1
instance = comp, \GPIO[24]~output\, GPIO[24]~output, DE2_115, 1
instance = comp, \GPIO[25]~output\, GPIO[25]~output, DE2_115, 1
instance = comp, \GPIO[26]~output\, GPIO[26]~output, DE2_115, 1
instance = comp, \GPIO[31]~output\, GPIO[31]~output, DE2_115, 1
instance = comp, \GPIO[0]~output\, GPIO[0]~output, DE2_115, 1
instance = comp, \GPIO[1]~output\, GPIO[1]~output, DE2_115, 1
instance = comp, \GPIO[2]~output\, GPIO[2]~output, DE2_115, 1
instance = comp, \GPIO[3]~output\, GPIO[3]~output, DE2_115, 1
instance = comp, \GPIO[4]~output\, GPIO[4]~output, DE2_115, 1
instance = comp, \GPIO[27]~output\, GPIO[27]~output, DE2_115, 1
instance = comp, \GPIO[28]~output\, GPIO[28]~output, DE2_115, 1
instance = comp, \GPIO[29]~output\, GPIO[29]~output, DE2_115, 1
instance = comp, \GPIO[30]~output\, GPIO[30]~output, DE2_115, 1
instance = comp, \GPIO[32]~output\, GPIO[32]~output, DE2_115, 1
instance = comp, \GPIO[33]~output\, GPIO[33]~output, DE2_115, 1
instance = comp, \GPIO[34]~output\, GPIO[34]~output, DE2_115, 1
instance = comp, \GPIO[35]~output\, GPIO[35]~output, DE2_115, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, DE2_115, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, DE2_115, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, DE2_115, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, DE2_115, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, DE2_115, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, DE2_115, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, DE2_115, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, DE2_115, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, DE2_115, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, DE2_115, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, DE2_115, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, DE2_115, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, DE2_115, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, DE2_115, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, DE2_115, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, DE2_115, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, DE2_115, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, DE2_115, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, DE2_115, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, DE2_115, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, DE2_115, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, DE2_115, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, DE2_115, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, DE2_115, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, DE2_115, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, DE2_115, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, DE2_115, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, DE2_115, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, DE2_115, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, DE2_115, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, DE2_115, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, DE2_115, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, DE2_115, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, DE2_115, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, DE2_115, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, DE2_115, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, DE2_115, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, DE2_115, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, DE2_115, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, DE2_115, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, DE2_115, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, DE2_115, 1
instance = comp, \HEX6[0]~output\, HEX6[0]~output, DE2_115, 1
instance = comp, \HEX6[1]~output\, HEX6[1]~output, DE2_115, 1
instance = comp, \HEX6[2]~output\, HEX6[2]~output, DE2_115, 1
instance = comp, \HEX6[3]~output\, HEX6[3]~output, DE2_115, 1
instance = comp, \HEX6[4]~output\, HEX6[4]~output, DE2_115, 1
instance = comp, \HEX6[5]~output\, HEX6[5]~output, DE2_115, 1
instance = comp, \HEX6[6]~output\, HEX6[6]~output, DE2_115, 1
instance = comp, \HEX7[0]~output\, HEX7[0]~output, DE2_115, 1
instance = comp, \HEX7[1]~output\, HEX7[1]~output, DE2_115, 1
instance = comp, \HEX7[2]~output\, HEX7[2]~output, DE2_115, 1
instance = comp, \HEX7[3]~output\, HEX7[3]~output, DE2_115, 1
instance = comp, \HEX7[4]~output\, HEX7[4]~output, DE2_115, 1
instance = comp, \HEX7[5]~output\, HEX7[5]~output, DE2_115, 1
instance = comp, \HEX7[6]~output\, HEX7[6]~output, DE2_115, 1
instance = comp, \LEDG[0]~output\, LEDG[0]~output, DE2_115, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, DE2_115, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, DE2_115, 1
instance = comp, \LEDG[3]~output\, LEDG[3]~output, DE2_115, 1
instance = comp, \LEDG[4]~output\, LEDG[4]~output, DE2_115, 1
instance = comp, \LEDG[5]~output\, LEDG[5]~output, DE2_115, 1
instance = comp, \LEDG[6]~output\, LEDG[6]~output, DE2_115, 1
instance = comp, \LEDG[7]~output\, LEDG[7]~output, DE2_115, 1
instance = comp, \LEDG[8]~output\, LEDG[8]~output, DE2_115, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, DE2_115, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, DE2_115, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, DE2_115, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, DE2_115, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, DE2_115, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, DE2_115, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, DE2_115, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, DE2_115, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, DE2_115, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, DE2_115, 1
instance = comp, \LEDR[10]~output\, LEDR[10]~output, DE2_115, 1
instance = comp, \LEDR[11]~output\, LEDR[11]~output, DE2_115, 1
instance = comp, \LEDR[12]~output\, LEDR[12]~output, DE2_115, 1
instance = comp, \LEDR[13]~output\, LEDR[13]~output, DE2_115, 1
instance = comp, \LEDR[14]~output\, LEDR[14]~output, DE2_115, 1
instance = comp, \LEDR[15]~output\, LEDR[15]~output, DE2_115, 1
instance = comp, \LEDR[16]~output\, LEDR[16]~output, DE2_115, 1
instance = comp, \LEDR[17]~output\, LEDR[17]~output, DE2_115, 1
instance = comp, \UART_CTS~output\, UART_CTS~output, DE2_115, 1
instance = comp, \UART_TXD~output\, UART_TXD~output, DE2_115, 1
instance = comp, \IRDA_TXD~output\, IRDA_TXD~output, DE2_115, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, DE2_115, 1
instance = comp, \DRAM_DQM[0]~output\, DRAM_DQM[0]~output, DE2_115, 1
instance = comp, \DRAM_DQM[1]~output\, DRAM_DQM[1]~output, DE2_115, 1
instance = comp, \DRAM_DQM[2]~output\, DRAM_DQM[2]~output, DE2_115, 1
instance = comp, \DRAM_DQM[3]~output\, DRAM_DQM[3]~output, DE2_115, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, DE2_115, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, DE2_115, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, DE2_115, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, DE2_115, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, DE2_115, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, DE2_115, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, DE2_115, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, DE2_115, 1
instance = comp, \FL_ADDR[0]~output\, FL_ADDR[0]~output, DE2_115, 1
instance = comp, \FL_ADDR[1]~output\, FL_ADDR[1]~output, DE2_115, 1
instance = comp, \FL_ADDR[2]~output\, FL_ADDR[2]~output, DE2_115, 1
instance = comp, \FL_ADDR[3]~output\, FL_ADDR[3]~output, DE2_115, 1
instance = comp, \FL_ADDR[4]~output\, FL_ADDR[4]~output, DE2_115, 1
instance = comp, \FL_ADDR[5]~output\, FL_ADDR[5]~output, DE2_115, 1
instance = comp, \FL_ADDR[6]~output\, FL_ADDR[6]~output, DE2_115, 1
instance = comp, \FL_ADDR[7]~output\, FL_ADDR[7]~output, DE2_115, 1
instance = comp, \FL_ADDR[8]~output\, FL_ADDR[8]~output, DE2_115, 1
instance = comp, \FL_ADDR[9]~output\, FL_ADDR[9]~output, DE2_115, 1
instance = comp, \FL_ADDR[10]~output\, FL_ADDR[10]~output, DE2_115, 1
instance = comp, \FL_ADDR[11]~output\, FL_ADDR[11]~output, DE2_115, 1
instance = comp, \FL_ADDR[12]~output\, FL_ADDR[12]~output, DE2_115, 1
instance = comp, \FL_ADDR[13]~output\, FL_ADDR[13]~output, DE2_115, 1
instance = comp, \FL_ADDR[14]~output\, FL_ADDR[14]~output, DE2_115, 1
instance = comp, \FL_ADDR[15]~output\, FL_ADDR[15]~output, DE2_115, 1
instance = comp, \FL_ADDR[16]~output\, FL_ADDR[16]~output, DE2_115, 1
instance = comp, \FL_ADDR[17]~output\, FL_ADDR[17]~output, DE2_115, 1
instance = comp, \FL_ADDR[18]~output\, FL_ADDR[18]~output, DE2_115, 1
instance = comp, \FL_ADDR[19]~output\, FL_ADDR[19]~output, DE2_115, 1
instance = comp, \FL_ADDR[20]~output\, FL_ADDR[20]~output, DE2_115, 1
instance = comp, \FL_ADDR[21]~output\, FL_ADDR[21]~output, DE2_115, 1
instance = comp, \FL_ADDR[22]~output\, FL_ADDR[22]~output, DE2_115, 1
instance = comp, \FL_WE_N~output\, FL_WE_N~output, DE2_115, 1
instance = comp, \FL_RST_N~output\, FL_RST_N~output, DE2_115, 1
instance = comp, \FL_OE_N~output\, FL_OE_N~output, DE2_115, 1
instance = comp, \FL_CE_N~output\, FL_CE_N~output, DE2_115, 1
instance = comp, \FL_WP_N~output\, FL_WP_N~output, DE2_115, 1
instance = comp, \SRAM_ADDR[0]~output\, SRAM_ADDR[0]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[1]~output\, SRAM_ADDR[1]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[2]~output\, SRAM_ADDR[2]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[3]~output\, SRAM_ADDR[3]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[4]~output\, SRAM_ADDR[4]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[5]~output\, SRAM_ADDR[5]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[6]~output\, SRAM_ADDR[6]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[7]~output\, SRAM_ADDR[7]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[8]~output\, SRAM_ADDR[8]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[9]~output\, SRAM_ADDR[9]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[10]~output\, SRAM_ADDR[10]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[11]~output\, SRAM_ADDR[11]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[12]~output\, SRAM_ADDR[12]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[13]~output\, SRAM_ADDR[13]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[14]~output\, SRAM_ADDR[14]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[15]~output\, SRAM_ADDR[15]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[16]~output\, SRAM_ADDR[16]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[17]~output\, SRAM_ADDR[17]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[18]~output\, SRAM_ADDR[18]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[19]~output\, SRAM_ADDR[19]~output, DE2_115, 1
instance = comp, \SRAM_UB_N~output\, SRAM_UB_N~output, DE2_115, 1
instance = comp, \SRAM_LB_N~output\, SRAM_LB_N~output, DE2_115, 1
instance = comp, \SRAM_WE_N~output\, SRAM_WE_N~output, DE2_115, 1
instance = comp, \SRAM_CE_N~output\, SRAM_CE_N~output, DE2_115, 1
instance = comp, \SRAM_OE_N~output\, SRAM_OE_N~output, DE2_115, 1
instance = comp, \OTG_ADDR[0]~output\, OTG_ADDR[0]~output, DE2_115, 1
instance = comp, \OTG_ADDR[1]~output\, OTG_ADDR[1]~output, DE2_115, 1
instance = comp, \OTG_CS_N~output\, OTG_CS_N~output, DE2_115, 1
instance = comp, \OTG_RD_N~output\, OTG_RD_N~output, DE2_115, 1
instance = comp, \OTG_WR_N~output\, OTG_WR_N~output, DE2_115, 1
instance = comp, \OTG_RST_N~output\, OTG_RST_N~output, DE2_115, 1
instance = comp, \OTG_DACK_N[0]~output\, OTG_DACK_N[0]~output, DE2_115, 1
instance = comp, \OTG_DACK_N[1]~output\, OTG_DACK_N[1]~output, DE2_115, 1
instance = comp, \LCD_ON~output\, LCD_ON~output, DE2_115, 1
instance = comp, \LCD_BLON~output\, LCD_BLON~output, DE2_115, 1
instance = comp, \LCD_RW~output\, LCD_RW~output, DE2_115, 1
instance = comp, \LCD_EN~output\, LCD_EN~output, DE2_115, 1
instance = comp, \LCD_RS~output\, LCD_RS~output, DE2_115, 1
instance = comp, \I2C_SCLK~output\, I2C_SCLK~output, DE2_115, 1
instance = comp, \VGA_CLK~output\, VGA_CLK~output, DE2_115, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, DE2_115, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, DE2_115, 1
instance = comp, \VGA_BLANK_N~output\, VGA_BLANK_N~output, DE2_115, 1
instance = comp, \VGA_SYNC_N~output\, VGA_SYNC_N~output, DE2_115, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, DE2_115, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, DE2_115, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, DE2_115, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, DE2_115, 1
instance = comp, \VGA_R[4]~output\, VGA_R[4]~output, DE2_115, 1
instance = comp, \VGA_R[5]~output\, VGA_R[5]~output, DE2_115, 1
instance = comp, \VGA_R[6]~output\, VGA_R[6]~output, DE2_115, 1
instance = comp, \VGA_R[7]~output\, VGA_R[7]~output, DE2_115, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, DE2_115, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, DE2_115, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, DE2_115, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, DE2_115, 1
instance = comp, \VGA_G[4]~output\, VGA_G[4]~output, DE2_115, 1
instance = comp, \VGA_G[5]~output\, VGA_G[5]~output, DE2_115, 1
instance = comp, \VGA_G[6]~output\, VGA_G[6]~output, DE2_115, 1
instance = comp, \VGA_G[7]~output\, VGA_G[7]~output, DE2_115, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, DE2_115, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, DE2_115, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, DE2_115, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, DE2_115, 1
instance = comp, \VGA_B[4]~output\, VGA_B[4]~output, DE2_115, 1
instance = comp, \VGA_B[5]~output\, VGA_B[5]~output, DE2_115, 1
instance = comp, \VGA_B[6]~output\, VGA_B[6]~output, DE2_115, 1
instance = comp, \VGA_B[7]~output\, VGA_B[7]~output, DE2_115, 1
instance = comp, \ENET_CMD~output\, ENET_CMD~output, DE2_115, 1
instance = comp, \ENET_CS_N~output\, ENET_CS_N~output, DE2_115, 1
instance = comp, \ENET_WR_N~output\, ENET_WR_N~output, DE2_115, 1
instance = comp, \ENET_RD_N~output\, ENET_RD_N~output, DE2_115, 1
instance = comp, \ENET_RST_N~output\, ENET_RST_N~output, DE2_115, 1
instance = comp, \ENET_CLK~output\, ENET_CLK~output, DE2_115, 1
instance = comp, \AUD_DACDAT~output\, AUD_DACDAT~output, DE2_115, 1
instance = comp, \AUD_XCK~output\, AUD_XCK~output, DE2_115, 1
instance = comp, \TD_RESET_N~output\, TD_RESET_N~output, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[1]~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[1]~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[1]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~15\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~15, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector3~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|Selector3~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|enable\, Inst_top_level|INST_LCD_I2C_UsrLogic|enable, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[0]\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[1]\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4\, Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[5]\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[6]\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[2]\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6\, Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[4]\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5\, Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~7\, Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy\, Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write\, Inst_top_level|INST_LCD_I2C_UsrLogic|State.write, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[1]~8\, Inst_top_level|INST_StateMachine|counter[1]~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[0]~7\, Inst_top_level|INST_StateMachine|counter[0]~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[0]\, Inst_top_level|INST_StateMachine|counter[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[2]~10\, Inst_top_level|INST_StateMachine|counter[2]~10, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[2]\, Inst_top_level|INST_StateMachine|counter[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|Equal0~0\, Inst_top_level|INST_StateMachine|Equal0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|Equal0~2\, Inst_top_level|INST_StateMachine|Equal0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[1]\, Inst_top_level|INST_StateMachine|counter[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[4]~14\, Inst_top_level|INST_StateMachine|counter[4]~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[4]\, Inst_top_level|INST_StateMachine|counter[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[5]~16\, Inst_top_level|INST_StateMachine|counter[5]~16, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[5]\, Inst_top_level|INST_StateMachine|counter[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|counter[6]\, Inst_top_level|INST_StateMachine|counter[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|Equal0~1\, Inst_top_level|INST_StateMachine|Equal0~1, DE2_115, 1
instance = comp, \Inst_top_level|Add0~0\, Inst_top_level|Add0~0, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19\, Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[1], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21\, Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[2], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23\, Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[3], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25\, Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[4], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27\, Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29\, Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[6], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31\, Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33\, Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[8], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35\, Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[9], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37\, Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[10], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39\, Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[11], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41\, Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[12], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43\, Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[14], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[13], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Equal0~5\, Inst_top_level|Inst_clk_Reset_Delay|Equal0~5, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Equal0~4\, Inst_top_level|Inst_clk_Reset_Delay|Equal0~4, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[5], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]\, Inst_top_level|Inst_clk_Reset_Delay|Cont[7], DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Equal0~2\, Inst_top_level|Inst_clk_Reset_Delay|Equal0~2, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Equal0~3\, Inst_top_level|Inst_clk_Reset_Delay|Equal0~3, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6\, Inst_top_level|Inst_clk_Reset_Delay|Equal0~6, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder\, Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder, DE2_115, 1
instance = comp, \Inst_top_level|Inst_clk_Reset_Delay|oRESET\, Inst_top_level|Inst_clk_Reset_Delay|oRESET, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[0]~16\, Inst_top_level|Inst_Key0|btn_cntr[0]~16, DE2_115, 1
instance = comp, \GPIO[0]~input\, GPIO[0]~input, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[15]~18\, Inst_top_level|Inst_Key0|btn_cntr[15]~18, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[0]\, Inst_top_level|Inst_Key0|btn_cntr[0], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[1]~19\, Inst_top_level|Inst_Key0|btn_cntr[1]~19, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[1]\, Inst_top_level|Inst_Key0|btn_cntr[1], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[2]~21\, Inst_top_level|Inst_Key0|btn_cntr[2]~21, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[2]\, Inst_top_level|Inst_Key0|btn_cntr[2], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[3]~23\, Inst_top_level|Inst_Key0|btn_cntr[3]~23, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[4]~25\, Inst_top_level|Inst_Key0|btn_cntr[4]~25, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[4]\, Inst_top_level|Inst_Key0|btn_cntr[4], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[7]~31\, Inst_top_level|Inst_Key0|btn_cntr[7]~31, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[7]\, Inst_top_level|Inst_Key0|btn_cntr[7], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[8]~33\, Inst_top_level|Inst_Key0|btn_cntr[8]~33, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[8]\, Inst_top_level|Inst_Key0|btn_cntr[8], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[9]~35\, Inst_top_level|Inst_Key0|btn_cntr[9]~35, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[9]\, Inst_top_level|Inst_Key0|btn_cntr[9], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[10]~37\, Inst_top_level|Inst_Key0|btn_cntr[10]~37, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[10]\, Inst_top_level|Inst_Key0|btn_cntr[10], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[11]~39\, Inst_top_level|Inst_Key0|btn_cntr[11]~39, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[11]\, Inst_top_level|Inst_Key0|btn_cntr[11], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|Equal0~2\, Inst_top_level|Inst_Key0|Equal0~2, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[12]~41\, Inst_top_level|Inst_Key0|btn_cntr[12]~41, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[12]\, Inst_top_level|Inst_Key0|btn_cntr[12], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[13]~43\, Inst_top_level|Inst_Key0|btn_cntr[13]~43, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[13]\, Inst_top_level|Inst_Key0|btn_cntr[13], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[14]~45\, Inst_top_level|Inst_Key0|btn_cntr[14]~45, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[14]\, Inst_top_level|Inst_Key0|btn_cntr[14], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[15]~47\, Inst_top_level|Inst_Key0|btn_cntr[15]~47, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[15]\, Inst_top_level|Inst_Key0|btn_cntr[15], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|Equal0~3\, Inst_top_level|Inst_Key0|Equal0~3, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_cntr[3]\, Inst_top_level|Inst_Key0|btn_cntr[3], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|Equal0~0\, Inst_top_level|Inst_Key0|Equal0~0, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|Equal0~4\, Inst_top_level|Inst_Key0|Equal0~4, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_reg~0\, Inst_top_level|Inst_Key0|btn_reg~0, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key0|btn_reg\, Inst_top_level|Inst_Key0|btn_reg, DE2_115, 1
instance = comp, \Inst_top_level|BIGReset\, Inst_top_level|BIGReset, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[0]\, Inst_top_level|cnt_5MS[0], DE2_115, 1
instance = comp, \Inst_top_level|Add0~2\, Inst_top_level|Add0~2, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[1]\, Inst_top_level|cnt_5MS[1], DE2_115, 1
instance = comp, \Inst_top_level|Add0~4\, Inst_top_level|Add0~4, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[2]\, Inst_top_level|cnt_5MS[2], DE2_115, 1
instance = comp, \Inst_top_level|Add0~6\, Inst_top_level|Add0~6, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[3]\, Inst_top_level|cnt_5MS[3], DE2_115, 1
instance = comp, \Inst_top_level|Add0~8\, Inst_top_level|Add0~8, DE2_115, 1
instance = comp, \Inst_top_level|Add0~10\, Inst_top_level|Add0~10, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[5]\, Inst_top_level|cnt_5MS[5], DE2_115, 1
instance = comp, \Inst_top_level|Add0~12\, Inst_top_level|Add0~12, DE2_115, 1
instance = comp, \Inst_top_level|Add0~14\, Inst_top_level|Add0~14, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS~5\, Inst_top_level|cnt_5MS~5, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[7]\, Inst_top_level|cnt_5MS[7], DE2_115, 1
instance = comp, \Inst_top_level|Add0~18\, Inst_top_level|Add0~18, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[9]\, Inst_top_level|cnt_5MS[9], DE2_115, 1
instance = comp, \Inst_top_level|Add0~20\, Inst_top_level|Add0~20, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[10]\, Inst_top_level|cnt_5MS[10], DE2_115, 1
instance = comp, \Inst_top_level|Add0~22\, Inst_top_level|Add0~22, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[11]\, Inst_top_level|cnt_5MS[11], DE2_115, 1
instance = comp, \Inst_top_level|Add0~26\, Inst_top_level|Add0~26, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[13]\, Inst_top_level|cnt_5MS[13], DE2_115, 1
instance = comp, \Inst_top_level|Add0~28\, Inst_top_level|Add0~28, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS~3\, Inst_top_level|cnt_5MS~3, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[14]\, Inst_top_level|cnt_5MS[14], DE2_115, 1
instance = comp, \Inst_top_level|Equal3~1\, Inst_top_level|Equal3~1, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[6]\, Inst_top_level|cnt_5MS[6], DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS~6\, Inst_top_level|cnt_5MS~6, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[4]\, Inst_top_level|cnt_5MS[4], DE2_115, 1
instance = comp, \Inst_top_level|Equal3~3\, Inst_top_level|Equal3~3, DE2_115, 1
instance = comp, \Inst_top_level|Add0~30\, Inst_top_level|Add0~30, DE2_115, 1
instance = comp, \Inst_top_level|Add0~32\, Inst_top_level|Add0~32, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS~1\, Inst_top_level|cnt_5MS~1, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[16]\, Inst_top_level|cnt_5MS[16], DE2_115, 1
instance = comp, \Inst_top_level|Add0~34\, Inst_top_level|Add0~34, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS~0\, Inst_top_level|cnt_5MS~0, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[17]\, Inst_top_level|cnt_5MS[17], DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS~2\, Inst_top_level|cnt_5MS~2, DE2_115, 1
instance = comp, \Inst_top_level|cnt_5MS[15]\, Inst_top_level|cnt_5MS[15], DE2_115, 1
instance = comp, \Inst_top_level|Equal3~0\, Inst_top_level|Equal3~0, DE2_115, 1
instance = comp, \Inst_top_level|Equal3~4\, Inst_top_level|Equal3~4, DE2_115, 1
instance = comp, \Inst_top_level|Equal3~5\, Inst_top_level|Equal3~5, DE2_115, 1
instance = comp, \Inst_top_level|clock_en5ms\, Inst_top_level|clock_en5ms, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|current_state.INIT~0\, Inst_top_level|INST_StateMachine|current_state.INIT~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|current_state.INIT\, Inst_top_level|INST_StateMachine|current_state.INIT, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~16\, Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~16, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[0]~16\, Inst_top_level|Inst_Key2|btn_cntr[0]~16, DE2_115, 1
instance = comp, \GPIO[4]~input\, GPIO[4]~input, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[2]~18\, Inst_top_level|Inst_Key2|btn_cntr[2]~18, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[0]\, Inst_top_level|Inst_Key2|btn_cntr[0], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[1]~19\, Inst_top_level|Inst_Key2|btn_cntr[1]~19, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[1]\, Inst_top_level|Inst_Key2|btn_cntr[1], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[2]~21\, Inst_top_level|Inst_Key2|btn_cntr[2]~21, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[2]\, Inst_top_level|Inst_Key2|btn_cntr[2], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[3]~23\, Inst_top_level|Inst_Key2|btn_cntr[3]~23, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[3]\, Inst_top_level|Inst_Key2|btn_cntr[3], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|Equal0~0\, Inst_top_level|Inst_Key2|Equal0~0, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[4]~25\, Inst_top_level|Inst_Key2|btn_cntr[4]~25, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[4]\, Inst_top_level|Inst_Key2|btn_cntr[4], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[5]~27\, Inst_top_level|Inst_Key2|btn_cntr[5]~27, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[5]\, Inst_top_level|Inst_Key2|btn_cntr[5], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[6]~29\, Inst_top_level|Inst_Key2|btn_cntr[6]~29, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[6]\, Inst_top_level|Inst_Key2|btn_cntr[6], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[7]~31\, Inst_top_level|Inst_Key2|btn_cntr[7]~31, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[7]\, Inst_top_level|Inst_Key2|btn_cntr[7], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|Equal0~1\, Inst_top_level|Inst_Key2|Equal0~1, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[8]~33\, Inst_top_level|Inst_Key2|btn_cntr[8]~33, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[8]\, Inst_top_level|Inst_Key2|btn_cntr[8], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[9]~35\, Inst_top_level|Inst_Key2|btn_cntr[9]~35, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[9]\, Inst_top_level|Inst_Key2|btn_cntr[9], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_cntr[10]\, Inst_top_level|Inst_Key2|btn_cntr[10], DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|Equal0~2\, Inst_top_level|Inst_Key2|Equal0~2, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|Equal0~4\, Inst_top_level|Inst_Key2|Equal0~4, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_reg~0\, Inst_top_level|Inst_Key2|btn_reg~0, DE2_115, 1
instance = comp, \Inst_top_level|Inst_Key2|btn_reg\, Inst_top_level|Inst_Key2|btn_reg, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~16\, Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~16, DE2_115, 1
instance = comp, \GPIO[2]~input\, GPIO[2]~input, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18\, Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[0]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~19\, Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~19, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[1]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~21\, Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~21, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[2]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~23\, Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~23, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[3]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|Equal0~0\, Inst_top_level|INST_BTN1Pulse|Equal0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~25\, Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~25, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[4]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~31\, Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~31, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[7]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~33\, Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~33, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[8]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[8], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~35\, Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~35, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[9]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[9], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~37\, Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~37, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[10]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[10], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~39\, Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~39, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[11]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[11], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|Equal0~2\, Inst_top_level|INST_BTN1Pulse|Equal0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~41\, Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~41, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[12]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[12], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~45\, Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~45, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[14], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[15]~47\, Inst_top_level|INST_BTN1Pulse|btn_cntr[15]~47, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_cntr[15]\, Inst_top_level|INST_BTN1Pulse|btn_cntr[15], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|Equal0~3\, Inst_top_level|INST_BTN1Pulse|Equal0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|Equal0~4\, Inst_top_level|INST_BTN1Pulse|Equal0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_reg~0\, Inst_top_level|INST_BTN1Pulse|btn_reg~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_reg\, Inst_top_level|INST_BTN1Pulse|btn_reg, DE2_115, 1
instance = comp, \Inst_top_level|kp~0\, Inst_top_level|kp~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20\, Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[0]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~18\, Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~18, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[1]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~21\, Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~21, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[2]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~23\, Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~23, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~25\, Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~25, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[4]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~27\, Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~27, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~29\, Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~29, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~31\, Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~31, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[7]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[5]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|Equal0~1\, Inst_top_level|INST_DebouncedKey0|Equal0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~33\, Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~33, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[8]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[8], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~35\, Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~35, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[9]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[9], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~37\, Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~37, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[10]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[10], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~41\, Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~41, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[12]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[12], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~43\, Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~43, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~45\, Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~45, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[14]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[14], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[15]~47\, Inst_top_level|INST_DebouncedKey0|btn_cntr[15]~47, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[15]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[15], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[13]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[13], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|Equal0~3\, Inst_top_level|INST_DebouncedKey0|Equal0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_cntr[3]\, Inst_top_level|INST_DebouncedKey0|btn_cntr[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|Equal0~0\, Inst_top_level|INST_DebouncedKey0|Equal0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|Equal0~4\, Inst_top_level|INST_DebouncedKey0|Equal0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_reg~0\, Inst_top_level|INST_DebouncedKey0|btn_reg~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_reg\, Inst_top_level|INST_DebouncedKey0|btn_reg, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_sync[0]~feeder\, Inst_top_level|INST_DebouncedKey0|btn_sync[0]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_sync[0]\, Inst_top_level|INST_DebouncedKey0|btn_sync[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_sync[1]\, Inst_top_level|INST_DebouncedKey0|btn_sync[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_pulse~0\, Inst_top_level|INST_DebouncedKey0|btn_pulse~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_DebouncedKey0|btn_pulse\, Inst_top_level|INST_DebouncedKey0|btn_pulse, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|current_state.PWM_mode~0\, Inst_top_level|INST_StateMachine|current_state.PWM_mode~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|current_state.PWM_mode~1\, Inst_top_level|INST_StateMachine|current_state.PWM_mode~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|current_state.PWM_mode~2\, Inst_top_level|INST_StateMachine|current_state.PWM_mode~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|current_state.PWM_mode\, Inst_top_level|INST_StateMachine|current_state.PWM_mode, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~0\, Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE\, Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_sync[0]\, Inst_top_level|INST_BTN1Pulse|btn_sync[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_sync[1]\, Inst_top_level|INST_BTN1Pulse|btn_sync[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_pulse~0\, Inst_top_level|INST_BTN1Pulse|btn_pulse~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_pulse~feeder\, Inst_top_level|INST_BTN1Pulse|btn_pulse~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_BTN1Pulse|btn_pulse\, Inst_top_level|INST_BTN1Pulse|btn_pulse, DE2_115, 1
instance = comp, \Inst_top_level|next_pwmstate.PModule2~0\, Inst_top_level|next_pwmstate.PModule2~0, DE2_115, 1
instance = comp, \Inst_top_level|next_pwmstate.PModule2~0clkctrl\, Inst_top_level|next_pwmstate.PModule2~0clkctrl, DE2_115, 1
instance = comp, \Inst_top_level|next_pwmstate.PModule4_1935\, Inst_top_level|next_pwmstate.PModule4_1935, DE2_115, 1
instance = comp, \Inst_top_level|current_PWMState.PModule4\, Inst_top_level|current_PWMState.PModule4, DE2_115, 1
instance = comp, \Inst_top_level|next_pwmstate.PModule1_1971\, Inst_top_level|next_pwmstate.PModule1_1971, DE2_115, 1
instance = comp, \Inst_top_level|current_PWMState.PModule1~0\, Inst_top_level|current_PWMState.PModule1~0, DE2_115, 1
instance = comp, \Inst_top_level|current_PWMState.PModule1\, Inst_top_level|current_PWMState.PModule1, DE2_115, 1
instance = comp, \Inst_top_level|next_pwmstate.PModule2_1959\, Inst_top_level|next_pwmstate.PModule2_1959, DE2_115, 1
instance = comp, \Inst_top_level|current_PWMState.PModule2\, Inst_top_level|current_PWMState.PModule2, DE2_115, 1
instance = comp, \Inst_top_level|next_pwmstate.PModule3_1947\, Inst_top_level|next_pwmstate.PModule3_1947, DE2_115, 1
instance = comp, \Inst_top_level|current_PWMState.PModule3\, Inst_top_level|current_PWMState.PModule3, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[74]~6\, Inst_top_level|SecondLine[74]~6, DE2_115, 1
instance = comp, \Inst_top_level|next_clkgenstate.Module2~0\, Inst_top_level|next_clkgenstate.Module2~0, DE2_115, 1
instance = comp, \Inst_top_level|next_clkgenstate.Module2~0clkctrl\, Inst_top_level|next_clkgenstate.Module2~0clkctrl, DE2_115, 1
instance = comp, \Inst_top_level|next_clkgenstate.Module2_1909\, Inst_top_level|next_clkgenstate.Module2_1909, DE2_115, 1
instance = comp, \Inst_top_level|current_ClkGenState.Module2\, Inst_top_level|current_ClkGenState.Module2, DE2_115, 1
instance = comp, \Inst_top_level|next_clkgenstate.Module4_1895\, Inst_top_level|next_clkgenstate.Module4_1895, DE2_115, 1
instance = comp, \Inst_top_level|current_ClkGenState.Module4\, Inst_top_level|current_ClkGenState.Module4, DE2_115, 1
instance = comp, \Inst_top_level|next_clkgenstate.Module1_1923\, Inst_top_level|next_clkgenstate.Module1_1923, DE2_115, 1
instance = comp, \Inst_top_level|current_ClkGenState.Module1~0\, Inst_top_level|current_ClkGenState.Module1~0, DE2_115, 1
instance = comp, \Inst_top_level|current_ClkGenState.Module1\, Inst_top_level|current_ClkGenState.Module1, DE2_115, 1
instance = comp, \Inst_top_level|oLed0~1\, Inst_top_level|oLed0~1, DE2_115, 1
instance = comp, \Inst_top_level|oLed3~3\, Inst_top_level|oLed3~3, DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[66]\, Inst_top_level|FirstLine[66], DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[68]\, Inst_top_level|FirstLine[68], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[68]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[68], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~46\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~46, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~47\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~47, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[34]~9\, Inst_top_level|SecondLine[34]~9, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[67]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[67], DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[65]\, Inst_top_level|FirstLine[65], DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[64]\, Inst_top_level|FirstLine[64], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[64]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[64], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~44\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~44, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~45\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~45, DE2_115, 1
instance = comp, \Inst_top_level|Equal2~0\, Inst_top_level|Equal2~0, DE2_115, 1
instance = comp, \Inst_top_level|oLed1\, Inst_top_level|oLed1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[60]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[60], DE2_115, 1
instance = comp, \Inst_top_level|comb~0\, Inst_top_level|comb~0, DE2_115, 1
instance = comp, \Inst_top_level|FirstLine[32]\, Inst_top_level|FirstLine[32], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[32]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[32], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~40\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~40, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~43\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~43, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~54\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~54, DE2_115, 1
instance = comp, \Inst_top_level|oLed3~0\, Inst_top_level|oLed3~0, DE2_115, 1
instance = comp, \Inst_top_level|oLed3~1\, Inst_top_level|oLed3~1, DE2_115, 1
instance = comp, \Inst_top_level|oLed3~2\, Inst_top_level|oLed3~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[105]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[105]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[105]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[105], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[116]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[116], DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[117]~15\, Inst_top_level|SecondLine[117]~15, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[117]~16\, Inst_top_level|SecondLine[117]~16, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[117]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[117], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[72]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[72], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~21\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~21, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~22\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~22, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[90]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[90], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[56]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[56], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~16\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~16, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~17\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~17, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[54]\, Inst_top_level|SecondLine[54], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[50]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[50], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[54]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[54], DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[74]~19\, Inst_top_level|SecondLine[74]~19, DE2_115, 1
instance = comp, \Inst_top_level|oLed0~0\, Inst_top_level|oLed0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[65]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[65], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~12\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~12, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~13\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~13, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[38]~7\, Inst_top_level|SecondLine[38]~7, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[42]~8\, Inst_top_level|SecondLine[42]~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[42]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[42], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[46]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[46], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[34]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[34]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[34]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[34], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~10\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~10, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~11\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~11, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~18\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~18, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[100]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[100], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[94]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[94]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[94]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[94], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~19\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~19, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[104]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[104], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[102]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[102]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[102]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[102], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~20\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~20, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~28\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~28, DE2_115, 1
instance = comp, \Inst_top_level|PWN_module[1]~1\, Inst_top_level|PWN_module[1]~1, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[82]~10\, Inst_top_level|SecondLine[82]~10, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[82]~11\, Inst_top_level|SecondLine[82]~11, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[82]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[82], DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[59]\, Inst_top_level|SecondLine[59], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~4\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[98]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[98]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[98]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[98], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~5\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[30]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[30], DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[52]~17\, Inst_top_level|SecondLine[52]~17, DE2_115, 1
instance = comp, \Inst_top_level|SecondLine[52]~18\, Inst_top_level|SecondLine[52]~18, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[52]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[52], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~3\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[24]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[24], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[22]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[22], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[8]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[8], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[17]~feeder\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[17]~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[17]\, Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[17], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~9\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~9, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55\, Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector2~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|Selector2~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|State.stop\, Inst_top_level|INST_LCD_I2C_UsrLogic|State.stop, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector0~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|Selector0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|State.start\, Inst_top_level|INST_LCD_I2C_UsrLogic|State.start, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[1]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[6]~7\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[6]~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[6]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[10]~11\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[10]~11, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[10]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[10], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[9]~10\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[9]~10, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[9]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[9], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[8]~9\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[8]~9, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[8]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[8], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[7]~8\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[7]~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[7]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[4]~5\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[4]~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[4]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[11]~12\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[11]~12, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[11]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[11], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26\, Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[13]~14\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[13]~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[13]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[13], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[12]~13\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[12]~13, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[12]\, Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[12], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3\, Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4\, Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|reset\, Inst_top_level|INST_LCD_I2C_UsrLogic|reset, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[1]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[5]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[6]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[7]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[8]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[8], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[4]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[3]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[0]\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk, DE2_115, 1
instance = comp, \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1\, Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1, DE2_115, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, DE2_115, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|CLOCK_OUT~0\, Inst_top_level|INST_CLK_GEN|CLOCK_OUT~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_CLK_GEN|CLOCK_OUT\, Inst_top_level|INST_CLK_GEN|CLOCK_OUT, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[0]~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[0]~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector16~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector16~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read\, Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~6\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~8\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[2]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~9\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~9, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~11\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~11, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[3]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~12\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~12, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~14\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~15\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~15, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~17\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~17, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[5]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~18\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~18, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~20\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~20, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[6]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~21\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~21, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~23\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~23, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[7]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~24\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~24, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~26\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~26, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[8]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[8], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~27\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~27, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~29\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~29, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[9]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[9], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~30\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~30, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~32\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~32, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[10]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[10], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~33\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~33, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~35\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~35, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[11]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[11], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~36\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~36, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~38\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~38, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[12]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[12], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~39\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~39, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~41\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~41, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[13]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[13], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~3\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[0]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector15~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector15~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write\, Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable\, Inst_top_level|INST_ADC_I2C_USRLOGIC|enable, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig\, Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~3\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[2]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~6\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~8\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[4]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[3]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~5\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[0]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~4\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[1]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~7\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[5]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[7]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[8]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[8], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~6\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[6]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~5\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~6\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~8\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~3\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~4\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|LessThan1~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|LessThan1~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~3\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector25~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector25~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2]~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2]~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[1]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~13\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~13, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector19~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector19~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~14\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~14, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector22~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector22~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~feeder\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~feeder, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector17~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector17~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~4\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~4, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy\, Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start\, Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset\, Inst_top_level|INST_ADC_I2C_USRLOGIC|reset, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[0]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[7]~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[7]~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[7]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~3\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[6]~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[6]~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[6]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[6]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[6], DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[1]~7\, Inst_top_level|INST_PWM0|counter[1]~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[1]\, Inst_top_level|INST_PWM0|counter[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[2]~9\, Inst_top_level|INST_PWM0|counter[2]~9, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[2]\, Inst_top_level|INST_PWM0|counter[2], DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[3]~11\, Inst_top_level|INST_PWM0|counter[3]~11, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[3]\, Inst_top_level|INST_PWM0|counter[3], DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[4]~13\, Inst_top_level|INST_PWM0|counter[4]~13, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[5]\, Inst_top_level|INST_PWM0|counter[5], DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[4]\, Inst_top_level|INST_PWM0|counter[4], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~8\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[1]~6\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[1]~6, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[1]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[1]\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[1], DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[0]~21\, Inst_top_level|INST_PWM0|counter[0]~21, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|counter[0]\, Inst_top_level|INST_PWM0|counter[0], DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|LessThan0~1\, Inst_top_level|INST_PWM0|LessThan0~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|LessThan0~3\, Inst_top_level|INST_PWM0|LessThan0~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|LessThan0~5\, Inst_top_level|INST_PWM0|LessThan0~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|LessThan0~7\, Inst_top_level|INST_PWM0|LessThan0~7, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|LessThan0~9\, Inst_top_level|INST_PWM0|LessThan0~9, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|LessThan0~11\, Inst_top_level|INST_PWM0|LessThan0~11, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|LessThan0~13\, Inst_top_level|INST_PWM0|LessThan0~13, DE2_115, 1
instance = comp, \Inst_top_level|INST_PWM0|LessThan0~14\, Inst_top_level|INST_PWM0|LessThan0~14, DE2_115, 1
instance = comp, \Inst_top_level|FinaloPWM\, Inst_top_level|FinaloPWM, DE2_115, 1
instance = comp, \Inst_top_level|oLed2~0\, Inst_top_level|oLed2~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~2\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~2, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~3\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~3, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~5\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~5, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~17\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~17, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~8\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~8, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~9\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~9, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~10\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~10, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~16\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~16, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|sda_int\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|sda_int, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~1, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~0\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~0, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena, DE2_115, 1
instance = comp, \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl~1\, Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl~1, DE2_115, 1
instance = comp, \Inst_top_level|PWN_module[0]~0\, Inst_top_level|PWN_module[0]~0, DE2_115, 1
instance = comp, \Inst_top_level|Mux0~0\, Inst_top_level|Mux0~0, DE2_115, 1
instance = comp, \Inst_top_level|Mux0~1\, Inst_top_level|Mux0~1, DE2_115, 1
instance = comp, \Inst_top_level|Mux1~0\, Inst_top_level|Mux1~0, DE2_115, 1
instance = comp, \Inst_top_level|Mux0~2\, Inst_top_level|Mux0~2, DE2_115, 1
instance = comp, \Inst_top_level|Equal2~1\, Inst_top_level|Equal2~1, DE2_115, 1
instance = comp, \Inst_top_level|Mux5~0\, Inst_top_level|Mux5~0, DE2_115, 1
instance = comp, \CLOCK2_50~input\, CLOCK2_50~input, DE2_115, 1
instance = comp, \CLOCK3_50~input\, CLOCK3_50~input, DE2_115, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, DE2_115, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, DE2_115, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, DE2_115, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, DE2_115, 1
instance = comp, \SW[0]~input\, SW[0]~input, DE2_115, 1
instance = comp, \SW[1]~input\, SW[1]~input, DE2_115, 1
instance = comp, \SW[2]~input\, SW[2]~input, DE2_115, 1
instance = comp, \SW[3]~input\, SW[3]~input, DE2_115, 1
instance = comp, \SW[4]~input\, SW[4]~input, DE2_115, 1
instance = comp, \SW[5]~input\, SW[5]~input, DE2_115, 1
instance = comp, \SW[6]~input\, SW[6]~input, DE2_115, 1
instance = comp, \SW[7]~input\, SW[7]~input, DE2_115, 1
instance = comp, \SW[8]~input\, SW[8]~input, DE2_115, 1
instance = comp, \SW[9]~input\, SW[9]~input, DE2_115, 1
instance = comp, \SW[10]~input\, SW[10]~input, DE2_115, 1
instance = comp, \SW[11]~input\, SW[11]~input, DE2_115, 1
instance = comp, \SW[12]~input\, SW[12]~input, DE2_115, 1
instance = comp, \SW[13]~input\, SW[13]~input, DE2_115, 1
instance = comp, \SW[14]~input\, SW[14]~input, DE2_115, 1
instance = comp, \SW[15]~input\, SW[15]~input, DE2_115, 1
instance = comp, \SW[16]~input\, SW[16]~input, DE2_115, 1
instance = comp, \SW[17]~input\, SW[17]~input, DE2_115, 1
instance = comp, \UART_RTS~input\, UART_RTS~input, DE2_115, 1
instance = comp, \UART_RXD~input\, UART_RXD~input, DE2_115, 1
instance = comp, \IRDA_RXD~input\, IRDA_RXD~input, DE2_115, 1
instance = comp, \FL_FY~input\, FL_FY~input, DE2_115, 1
instance = comp, \OTG_INT[0]~input\, OTG_INT[0]~input, DE2_115, 1
instance = comp, \OTG_INT[1]~input\, OTG_INT[1]~input, DE2_115, 1
instance = comp, \OTG_DREQ[0]~input\, OTG_DREQ[0]~input, DE2_115, 1
instance = comp, \OTG_DREQ[1]~input\, OTG_DREQ[1]~input, DE2_115, 1
instance = comp, \SD_WP_N~input\, SD_WP_N~input, DE2_115, 1
instance = comp, \ENET_INT~input\, ENET_INT~input, DE2_115, 1
instance = comp, \AUD_ADCDAT~input\, AUD_ADCDAT~input, DE2_115, 1
instance = comp, \TD_CLK27~input\, TD_CLK27~input, DE2_115, 1
instance = comp, \TD_DATA[0]~input\, TD_DATA[0]~input, DE2_115, 1
instance = comp, \TD_DATA[1]~input\, TD_DATA[1]~input, DE2_115, 1
instance = comp, \TD_DATA[2]~input\, TD_DATA[2]~input, DE2_115, 1
instance = comp, \TD_DATA[3]~input\, TD_DATA[3]~input, DE2_115, 1
instance = comp, \TD_DATA[4]~input\, TD_DATA[4]~input, DE2_115, 1
instance = comp, \TD_DATA[5]~input\, TD_DATA[5]~input, DE2_115, 1
instance = comp, \TD_DATA[6]~input\, TD_DATA[6]~input, DE2_115, 1
instance = comp, \TD_DATA[7]~input\, TD_DATA[7]~input, DE2_115, 1
instance = comp, \TD_HS~input\, TD_HS~input, DE2_115, 1
instance = comp, \TD_VS~input\, TD_VS~input, DE2_115, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, DE2_115, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, DE2_115, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, DE2_115, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, DE2_115, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, DE2_115, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, DE2_115, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, DE2_115, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, DE2_115, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, DE2_115, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, DE2_115, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, DE2_115, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, DE2_115, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, DE2_115, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, DE2_115, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, DE2_115, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, DE2_115, 1
instance = comp, \DRAM_DQ[16]~input\, DRAM_DQ[16]~input, DE2_115, 1
instance = comp, \DRAM_DQ[17]~input\, DRAM_DQ[17]~input, DE2_115, 1
instance = comp, \DRAM_DQ[18]~input\, DRAM_DQ[18]~input, DE2_115, 1
instance = comp, \DRAM_DQ[19]~input\, DRAM_DQ[19]~input, DE2_115, 1
instance = comp, \DRAM_DQ[20]~input\, DRAM_DQ[20]~input, DE2_115, 1
instance = comp, \DRAM_DQ[21]~input\, DRAM_DQ[21]~input, DE2_115, 1
instance = comp, \DRAM_DQ[22]~input\, DRAM_DQ[22]~input, DE2_115, 1
instance = comp, \DRAM_DQ[23]~input\, DRAM_DQ[23]~input, DE2_115, 1
instance = comp, \DRAM_DQ[24]~input\, DRAM_DQ[24]~input, DE2_115, 1
instance = comp, \DRAM_DQ[25]~input\, DRAM_DQ[25]~input, DE2_115, 1
instance = comp, \DRAM_DQ[26]~input\, DRAM_DQ[26]~input, DE2_115, 1
instance = comp, \DRAM_DQ[27]~input\, DRAM_DQ[27]~input, DE2_115, 1
instance = comp, \DRAM_DQ[28]~input\, DRAM_DQ[28]~input, DE2_115, 1
instance = comp, \DRAM_DQ[29]~input\, DRAM_DQ[29]~input, DE2_115, 1
instance = comp, \DRAM_DQ[30]~input\, DRAM_DQ[30]~input, DE2_115, 1
instance = comp, \DRAM_DQ[31]~input\, DRAM_DQ[31]~input, DE2_115, 1
instance = comp, \FL_DQ[0]~input\, FL_DQ[0]~input, DE2_115, 1
instance = comp, \FL_DQ[1]~input\, FL_DQ[1]~input, DE2_115, 1
instance = comp, \FL_DQ[2]~input\, FL_DQ[2]~input, DE2_115, 1
instance = comp, \FL_DQ[3]~input\, FL_DQ[3]~input, DE2_115, 1
instance = comp, \FL_DQ[4]~input\, FL_DQ[4]~input, DE2_115, 1
instance = comp, \FL_DQ[5]~input\, FL_DQ[5]~input, DE2_115, 1
instance = comp, \FL_DQ[6]~input\, FL_DQ[6]~input, DE2_115, 1
instance = comp, \FL_DQ[7]~input\, FL_DQ[7]~input, DE2_115, 1
instance = comp, \SRAM_DQ[0]~input\, SRAM_DQ[0]~input, DE2_115, 1
instance = comp, \SRAM_DQ[1]~input\, SRAM_DQ[1]~input, DE2_115, 1
instance = comp, \SRAM_DQ[2]~input\, SRAM_DQ[2]~input, DE2_115, 1
instance = comp, \SRAM_DQ[3]~input\, SRAM_DQ[3]~input, DE2_115, 1
instance = comp, \SRAM_DQ[4]~input\, SRAM_DQ[4]~input, DE2_115, 1
instance = comp, \SRAM_DQ[5]~input\, SRAM_DQ[5]~input, DE2_115, 1
instance = comp, \SRAM_DQ[6]~input\, SRAM_DQ[6]~input, DE2_115, 1
instance = comp, \SRAM_DQ[7]~input\, SRAM_DQ[7]~input, DE2_115, 1
instance = comp, \SRAM_DQ[8]~input\, SRAM_DQ[8]~input, DE2_115, 1
instance = comp, \SRAM_DQ[9]~input\, SRAM_DQ[9]~input, DE2_115, 1
instance = comp, \SRAM_DQ[10]~input\, SRAM_DQ[10]~input, DE2_115, 1
instance = comp, \SRAM_DQ[11]~input\, SRAM_DQ[11]~input, DE2_115, 1
instance = comp, \SRAM_DQ[12]~input\, SRAM_DQ[12]~input, DE2_115, 1
instance = comp, \SRAM_DQ[13]~input\, SRAM_DQ[13]~input, DE2_115, 1
instance = comp, \SRAM_DQ[14]~input\, SRAM_DQ[14]~input, DE2_115, 1
instance = comp, \SRAM_DQ[15]~input\, SRAM_DQ[15]~input, DE2_115, 1
instance = comp, \OTG_DATA[0]~input\, OTG_DATA[0]~input, DE2_115, 1
instance = comp, \OTG_DATA[1]~input\, OTG_DATA[1]~input, DE2_115, 1
instance = comp, \OTG_DATA[2]~input\, OTG_DATA[2]~input, DE2_115, 1
instance = comp, \OTG_DATA[3]~input\, OTG_DATA[3]~input, DE2_115, 1
instance = comp, \OTG_DATA[4]~input\, OTG_DATA[4]~input, DE2_115, 1
instance = comp, \OTG_DATA[5]~input\, OTG_DATA[5]~input, DE2_115, 1
instance = comp, \OTG_DATA[6]~input\, OTG_DATA[6]~input, DE2_115, 1
instance = comp, \OTG_DATA[7]~input\, OTG_DATA[7]~input, DE2_115, 1
instance = comp, \OTG_DATA[8]~input\, OTG_DATA[8]~input, DE2_115, 1
instance = comp, \OTG_DATA[9]~input\, OTG_DATA[9]~input, DE2_115, 1
instance = comp, \OTG_DATA[10]~input\, OTG_DATA[10]~input, DE2_115, 1
instance = comp, \OTG_DATA[11]~input\, OTG_DATA[11]~input, DE2_115, 1
instance = comp, \OTG_DATA[12]~input\, OTG_DATA[12]~input, DE2_115, 1
instance = comp, \OTG_DATA[13]~input\, OTG_DATA[13]~input, DE2_115, 1
instance = comp, \OTG_DATA[14]~input\, OTG_DATA[14]~input, DE2_115, 1
instance = comp, \OTG_DATA[15]~input\, OTG_DATA[15]~input, DE2_115, 1
instance = comp, \OTG_FSPEED~input\, OTG_FSPEED~input, DE2_115, 1
instance = comp, \OTG_LSPEED~input\, OTG_LSPEED~input, DE2_115, 1
instance = comp, \LCD_DATA[0]~input\, LCD_DATA[0]~input, DE2_115, 1
instance = comp, \LCD_DATA[1]~input\, LCD_DATA[1]~input, DE2_115, 1
instance = comp, \LCD_DATA[2]~input\, LCD_DATA[2]~input, DE2_115, 1
instance = comp, \LCD_DATA[3]~input\, LCD_DATA[3]~input, DE2_115, 1
instance = comp, \LCD_DATA[4]~input\, LCD_DATA[4]~input, DE2_115, 1
instance = comp, \LCD_DATA[5]~input\, LCD_DATA[5]~input, DE2_115, 1
instance = comp, \LCD_DATA[6]~input\, LCD_DATA[6]~input, DE2_115, 1
instance = comp, \LCD_DATA[7]~input\, LCD_DATA[7]~input, DE2_115, 1
instance = comp, \SD_DAT[0]~input\, SD_DAT[0]~input, DE2_115, 1
instance = comp, \SD_DAT[1]~input\, SD_DAT[1]~input, DE2_115, 1
instance = comp, \SD_DAT[2]~input\, SD_DAT[2]~input, DE2_115, 1
instance = comp, \SD_DAT[3]~input\, SD_DAT[3]~input, DE2_115, 1
instance = comp, \SD_CMD~input\, SD_CMD~input, DE2_115, 1
instance = comp, \SD_CLK~input\, SD_CLK~input, DE2_115, 1
instance = comp, \I2C_SDAT~input\, I2C_SDAT~input, DE2_115, 1
instance = comp, \PS2_DAT~input\, PS2_DAT~input, DE2_115, 1
instance = comp, \PS2_CLK~input\, PS2_CLK~input, DE2_115, 1
instance = comp, \PS2_DAT2~input\, PS2_DAT2~input, DE2_115, 1
instance = comp, \PS2_CLK2~input\, PS2_CLK2~input, DE2_115, 1
instance = comp, \ENET_DATA[0]~input\, ENET_DATA[0]~input, DE2_115, 1
instance = comp, \ENET_DATA[1]~input\, ENET_DATA[1]~input, DE2_115, 1
instance = comp, \ENET_DATA[2]~input\, ENET_DATA[2]~input, DE2_115, 1
instance = comp, \ENET_DATA[3]~input\, ENET_DATA[3]~input, DE2_115, 1
instance = comp, \ENET_DATA[4]~input\, ENET_DATA[4]~input, DE2_115, 1
instance = comp, \ENET_DATA[5]~input\, ENET_DATA[5]~input, DE2_115, 1
instance = comp, \ENET_DATA[6]~input\, ENET_DATA[6]~input, DE2_115, 1
instance = comp, \ENET_DATA[7]~input\, ENET_DATA[7]~input, DE2_115, 1
instance = comp, \ENET_DATA[8]~input\, ENET_DATA[8]~input, DE2_115, 1
instance = comp, \ENET_DATA[9]~input\, ENET_DATA[9]~input, DE2_115, 1
instance = comp, \ENET_DATA[10]~input\, ENET_DATA[10]~input, DE2_115, 1
instance = comp, \ENET_DATA[11]~input\, ENET_DATA[11]~input, DE2_115, 1
instance = comp, \ENET_DATA[12]~input\, ENET_DATA[12]~input, DE2_115, 1
instance = comp, \ENET_DATA[13]~input\, ENET_DATA[13]~input, DE2_115, 1
instance = comp, \ENET_DATA[14]~input\, ENET_DATA[14]~input, DE2_115, 1
instance = comp, \ENET_DATA[15]~input\, ENET_DATA[15]~input, DE2_115, 1
instance = comp, \AUD_ADCLRCK~input\, AUD_ADCLRCK~input, DE2_115, 1
instance = comp, \AUD_DACLRCK~input\, AUD_DACLRCK~input, DE2_115, 1
instance = comp, \AUD_BCLK~input\, AUD_BCLK~input, DE2_115, 1
instance = comp, \GPIO[5]~input\, GPIO[5]~input, DE2_115, 1
instance = comp, \GPIO[6]~input\, GPIO[6]~input, DE2_115, 1
instance = comp, \GPIO[7]~input\, GPIO[7]~input, DE2_115, 1
instance = comp, \GPIO[8]~input\, GPIO[8]~input, DE2_115, 1
instance = comp, \GPIO[9]~input\, GPIO[9]~input, DE2_115, 1
instance = comp, \GPIO[10]~input\, GPIO[10]~input, DE2_115, 1
instance = comp, \GPIO[11]~input\, GPIO[11]~input, DE2_115, 1
instance = comp, \GPIO[12]~input\, GPIO[12]~input, DE2_115, 1
instance = comp, \GPIO[13]~input\, GPIO[13]~input, DE2_115, 1
instance = comp, \GPIO[14]~input\, GPIO[14]~input, DE2_115, 1
instance = comp, \GPIO[15]~input\, GPIO[15]~input, DE2_115, 1
instance = comp, \GPIO[16]~input\, GPIO[16]~input, DE2_115, 1
instance = comp, \GPIO[17]~input\, GPIO[17]~input, DE2_115, 1
instance = comp, \GPIO[18]~input\, GPIO[18]~input, DE2_115, 1
instance = comp, \GPIO[19]~input\, GPIO[19]~input, DE2_115, 1
instance = comp, \GPIO[20]~input\, GPIO[20]~input, DE2_115, 1
instance = comp, \GPIO[21]~input\, GPIO[21]~input, DE2_115, 1
instance = comp, \GPIO[22]~input\, GPIO[22]~input, DE2_115, 1
instance = comp, \GPIO[23]~input\, GPIO[23]~input, DE2_115, 1
instance = comp, \GPIO[24]~input\, GPIO[24]~input, DE2_115, 1
instance = comp, \GPIO[25]~input\, GPIO[25]~input, DE2_115, 1
instance = comp, \GPIO[26]~input\, GPIO[26]~input, DE2_115, 1
instance = comp, \GPIO[31]~input\, GPIO[31]~input, DE2_115, 1
instance = comp, \GPIO[1]~input\, GPIO[1]~input, DE2_115, 1
instance = comp, \GPIO[27]~input\, GPIO[27]~input, DE2_115, 1
instance = comp, \GPIO[28]~input\, GPIO[28]~input, DE2_115, 1
instance = comp, \GPIO[29]~input\, GPIO[29]~input, DE2_115, 1
instance = comp, \GPIO[30]~input\, GPIO[30]~input, DE2_115, 1
instance = comp, \GPIO[32]~input\, GPIO[32]~input, DE2_115, 1
instance = comp, \GPIO[34]~input\, GPIO[34]~input, DE2_115, 1
