# Copyright (c) 2024 Tobias Scheipel, David Beikircher, Florian Riedl
# Embedded Architectures & Systems Group, Graz University of Technology
# SPDX-License-Identifier: MIT
# ---------------------------------------------------------------------
#
# Modified by Md. Jannatul Nayem
# Organization: Alpha Science Lab

ifneq ($(words $(CURDIR)),1)
	$(error Unsupported: GNU Make cannot build in directories containing spaces, build elsewhere: '$(CURDIR)')
endif

# Binaries
VERILATOR         ?= verilator
PYTHON            ?= python3

# CC              = /opt/riscv32i/bin/riscv32-unknown-elf-gcc
CC                = riscv32-unknown-elf-gcc
# OBJCOPY         = /opt/riscv32i/bin/riscv32-unknown-elf-objcopy
OBJCOPY           = riscv32-unknown-elf-objcopy
# OBJDUMP         = /opt/riscv32i/bin/riscv32-unknown-elf-objdump
OBJDUMP           = riscv32-unknown-elf-objdump

# XILINX_VIVADO   ?= /opt/Xilinx/Vivado/2023.2/
XILINX_VIVADO     ?= /tools/Xilinx/Vivado/2024.2/
# XILINX_VIVADO   ?= /tools/Xilinx/2025.1/Vivado/
VIVADO 			  ?= $(XILINX_VIVADO)/bin/vivado

GOWIN_SH    	  ?= LD_LIBRARY_PATH=/tools/gowin_eda/IDE/lib QT_QPA_PLATFORM=offscreen DISPLAY= gw_sh
GOWIN_PLL   	  = gowin_pll

BOOTLOADER        ?= bootloader
M_EXT             ?= 0

# ISA configuration
ifeq ($(M_EXT),1)
	RISCV_ARCH    = -march=rv32im_zicsr_zifencei -mabi=ilp32
else
	RISCV_ARCH    = -march=rv32i_zicsr_zifencei -mabi=ilp32
endif

# Verilator Flags
VERILATOR_FLAGS   =
VERILATOR_FLAGS   += -cc
VERILATOR_FLAGS   += -Wall -Wno-fatal
ifeq ($(M_EXT),1) 
VERILATOR_FLAGS   += -DM_EXT
endif
VERILATOR_FLAGS   += $(abspath $(wildcard $(REF_DIR)/*.so)) -j
VERILATOR_FLAGS   += -f $(SIM_DIR)/files.txt

DEFINES_DIR       = defines
REF_DIR           = ref
STD_LIB_DIR       = std
# LIB_DIR         = lib
RTL_DIR           = rtl
BUILD_DIR         = build
SIM_DIR           = sim
SAVES_DIR         = saves
SYNTH_DIR         = synth

TEST_DIR          = test
ASM_DIR           = $(TEST_DIR)/asm
C_DIR             = $(TEST_DIR)/c
SV_DIR            = $(TEST_DIR)/sv

TTYPORT           ?= /dev/ttyUSB1
BAUD              ?= 115200
FIRMWARE          ?= running_led

TANG9K_BITSTREAM  = $(BUILD_DIR)/$(SYNTH_DIR)/tang9k/impl/pnr/SoC_tang9k.fs
SYS_CLK_FREQ      ?= 9
GOWIN_PLL_WRAPPER = $(SYNTH_DIR)/gowin_rpll.v
GOWIN_TCL_SCRIPT  = $(SYNTH_DIR)/tang9k_synth.tcl


################################################################################
#                                  Print Help                                  #
################################################################################

.PHONY: help
help:
	@echo "Usage: make TARGET"
	@echo ""
	@echo "The following options exist for TARGET:"
	@echo "  help        Prints this help message"
	@echo "  clean       Deletes build artifacts"
	@echo "  test/...    Builds and runs the specified test"
	@echo "  show        Show the waveform of the most recently run test (if available)"
# 	@echo "  bootloader  Build the bootloader"
	@echo "  synthesis   Synthesize the MCU using Vivado"


################################################################################
#                                 Clean Project                                #
################################################################################

.PHONY: clean
clean::
	rm -rf $(BUILD_DIR)

################################################################################
#                                   Synthesis                                  #
################################################################################

MODE ?= batch

.PHONY: synthesis
synthesis: $(BUILD_DIR)/$(C_DIR)/bootloader/init.mem
	@ mkdir -p $(BUILD_DIR)/$(SYNTH_DIR)
	cd $(BUILD_DIR)/$(SYNTH_DIR) && $(VIVADO) -mode $(MODE) -source $(CURDIR)/$(SYNTH_DIR)/synth.tcl -tclargs $(M_EXT)

################################################################################
#                                  Tang Nano 9k                                #
################################################################################

.PHONY: synthesis_gw
synthesis_gw: $(TANG9K_BITSTREAM)

flash_tang9k: $(TANG9K_BITSTREAM)
	openFPGALoader -b tangnano9k -f $(TANG9K_BITSTREAM)

$(TANG9K_BITSTREAM): $(BUILD_DIR)/$(C_DIR)/$(BOOTLOADER)/init.mem $(GOWIN_PLL_WRAPPER) $(SYNTH_DIR)/tang9k.cst $(SYNTH_DIR)/tang9k.sdc $(GOWIN_TCL_SCRIPT)
	@ $(PYTHON) split_mem.py $(BUILD_DIR)/$(C_DIR)/$(BOOTLOADER)/init.mem
	@ mkdir -p $(BUILD_DIR)/$(SYNTH_DIR)/tang9k
	cd $(BUILD_DIR)/$(SYNTH_DIR)/tang9k && $(GOWIN_SH) $(CURDIR)/$(GOWIN_TCL_SCRIPT)

#Generate the PLL wrapper
$(GOWIN_PLL_WRAPPER):
	$(GOWIN_PLL) -d "GW1NR-9 C6/I5" -i 27 -o $(SYS_CLK_FREQ) -f $@

.PHONY: del_mem_inits
del_mem_inits:
	@ rm -rf $(SYNTH_DIR)/tang9k_mem_inits/*

################################################################################
#                                  Simulation                                  #
################################################################################

# Include dependency file (if it exists)
-include $(BUILD_DIR)/$(SIM_DIR)/top__ver.d

# Verilate simulation
$(BUILD_DIR)/$(SIM_DIR)/top.mk:
	@ mkdir -p $(BUILD_DIR)/$(SIM_DIR)
	$(VERILATOR) $(VERILATOR_FLAGS) --trace-fst --trace-structs --timing --assert --main --exe --prefix top -Mdir $(BUILD_DIR)/$(SIM_DIR) --top-module top sim/top.sv

# Build simulation executable
$(BUILD_DIR)/$(SIM_DIR)/top: $(BUILD_DIR)/$(SIM_DIR)/top.mk
	$(MAKE) -C $(BUILD_DIR)/$(SIM_DIR) -f top.mk

################################################################################
#                                Assembly Tests                                #
################################################################################

# Collect asembly tests
ASM_TESTS = $(wildcard $(ASM_DIR)/*.s)
ASM_TEST_NAMES = $(patsubst $(ASM_DIR)/%.s, $(ASM_DIR)/%, $(ASM_TESTS))

# Compile assembly to elf
$(BUILD_DIR)/$(ASM_DIR)/%/init.elf: $(ASM_DIR)/%.s $(STD_LIB_DIR)/hades-v.ld
	@ mkdir -p $(BUILD_DIR)/$(ASM_DIR)/$*
	$(CC) $(RISCV_ARCH) -nostdlib -nostartfiles -T $(STD_LIB_DIR)/hades-v.ld -o $@ $<
	$(OBJDUMP) -d -r -t -S $@ > $(@:.elf=.dis)

# Copy elf to bin
$(BUILD_DIR)/$(ASM_DIR)/%/init.bin: $(BUILD_DIR)/$(ASM_DIR)/%/init.elf
	$(OBJCOPY) -O binary $< $@

# Copy elf to mem
$(BUILD_DIR)/$(ASM_DIR)/%/init.mem: $(BUILD_DIR)/$(ASM_DIR)/%/init.bin
	$(OBJCOPY) -I binary -O verilog --verilog-data-width 4 --reverse-bytes=4 $< $@

# Run test
.PHONY: $(ASM_TEST_NAMES)
$(ASM_TEST_NAMES): $(ASM_DIR)/%: $(BUILD_DIR)/$(ASM_DIR)/%/init.mem $(BUILD_DIR)/$(SIM_DIR)/top
	cd $(BUILD_DIR)/$(ASM_DIR)/$* && $(CURDIR)/$(BUILD_DIR)/$(SIM_DIR)/top
	@echo 'gtkwave $(BUILD_DIR)/$(ASM_DIR)/$*/sim.fst $(SAVES_DIR)/pipeline.gtkw' > $(BUILD_DIR)/show.sh

################################################################################
#                                   C Tests                                    #
################################################################################

# Collect c tests
C_TESTS = $(wildcard $(C_DIR)/*.c)
C_TEST_NAMES = $(patsubst $(C_DIR)/%.c, $(C_DIR)/%, $(C_TESTS))

# Collect std lib
C_LIB_SRC = $(wildcard $(STD_LIB_DIR)/src/*.c)
C_LIB_OBJ = $(patsubst $(STD_LIB_DIR)/src/%.c, $(BUILD_DIR)/$(STD_LIB_DIR)/%.o, $(C_LIB_SRC))

# Compile std lib c files
$(BUILD_DIR)/$(STD_LIB_DIR)/%.o: $(STD_LIB_DIR)/src/%.c
	@ mkdir -p $(BUILD_DIR)/$(STD_LIB_DIR)
	$(CC) $(RISCV_ARCH) -fdata-sections -ffunction-sections -c -o $@ -I $(STD_LIB_DIR)/include $<

# Compile test c file
$(BUILD_DIR)/$(C_DIR)/%/out.o: $(C_DIR)/%.c
	@ mkdir -p $(BUILD_DIR)/$(C_DIR)/$*
	$(CC) $(RISCV_ARCH) -fdata-sections -ffunction-sections -c -o $@ -I $(STD_LIB_DIR)/include $<

# Link binary
$(BUILD_DIR)/$(C_DIR)/%/out.elf: $(BUILD_DIR)/$(C_DIR)/%/out.o $(C_LIB_OBJ) $(STD_LIB_DIR)/hades-v.ld
	$(CC) $(RISCV_ARCH) -o $@ -nostdlib -nostartfiles -T $(STD_LIB_DIR)/hades-v.ld $< $(C_LIB_OBJ) -lgcc -Wl,--no-warn-rwx-segments -Wl,--gc-sections

# Create hex file (for sending to bootloader)
$(BUILD_DIR)/$(C_DIR)/%/out.hex: $(BUILD_DIR)/$(C_DIR)/%/out.elf
	$(OBJCOPY) -O ihex $< $@

# Create bin file (intermediate step for creating mem file)
$(BUILD_DIR)/$(C_DIR)/%/out.bin: $(BUILD_DIR)/$(C_DIR)/%/out.elf
	$(OBJCOPY) -O binary $< $@

# Create mem file (for simulation and synthesis)
$(BUILD_DIR)/$(C_DIR)/%/init.mem: $(BUILD_DIR)/$(C_DIR)/%/out.bin
	$(OBJCOPY) -I binary -O verilog -S --verilog-data-width 4 --reverse-bytes=4 $< $@

# Create disassembly view (for debugging)
$(BUILD_DIR)/$(C_DIR)/%/out.dis: $(BUILD_DIR)/$(C_DIR)/%/out.elf
	$(OBJDUMP) -d -x $< > $@

# Run test
.PHONY: $(C_TEST_NAMES)
$(C_TEST_NAMES): $(C_DIR)/%: $(BUILD_DIR)/$(C_DIR)/%/init.mem $(BUILD_DIR)/$(C_DIR)/%/out.hex $(BUILD_DIR)/$(C_DIR)/%/out.elf $(BUILD_DIR)/$(C_DIR)/%/out.dis $(BUILD_DIR)/$(SIM_DIR)/top
	cd $(BUILD_DIR)/$(C_DIR)/$* && $(CURDIR)/$(BUILD_DIR)/$(SIM_DIR)/top
	@echo 'gtkwave $(BUILD_DIR)/$(C_DIR)/$*/sim.fst $(SAVES_DIR)/pipeline.gtkw' > $(BUILD_DIR)/show.sh

################################################################################
#                           Firmware Update via UART                           #
################################################################################

.PHONY: fw_upd
fw_upd: $(BUILD_DIR)/$(C_DIR)/$(FIRMWARE)/out.hex
	@ $(PYTHON) fw_upd.py $(TTYPORT) $(BAUD) $(BUILD_DIR)/$(C_DIR)/$(FIRMWARE)/out.hex

################################################################################
#                             SystemVerilog Tests                              #
################################################################################

SV_TESTS = $(wildcard $(SV_DIR)/*.sv)
SV_TEST_NAMES = $(patsubst $(SV_DIR)/%.sv, $(SV_DIR)/%, $(SV_TESTS))

# Include dependency files (if they exist)
-include $(wildcard $(BUILD_DIR)/$(SV_DIR)/*/top__ver.d)

# Run test bench
.PHONY: $(SV_TEST_NAMES)
$(SV_TEST_NAMES): $(SV_DIR)/%: $(BUILD_DIR)/$(SV_DIR)/%/top
	cd $(BUILD_DIR)/$(SV_DIR)/$* && $(CURDIR)/$(BUILD_DIR)/$(SV_DIR)/$*/top

# Build system verilog executable
$(BUILD_DIR)/$(SV_DIR)/%/top: $(BUILD_DIR)/$(SV_DIR)/%/top.mk
	$(MAKE) -j -C $(BUILD_DIR)/$(SV_DIR)/$* -f top.mk

# Verilate system verilog testbench
$(BUILD_DIR)/$(SV_DIR)/%/top.mk:
	@ mkdir -p $(BUILD_DIR)/$(SV_DIR)/$*
	$(VERILATOR) $(VERILATOR_FLAGS) -f $(SV_DIR)/files.txt --trace-fst --trace-structs --timing --assert --main --exe --prefix top -Mdir $(BUILD_DIR)/$(SV_DIR)/$* --top-module $* $(SV_DIR)/$*.sv
	@echo 'gtkwave $(BUILD_DIR)/$(SV_DIR)/$*/$*.fst $(SAVES_DIR)/$*.gtkw' > $(BUILD_DIR)/show.sh

################################################################################
#                                   Waveform                                   #
################################################################################

.PHONY: show
show:
	$(file < build/show.sh)
