Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Thu Feb 13 18:09:25 2020
| Host             : B4-Digital running 64-bit major release  (build 9200)
| Command          : report_power -file multiplexer_wrapper_power_routed.rpt -pb multiplexer_wrapper_power_summary_routed.pb -rpx multiplexer_wrapper_power_routed.rpx
| Design           : multiplexer_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 15.899 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 15.613                           |
| Device Static (W)        | 0.286                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 5.5                              |
| Junction Temperature (C) | 104.5                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.130 |      441 |       --- |             --- |
|   LUT as Logic |     0.904 |      122 |     20800 |            0.59 |
|   Register     |     0.214 |      107 |     41600 |            0.26 |
|   CARRY4       |     0.011 |        4 |      8150 |            0.05 |
|   Others       |     0.000 |      203 |       --- |             --- |
| Signals        |     1.271 |      136 |       --- |             --- |
| I/O            |    13.213 |       12 |       106 |           11.32 |
| Static Power   |     0.286 |          |           |                 |
| Total          |    15.899 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.587 |       2.404 |      0.182 |
| Vccaux    |       1.800 |     0.517 |       0.484 |      0.033 |
| Vcco33    |       3.300 |     3.740 |       3.739 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| multiplexer_wrapper           |    15.613 |
|   multiplexer_i               |     2.398 |
|     Enable_Mux                |     0.018 |
|       xup_4_to_1_mux_vector_0 |     0.004 |
|       xup_4_to_1_mux_vector_1 |     0.004 |
|       xup_4_to_1_mux_vector_2 |     0.005 |
|       xup_4_to_1_mux_vector_3 |     0.005 |
|     Seg_Decoder               |     0.192 |
|       segment_A               |     0.027 |
|       segment_B               |     0.019 |
|       segment_C               |     0.008 |
|       segment_D               |     0.038 |
|       segment_E               |     0.020 |
|       segment_F               |     0.049 |
|       segment_G               |     0.031 |
|     c_counter_binary_0        |     0.026 |
|       U0                      |     0.026 |
|     c_counter_binary_1        |     0.019 |
|       U0                      |     0.019 |
|     c_counter_binary_2        |     0.022 |
|       U0                      |     0.022 |
|     c_counter_binary_3        |     0.014 |
|       U0                      |     0.014 |
|     clk_divide_10Hz           |     0.507 |
|       xup_clk_divider_0       |     0.022 |
|       xup_clk_divider_1       |     0.024 |
|       xup_clk_divider_10      |     0.022 |
|       xup_clk_divider_11      |     0.019 |
|       xup_clk_divider_12      |     0.019 |
|       xup_clk_divider_13      |     0.022 |
|       xup_clk_divider_14      |     0.019 |
|       xup_clk_divider_15      |     0.022 |
|       xup_clk_divider_16      |     0.019 |
|       xup_clk_divider_17      |     0.022 |
|       xup_clk_divider_18      |     0.020 |
|       xup_clk_divider_19      |     0.026 |
|       xup_clk_divider_2       |     0.022 |
|       xup_clk_divider_20      |     0.023 |
|       xup_clk_divider_21      |     0.022 |
|       xup_clk_divider_22      |     0.022 |
|       xup_clk_divider_3       |     0.037 |
|       xup_clk_divider_4       |     0.021 |
|       xup_clk_divider_5       |     0.022 |
|       xup_clk_divider_6       |     0.022 |
|       xup_clk_divider_7       |     0.022 |
|       xup_clk_divider_8       |     0.020 |
|       xup_clk_divider_9       |     0.020 |
|     clk_divide_1Hz            |     0.600 |
|       xup_clk_divider_0       |     0.032 |
|       xup_clk_divider_1       |     0.022 |
|       xup_clk_divider_10      |     0.022 |
|       xup_clk_divider_11      |     0.019 |
|       xup_clk_divider_12      |     0.022 |
|       xup_clk_divider_13      |     0.021 |
|       xup_clk_divider_14      |     0.022 |
|       xup_clk_divider_15      |     0.029 |
|       xup_clk_divider_16      |     0.019 |
|       xup_clk_divider_17      |     0.025 |
|       xup_clk_divider_18      |     0.019 |
|       xup_clk_divider_19      |     0.023 |
|       xup_clk_divider_2       |     0.023 |
|       xup_clk_divider_20      |     0.022 |
|       xup_clk_divider_21      |     0.020 |
|       xup_clk_divider_22      |     0.022 |
|       xup_clk_divider_23      |     0.022 |
|       xup_clk_divider_24      |     0.022 |
|       xup_clk_divider_25      |     0.020 |
|       xup_clk_divider_26      |     0.026 |
|       xup_clk_divider_3       |     0.022 |
|       xup_clk_divider_4       |     0.022 |
|       xup_clk_divider_5       |     0.019 |
|       xup_clk_divider_6       |     0.019 |
|       xup_clk_divider_7       |     0.023 |
|       xup_clk_divider_8       |     0.022 |
|       xup_clk_divider_9       |     0.022 |
|     clk_divide_1kHz           |     0.397 |
|       xup_clk_divider_0       |     0.031 |
|       xup_clk_divider_1       |     0.034 |
|       xup_clk_divider_10      |     0.020 |
|       xup_clk_divider_11      |     0.022 |
|       xup_clk_divider_12      |     0.020 |
|       xup_clk_divider_13      |     0.023 |
|       xup_clk_divider_14      |     0.019 |
|       xup_clk_divider_15      |     0.022 |
|       xup_clk_divider_16      |     0.019 |
|       xup_clk_divider_2       |     0.032 |
|       xup_clk_divider_3       |     0.032 |
|       xup_clk_divider_4       |     0.022 |
|       xup_clk_divider_5       |     0.019 |
|       xup_clk_divider_6       |     0.019 |
|       xup_clk_divider_7       |     0.023 |
|       xup_clk_divider_8       |     0.022 |
|       xup_clk_divider_9       |     0.020 |
|     clk_divide_3Hz            |     0.549 |
|       xup_clk_divider_0       |     0.024 |
|       xup_clk_divider_1       |     0.019 |
|       xup_clk_divider_10      |     0.021 |
|       xup_clk_divider_11      |     0.022 |
|       xup_clk_divider_12      |     0.019 |
|       xup_clk_divider_13      |     0.022 |
|       xup_clk_divider_14      |     0.025 |
|       xup_clk_divider_15      |     0.022 |
|       xup_clk_divider_16      |     0.019 |
|       xup_clk_divider_17      |     0.019 |
|       xup_clk_divider_18      |     0.022 |
|       xup_clk_divider_19      |     0.023 |
|       xup_clk_divider_2       |     0.019 |
|       xup_clk_divider_20      |     0.022 |
|       xup_clk_divider_21      |     0.022 |
|       xup_clk_divider_22      |     0.022 |
|       xup_clk_divider_23      |     0.023 |
|       xup_clk_divider_24      |     0.029 |
|       xup_clk_divider_3       |     0.022 |
|       xup_clk_divider_4       |     0.022 |
|       xup_clk_divider_5       |     0.020 |
|       xup_clk_divider_6       |     0.023 |
|       xup_clk_divider_7       |     0.023 |
|       xup_clk_divider_8       |     0.026 |
|       xup_clk_divider_9       |     0.022 |
|     xup_4_to_1_mux_vector_0   |     0.052 |
|       inst                    |     0.052 |
+-------------------------------+-----------+


