$date
	Sat Sep  4 22:46:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fft4_test $end
$var wire 32 ! Xr7 [31:0] $end
$var wire 32 " Xr6 [31:0] $end
$var wire 32 # Xr5 [31:0] $end
$var wire 32 $ Xr4 [31:0] $end
$var wire 32 % Xr3 [31:0] $end
$var wire 32 & Xr2 [31:0] $end
$var wire 32 ' Xr1 [31:0] $end
$var wire 32 ( Xr0 [31:0] $end
$var wire 32 ) Xi7 [31:0] $end
$var wire 32 * Xi6 [31:0] $end
$var wire 32 + Xi5 [31:0] $end
$var wire 32 , Xi4 [31:0] $end
$var wire 32 - Xi3 [31:0] $end
$var wire 32 . Xi2 [31:0] $end
$var wire 32 / Xi1 [31:0] $end
$var wire 32 0 Xi0 [31:0] $end
$var reg 32 1 A0 [31:0] $end
$var reg 32 2 A1 [31:0] $end
$var reg 32 3 A2 [31:0] $end
$var reg 32 4 A3 [31:0] $end
$var reg 32 5 A4 [31:0] $end
$var reg 32 6 A5 [31:0] $end
$var reg 32 7 A6 [31:0] $end
$var reg 32 8 A7 [31:0] $end
$scope module f $end
$var wire 32 9 A0 [31:0] $end
$var wire 32 : A1 [31:0] $end
$var wire 32 ; A2 [31:0] $end
$var wire 32 < A3 [31:0] $end
$var wire 32 = A4 [31:0] $end
$var wire 32 > A5 [31:0] $end
$var wire 32 ? A6 [31:0] $end
$var wire 32 @ A7 [31:0] $end
$var wire 32 A Xr7_ [31:0] $end
$var wire 32 B Xr7 [31:0] $end
$var wire 32 C Xr6_ [31:0] $end
$var wire 32 D Xr6 [31:0] $end
$var wire 32 E Xr5_ [31:0] $end
$var wire 32 F Xr5 [31:0] $end
$var wire 32 G Xr4_ [31:0] $end
$var wire 32 H Xr4 [31:0] $end
$var wire 32 I Xr3_ [31:0] $end
$var wire 32 J Xr3 [31:0] $end
$var wire 32 K Xr2_ [31:0] $end
$var wire 32 L Xr2 [31:0] $end
$var wire 32 M Xr1_ [31:0] $end
$var wire 32 N Xr1 [31:0] $end
$var wire 32 O Xr0_ [31:0] $end
$var wire 32 P Xr0 [31:0] $end
$var wire 32 Q Xi7_ [31:0] $end
$var wire 32 R Xi7 [31:0] $end
$var wire 32 S Xi6_ [31:0] $end
$var wire 32 T Xi6 [31:0] $end
$var wire 32 U Xi5_ [31:0] $end
$var wire 32 V Xi5 [31:0] $end
$var wire 32 W Xi4_ [31:0] $end
$var wire 32 X Xi4 [31:0] $end
$var wire 32 Y Xi3_ [31:0] $end
$var wire 32 Z Xi3 [31:0] $end
$var wire 32 [ Xi2_ [31:0] $end
$var wire 32 \ Xi2 [31:0] $end
$var wire 32 ] Xi1_ [31:0] $end
$var wire 32 ^ Xi1 [31:0] $end
$var wire 32 _ Xi0_ [31:0] $end
$var wire 32 ` Xi0 [31:0] $end
$var wire 32 a Tr7 [31:0] $end
$var wire 32 b Tr6 [31:0] $end
$var wire 32 c Tr5 [31:0] $end
$var wire 32 d Tr4 [31:0] $end
$var wire 32 e Tr3 [31:0] $end
$var wire 32 f Tr2 [31:0] $end
$var wire 32 g Tr1 [31:0] $end
$var wire 32 h Tr0 [31:0] $end
$var wire 32 i Ti7 [31:0] $end
$var wire 32 j Ti6 [31:0] $end
$var wire 32 k Ti5 [31:0] $end
$var wire 32 l Ti4 [31:0] $end
$var wire 32 m Ti3 [31:0] $end
$var wire 32 n Ti2 [31:0] $end
$var wire 32 o Ti1 [31:0] $end
$var wire 32 p Ti0 [31:0] $end
$var wire 32 q Lr7 [31:0] $end
$var wire 32 r Lr5 [31:0] $end
$var wire 32 s Lr3 [31:0] $end
$var wire 32 t Lr1 [31:0] $end
$var wire 32 u Li7 [31:0] $end
$var wire 32 v Li5 [31:0] $end
$var wire 32 w Li3 [31:0] $end
$var wire 32 x Li1 [31:0] $end
$var wire 32 y Kr7 [31:0] $end
$var wire 32 z Kr6 [31:0] $end
$var wire 32 { Ki7 [31:0] $end
$var wire 32 | Ki6 [31:0] $end
$scope module m4 $end
$var wire 32 } Yi [31:0] $end
$var wire 32 ~ Yr [31:0] $end
$var wire 32 !" Xr [31:0] $end
$var wire 32 "" Xi [31:0] $end
$var wire 32 #" Pr [31:0] $end
$var wire 32 $" Pi [31:0] $end
$upscope $end
$scope module m5 $end
$var wire 32 %" Yi [31:0] $end
$var wire 32 &" Yr [31:0] $end
$var wire 32 '" Xr [31:0] $end
$var wire 32 (" Xi [31:0] $end
$var wire 32 )" Pr [31:0] $end
$var wire 32 *" Pi [31:0] $end
$upscope $end
$scope module m6 $end
$var wire 32 +" Yi [31:0] $end
$var wire 32 ," Yr [31:0] $end
$var wire 32 -" Xr [31:0] $end
$var wire 32 ." Xi [31:0] $end
$var wire 32 /" Pr [31:0] $end
$var wire 32 0" Pi [31:0] $end
$upscope $end
$scope module m7 $end
$var wire 32 1" Yi [31:0] $end
$var wire 32 2" Yr [31:0] $end
$var wire 32 3" Xr [31:0] $end
$var wire 32 4" Xi [31:0] $end
$var wire 32 5" Pr [31:0] $end
$var wire 32 6" Pi [31:0] $end
$upscope $end
$scope module r1 $end
$var wire 32 7" Xr3 [31:0] $end
$var wire 32 8" Xr2 [31:0] $end
$var wire 32 9" Xr1 [31:0] $end
$var wire 32 :" Xr0 [31:0] $end
$var wire 32 ;" Xi3 [31:0] $end
$var wire 32 <" Xi2 [31:0] $end
$var wire 32 =" Xi1 [31:0] $end
$var wire 32 >" Xi0 [31:0] $end
$var wire 32 ?" Dr [31:0] $end
$var wire 32 @" Di [31:0] $end
$var wire 32 A" Cr [31:0] $end
$var wire 32 B" Ci [31:0] $end
$var wire 32 C" Br [31:0] $end
$var wire 32 D" Bi [31:0] $end
$var wire 32 E" Ar [31:0] $end
$var wire 32 F" Ai [31:0] $end
$upscope $end
$scope module r2 $end
$var wire 32 G" Xr3 [31:0] $end
$var wire 32 H" Xr2 [31:0] $end
$var wire 32 I" Xr1 [31:0] $end
$var wire 32 J" Xr0 [31:0] $end
$var wire 32 K" Xi3 [31:0] $end
$var wire 32 L" Xi2 [31:0] $end
$var wire 32 M" Xi1 [31:0] $end
$var wire 32 N" Xi0 [31:0] $end
$var wire 32 O" Dr [31:0] $end
$var wire 32 P" Di [31:0] $end
$var wire 32 Q" Cr [31:0] $end
$var wire 32 R" Ci [31:0] $end
$var wire 32 S" Br [31:0] $end
$var wire 32 T" Bi [31:0] $end
$var wire 32 U" Ar [31:0] $end
$var wire 32 V" Ai [31:0] $end
$upscope $end
$scope module rd1 $end
$var wire 32 W" xi [31:0] $end
$var wire 32 X" xr [31:0] $end
$var wire 32 Y" yi [31:0] $end
$var wire 32 Z" yr [31:0] $end
$var wire 32 [" Yr [31:0] $end
$var wire 32 \" Yi [31:0] $end
$var wire 32 ]" Xr [31:0] $end
$var wire 32 ^" Xi [31:0] $end
$upscope $end
$scope module rd2 $end
$var wire 32 _" xi [31:0] $end
$var wire 32 `" xr [31:0] $end
$var wire 32 a" yi [31:0] $end
$var wire 32 b" yr [31:0] $end
$var wire 32 c" Yr [31:0] $end
$var wire 32 d" Yi [31:0] $end
$var wire 32 e" Xr [31:0] $end
$var wire 32 f" Xi [31:0] $end
$upscope $end
$scope module rd3 $end
$var wire 32 g" xi [31:0] $end
$var wire 32 h" xr [31:0] $end
$var wire 32 i" yi [31:0] $end
$var wire 32 j" yr [31:0] $end
$var wire 32 k" Yr [31:0] $end
$var wire 32 l" Yi [31:0] $end
$var wire 32 m" Xr [31:0] $end
$var wire 32 n" Xi [31:0] $end
$upscope $end
$scope module rd4 $end
$var wire 32 o" xi [31:0] $end
$var wire 32 p" xr [31:0] $end
$var wire 32 q" yi [31:0] $end
$var wire 32 r" yr [31:0] $end
$var wire 32 s" Yr [31:0] $end
$var wire 32 t" Yi [31:0] $end
$var wire 32 u" Xr [31:0] $end
$var wire 32 v" Xi [31:0] $end
$upscope $end
$scope module s1 $end
$var wire 32 w" Xi [31:0] $end
$var wire 32 x" Xr [31:0] $end
$var wire 32 y" Yi [31:0] $end
$var wire 32 z" Yr [31:0] $end
$var wire 32 {" Pr [31:0] $end
$var wire 32 |" Pi [31:0] $end
$upscope $end
$scope module s2 $end
$var wire 32 }" Xi [31:0] $end
$var wire 32 ~" Xr [31:0] $end
$var wire 32 !# Yi [31:0] $end
$var wire 32 "# Yr [31:0] $end
$var wire 32 ## Pr [31:0] $end
$var wire 32 $# Pi [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
b11111111111111111111111110011111 $#
b0 ##
b0 "#
b11111111111111111111111111111111 !#
b1100001 ~"
b0 }"
b11111111111111111111111111011101 |"
b0 {"
b0 z"
b11111111111111111111111111111111 y"
b100011 x"
b0 w"
b0 v"
b1100001 u"
b0 t"
b1100001 s"
b0 r"
b0 q"
b1100001 p"
b0 o"
b0 n"
b1111001 m"
b0 l"
b11111111111111111111111111011101 k"
b1001110 j"
b0 i"
b101011 h"
b0 g"
b0 f"
b1111001 e"
b0 d"
b100011 c"
b101011 b"
b0 a"
b1001110 `"
b0 _"
b0 ^"
b1100001 ]"
b0 \"
b11111111111111111111111110011111 ["
b1100001 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b1111001 U"
b0 T"
b11111111111111111111111111011101 S"
b0 R"
b1100001 Q"
b11111111111111111111111110011111 P"
b0 O"
b0 N"
b1100001 M"
b0 L"
b1100001 K"
b11011010 J"
b11111111111111111111111111011101 I"
b11000 H"
b11111111111111111111111111011101 G"
b0 F"
b1100001 E"
b0 D"
b11111111111111111111111110011111 C"
b0 B"
b1111001 A"
b11111111111111111111111111011101 @"
b0 ?"
b0 >"
b100011 ="
b0 <"
b100011 ;"
b11011010 :"
b11111111111111111111111110011111 9"
b11111111111111111111111111101000 8"
b11111111111111111111111110011111 7"
b11111111111111111110010100011001 6"
b1101011100111 5"
b1100001 4"
b0 3"
b11111111111111111111111110111001 2"
b11111111111111111111111110111001 1"
b0 0"
b10011001000101 /"
b1100001 ."
b0 -"
b0 ,"
b11111111111111111111111110011011 +"
b1100001101 *"
b11111111111111111110111110100011 )"
b11111111111111111111111111011101 ("
b11000 '"
b11111111111111111111111110111001 &"
b11111111111111111111111110111001 %"
b11111111111111111111111111011101 $"
b11011010 #"
b11111111111111111111111111011101 ""
b11011010 !"
b1 ~
b0 }
b0 |
b0 {
b100011 z
b1100001 y
b11111111111111111111111111011101 x
b1100001 w
b11111111111111111111111111011101 v
b1100001 u
b11011010 t
b0 s
b11000 r
b0 q
b11111111111111111111111110011111 p
b11111111111111111111111111011101 o
b100011 n
b0 m
b11111111111111111111111110011111 l
b1100001101 k
b100011 j
b11111111111111111110010100011001 i
b11011010 h
b11011010 g
b0 f
b10011001000101 e
b11111111111111111111111111101000 d
b11111111111111111110111110100011 c
b0 b
b1101011100111 a
b11111111111111111111111101111100 `
b0 _
b1010101100 ^
b0 ]
b100011 \
b0 [
b11111111111111111110010100111100 Z
b0 Y
b11111111111111111111111111000010 X
b0 W
b11111111111111111111110010010010 V
b0 U
b100011 T
b11111111111111111111111111011101 S
b1101100001010 R
b11111111111111111111111110011111 Q
b110110100 P
b1100001 O
b11111111111111111110111110001011 N
b1111001 M
b10011001000101 L
b1111001 K
b1101011100111 J
b1100001 I
b0 H
b11111111111111111111111110011111 G
b1000001000101 F
b11111111111111111111111111011101 E
b11111111111111111101100110111011 D
b0 C
b11111111111111111110010100011001 B
b0 A
b0 @
b101011 ?
b1001110 >
b1100001 =
b1100001 <
b1001110 ;
b101011 :
b0 9
b0 8
b101011 7
b1001110 6
b1100001 5
b1100001 4
b1001110 3
b101011 2
b0 1
b11111111111111111111111101111100 0
b1010101100 /
b100011 .
b11111111111111111110010100111100 -
b11111111111111111111111111000010 ,
b11111111111111111111110010010010 +
b100011 *
b1101100001010 )
b110110100 (
b11111111111111111110111110001011 '
b10011001000101 &
b1101011100111 %
b0 $
b1000001000101 #
b11111111111111111101100110111011 "
b11111111111111111110010100011001 !
$end
#20
