

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Sat Mar 21 14:57:46 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.086|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  217111|  217111|  217111|  217111|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- conv_layer1_neurons_loop          |  217110|  217110|     36185|          -|          -|     6|    no    |
        | + conv_layer1_biases_outer_loop    |     960|     960|        32|          -|          -|    30|    no    |
        |  ++ conv_layer1_biases_inner_loop  |      30|      30|         1|          -|          -|    30|    no    |
        | + conv_layer1_kernel_1_loop        |   33360|   33360|      1112|          -|          -|    30|    no    |
        |  ++ conv_layer1_kernel_2_loop      |    1110|    1110|        37|          -|          -|    30|    no    |
        |   +++ conv_layer1_kernel_3_loop    |      33|      33|        11|          -|          -|     3|    no    |
        |    ++++ conv_layer1_kernel_4_loop  |       9|       9|         3|          -|          -|     3|    no    |
        | + conv_layer1_relu_outer_loop      |    1860|    1860|        62|          -|          -|    30|    no    |
        |  ++ conv_layer1_relu_inner_loop    |      60|      60|         2|          -|          -|    30|    no    |
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     791|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       7|       5|
|Multiplexer      |        -|      -|       -|     316|
|Register         |        -|      -|     231|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     238|    1112|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |        Memory        |             Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |conv_1_biases_V_U     |conv_layer1_conv_1_biases_V     |        0|  3|   1|     6|    3|     1|           18|
    |conv_1_weights_V_0_U  |conv_layer1_conv_1_weights_V_0  |        0|  4|   4|    54|    4|     1|          216|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                 |                                |        0|  7|   5|    60|    7|     2|          234|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |r_V_s_fu_723_p2                 |     *    |      0|  0|  41|           4|           8|
    |accumulation_V_fu_810_p2        |     +    |      0|  0|  15|           8|           8|
    |col_4_fu_503_p2                 |     +    |      0|  0|  15|           5|           1|
    |col_5_fu_1012_p2                |     +    |      0|  0|  15|           5|           1|
    |col_6_fu_957_p2                 |     +    |      0|  0|  15|           5|           1|
    |i_6_fu_609_p2                   |     +    |      0|  0|  12|           1|           3|
    |j_3_fu_695_p2                   |     +    |      0|  0|  12|           3|           1|
    |p_5_fu_353_p2                   |     +    |      0|  0|  12|           3|           1|
    |p_Val2_20_fu_444_p2             |     +    |      0|  0|  10|           2|           2|
    |p_Val2_21_fu_911_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_24_fu_759_p2             |     +    |      0|  0|  15|           8|           8|
    |ret_V_6_fu_897_p2               |     +    |      0|  0|  16|           9|           9|
    |ret_V_fu_796_p2                 |     +    |      0|  0|  16|           9|           9|
    |row_4_fu_460_p2                 |     +    |      0|  0|  15|           5|           1|
    |row_5_fu_969_p2                 |     +    |      0|  0|  15|           5|           1|
    |row_6_fu_587_p2                 |     +    |      0|  0|  15|           5|           1|
    |tmp_100_fu_979_p2               |     +    |      0|  0|  17|          10|          10|
    |tmp_105_fu_1036_p2              |     +    |      0|  0|  20|          13|          13|
    |tmp_109_fu_656_p2               |     +    |      0|  0|  20|          13|          13|
    |tmp_111_fu_619_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_116_fu_705_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_53_fu_544_p2                |     +    |      0|  0|  15|           2|           5|
    |tmp_60_fu_636_p2                |     +    |      0|  0|  15|           2|           5|
    |tmp_62_fu_603_p2                |     +    |      0|  0|  15|           5|           5|
    |tmp_66_fu_677_p2                |     +    |      0|  0|  15|           5|           5|
    |tmp_90_fu_470_p2                |     +    |      0|  0|  17|          10|          10|
    |tmp_92_fu_554_p2                |     +    |      0|  0|  17|          10|          10|
    |tmp_99_fu_527_p2                |     +    |      0|  0|  20|          13|          13|
    |tmp_102_fu_1000_p2              |     -    |      0|  0|  20|          13|          13|
    |tmp_113_fu_630_p2               |     -    |      0|  0|  15|           7|           7|
    |tmp_86_fu_380_p2                |     -    |      0|  0|  15|           6|           6|
    |tmp_89_fu_414_p2                |     -    |      0|  0|  16|           9|           9|
    |tmp_91_fu_491_p2                |     -    |      0|  0|  20|          13|          13|
    |tmp_96_fu_575_p2                |     -    |      0|  0|  20|          13|          13|
    |tmp_75_0_s_fu_933_p2            |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_829_p2             |    and   |      0|  0|   6|           1|           1|
    |underflow_s_fu_945_p2           |    and   |      0|  0|   6|           1|           1|
    |exitcond1_fu_538_p2             |   icmp   |      0|  0|  11|           5|           2|
    |exitcond2_fu_581_p2             |   icmp   |      0|  0|  11|           5|           2|
    |exitcond3_fu_597_p2             |   icmp   |      0|  0|   9|           3|           2|
    |exitcond4_fu_671_p2             |   icmp   |      0|  0|   9|           3|           2|
    |exitcond5_fu_347_p2             |   icmp   |      0|  0|   9|           3|           3|
    |exitcond6_fu_454_p2             |   icmp   |      0|  0|  11|           5|           3|
    |exitcond8_fu_497_p2             |   icmp   |      0|  0|  11|           5|           3|
    |exitcond9_fu_963_p2             |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_fu_1006_p2             |   icmp   |      0|  0|  11|           5|           3|
    |tmp_58_fu_1058_p2               |   icmp   |      0|  0|  11|           8|           1|
    |brmerge19_fu_847_p2             |    or    |      0|  0|   6|           1|           1|
    |output_V_load_phi_fu_1047_p3    |  select  |      0|  0|   8|           1|           8|
    |output_V_load_phi_s_fu_1064_p3  |  select  |      0|  0|   7|           1|           7|
    |p_Val2_25_fu_781_p3             |  select  |      0|  0|   8|           1|           8|
    |p_Val2_38_cast_fu_432_p3        |  select  |      0|  0|   2|           1|           2|
    |p_Val2_42_0_phi_fu_881_p3       |  select  |      0|  0|   8|           1|           8|
    |p_Val2_47_be_fu_869_p3          |  select  |      0|  0|   8|           1|           8|
    |p_mux_fu_853_p3                 |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_861_p3                   |  select  |      0|  0|   9|           1|           9|
    |phitmp_fu_773_p3                |  select  |      0|  0|   8|           1|           8|
    |brmerge18_fu_835_p2             |    xor   |      0|  0|   6|           1|           1|
    |brmerge_fu_951_p2               |    xor   |      0|  0|   6|           1|           1|
    |signbit_i_i54_0_not_fu_841_p2   |    xor   |      0|  0|   6|           1|           2|
    |tmp_64_fu_927_p2                |    xor   |      0|  0|   6|           1|           2|
    |tmp_65_fu_939_p2                |    xor   |      0|  0|   6|           1|           2|
    |tmp_69_fu_823_p2                |    xor   |      0|  0|   6|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 791|         309|         330|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  85|         17|    1|         17|
    |col2_reg_267         |   9|          2|    5|         10|
    |col4_reg_336         |   9|          2|    5|         10|
    |col_reg_244          |   9|          2|    5|         10|
    |i_reg_291            |   9|          2|    3|          6|
    |j_reg_314            |   9|          2|    3|          6|
    |output_0_V_address0  |  33|          6|   12|         72|
    |output_0_V_d0        |  33|          6|    8|         48|
    |output_1_V_address0  |  33|          6|   12|         72|
    |output_1_V_d0        |  33|          6|    8|         48|
    |p_Val2_22_reg_302    |   9|          2|    8|         16|
    |p_Val2_s_58_reg_279  |   9|          2|    8|         16|
    |p_reg_221            |   9|          2|    3|          6|
    |row1_reg_255         |   9|          2|    5|         10|
    |row3_reg_325         |   9|          2|    5|         10|
    |row_reg_233          |   9|          2|    5|         10|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 316|         63|   96|        367|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  16|   0|   16|          0|
    |brmerge_reg_1218            |   1|   0|    1|          0|
    |col2_reg_267                |   5|   0|    5|          0|
    |col4_reg_336                |   5|   0|    5|          0|
    |col_5_reg_1243              |   5|   0|    5|          0|
    |col_reg_244                 |   5|   0|    5|          0|
    |i_6_reg_1157                |   3|   0|    3|          0|
    |i_reg_291                   |   3|   0|    3|          0|
    |j_3_reg_1185                |   3|   0|    3|          0|
    |j_reg_314                   |   3|   0|    3|          0|
    |output_0_V_addr_3_reg_1253  |  12|   0|   12|          0|
    |output_0_V_addr_4_reg_1167  |  12|   0|   12|          0|
    |output_1_V_addr_3_reg_1258  |  12|   0|   12|          0|
    |output_1_V_addr_4_reg_1172  |  12|   0|   12|          0|
    |p_5_reg_1081                |   3|   0|    3|          0|
    |p_Val2_22_reg_302           |   8|   0|    8|          0|
    |p_Val2_25_reg_1195          |   8|   0|    8|          0|
    |p_Val2_27_cast_reg_1103     |   8|   0|    8|          0|
    |p_Val2_s_58_reg_279         |   8|   0|    8|          0|
    |p_reg_221                   |   3|   0|    3|          0|
    |row1_reg_255                |   5|   0|    5|          0|
    |row3_reg_325                |   5|   0|    5|          0|
    |row_4_reg_1112              |   5|   0|    5|          0|
    |row_5_reg_1230              |   5|   0|    5|          0|
    |row_reg_233                 |   5|   0|    5|          0|
    |tmp_102_reg_1235            |  13|   0|   13|          0|
    |tmp_103_reg_1248            |   1|   0|    1|          0|
    |tmp_107_reg_1206            |   1|   0|    1|          0|
    |tmp_113_reg_1162            |   7|   0|    7|          0|
    |tmp_62_reg_1152             |   5|   0|    5|          0|
    |tmp_75_0_s_reg_1210         |   1|   0|    1|          0|
    |tmp_91_reg_1117             |  13|   0|   13|          0|
    |tmp_95_cast_reg_1091        |   7|   0|    7|          0|
    |tmp_96_reg_1136             |  13|   0|   13|          0|
    |tmp_98_cast_reg_1096        |   9|   0|   10|          1|
    |underflow_s_reg_1214        |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 231|   0|  232|          1|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_done              | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|input_V_address0     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |    8|  ap_memory |    input_V   |     array    |
|output_0_V_address0  | out |   12|  ap_memory |  output_0_V  |     array    |
|output_0_V_ce0       | out |    1|  ap_memory |  output_0_V  |     array    |
|output_0_V_we0       | out |    1|  ap_memory |  output_0_V  |     array    |
|output_0_V_d0        | out |    8|  ap_memory |  output_0_V  |     array    |
|output_0_V_q0        |  in |    8|  ap_memory |  output_0_V  |     array    |
|output_1_V_address0  | out |   12|  ap_memory |  output_1_V  |     array    |
|output_1_V_ce0       | out |    1|  ap_memory |  output_1_V  |     array    |
|output_1_V_we0       | out |    1|  ap_memory |  output_1_V  |     array    |
|output_1_V_d0        | out |    8|  ap_memory |  output_1_V  |     array    |
|output_1_V_q0        |  in |    8|  ap_memory |  output_1_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

