
FreeRTOS_STM32F446RE_UART_Shell.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004520  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  080046f0  080046f0  000056f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004920  08004920  00006058  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004920  08004920  00005920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004928  08004928  00006058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004928  08004928  00005928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800492c  0800492c  0000592c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000058  20000000  08004930  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012f58  20000058  08004988  00006058  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012fb0  08004988  00006fb0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006058  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000782e  00000000  00000000  00006088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001711  00000000  00000000  0000d8b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e0  00000000  00000000  0000efc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000535  00000000  00000000  0000f6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c9d2  00000000  00000000  0000fbdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008fa2  00000000  00000000  0002c5af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f046  00000000  00000000  00035551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4597  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001fd0  00000000  00000000  000d45dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000d65ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000058 	.word	0x20000058
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080046d8 	.word	0x080046d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000005c 	.word	0x2000005c
 800020c:	080046d8 	.word	0x080046d8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <ADC1_Init>:

#include <stm32f446xx.h>
#include "adc.h"

void ADC1_Init(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80002d4:	4b11      	ldr	r3, [pc, #68]	@ (800031c <ADC1_Init+0x4c>)
 80002d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80002d8:	4a10      	ldr	r2, [pc, #64]	@ (800031c <ADC1_Init+0x4c>)
 80002da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002de:	6453      	str	r3, [r2, #68]	@ 0x44
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80002e0:	4b0e      	ldr	r3, [pc, #56]	@ (800031c <ADC1_Init+0x4c>)
 80002e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002e4:	4a0d      	ldr	r2, [pc, #52]	@ (800031c <ADC1_Init+0x4c>)
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	6313      	str	r3, [r2, #48]	@ 0x30

    GPIOA->MODER |= (3<<2);   // PA1 analog mode
 80002ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000320 <ADC1_Init+0x50>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000320 <ADC1_Init+0x50>)
 80002f2:	f043 030c 	orr.w	r3, r3, #12
 80002f6:	6013      	str	r3, [r2, #0]

    ADC1->SQR3 = 1;          // Channel 1
 80002f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000324 <ADC1_Init+0x54>)
 80002fa:	2201      	movs	r2, #1
 80002fc:	635a      	str	r2, [r3, #52]	@ 0x34
    ADC1->SQR1 = 0;          // 1 conversion
 80002fe:	4b09      	ldr	r3, [pc, #36]	@ (8000324 <ADC1_Init+0x54>)
 8000300:	2200      	movs	r2, #0
 8000302:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADC1->CR2 |= ADC_CR2_ADON;
 8000304:	4b07      	ldr	r3, [pc, #28]	@ (8000324 <ADC1_Init+0x54>)
 8000306:	689b      	ldr	r3, [r3, #8]
 8000308:	4a06      	ldr	r2, [pc, #24]	@ (8000324 <ADC1_Init+0x54>)
 800030a:	f043 0301 	orr.w	r3, r3, #1
 800030e:	6093      	str	r3, [r2, #8]
}
 8000310:	bf00      	nop
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	40023800 	.word	0x40023800
 8000320:	40020000 	.word	0x40020000
 8000324:	40012000 	.word	0x40012000

08000328 <ADC1_Read>:

uint16_t ADC1_Read(void)
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0
    ADC1->CR2 |= ADC_CR2_SWSTART;
 800032c:	4b0a      	ldr	r3, [pc, #40]	@ (8000358 <ADC1_Read+0x30>)
 800032e:	689b      	ldr	r3, [r3, #8]
 8000330:	4a09      	ldr	r2, [pc, #36]	@ (8000358 <ADC1_Read+0x30>)
 8000332:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000336:	6093      	str	r3, [r2, #8]

    while(!(ADC1->SR & ADC_SR_EOC));
 8000338:	bf00      	nop
 800033a:	4b07      	ldr	r3, [pc, #28]	@ (8000358 <ADC1_Read+0x30>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	f003 0302 	and.w	r3, r3, #2
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0f9      	beq.n	800033a <ADC1_Read+0x12>

    return ADC1->DR;
 8000346:	4b04      	ldr	r3, [pc, #16]	@ (8000358 <ADC1_Read+0x30>)
 8000348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800034a:	b29b      	uxth	r3, r3
}
 800034c:	4618      	mov	r0, r3
 800034e:	46bd      	mov	sp, r7
 8000350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000354:	4770      	bx	lr
 8000356:	bf00      	nop
 8000358:	40012000 	.word	0x40012000

0800035c <LED_Init>:

#include <stm32f446xx.h>
#include "led.h"

void LED_Init(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
	//LED => PA5
	//1. Enable Clock for GPIOA
	RCC->AHB1ENR |= (1 << GPIOA_CLK_EN);
 8000360:	4b11      	ldr	r3, [pc, #68]	@ (80003a8 <LED_Init+0x4c>)
 8000362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000364:	4a10      	ldr	r2, [pc, #64]	@ (80003a8 <LED_Init+0x4c>)
 8000366:	f043 0301 	orr.w	r3, r3, #1
 800036a:	6313      	str	r3, [r2, #48]	@ 0x30

	/* 2. Set PA5 as output */
	GPIOA->MODER &= ~(3 << (5 * 2));	//Clear Bits
 800036c:	4b0f      	ldr	r3, [pc, #60]	@ (80003ac <LED_Init+0x50>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	4a0e      	ldr	r2, [pc, #56]	@ (80003ac <LED_Init+0x50>)
 8000372:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000376:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1 << (5 * 2));		//Set as Output
 8000378:	4b0c      	ldr	r3, [pc, #48]	@ (80003ac <LED_Init+0x50>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4a0b      	ldr	r2, [pc, #44]	@ (80003ac <LED_Init+0x50>)
 800037e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000382:	6013      	str	r3, [r2, #0]

	 /* 3. Set output type as Push-Pull */
	GPIOA->OTYPER &= ~(1 << 5);
 8000384:	4b09      	ldr	r3, [pc, #36]	@ (80003ac <LED_Init+0x50>)
 8000386:	685b      	ldr	r3, [r3, #4]
 8000388:	4a08      	ldr	r2, [pc, #32]	@ (80003ac <LED_Init+0x50>)
 800038a:	f023 0320 	bic.w	r3, r3, #32
 800038e:	6053      	str	r3, [r2, #4]

    /* 4. Set output speed */
    GPIOA->OSPEEDR |= (1 << (5 * 2));
 8000390:	4b06      	ldr	r3, [pc, #24]	@ (80003ac <LED_Init+0x50>)
 8000392:	689b      	ldr	r3, [r3, #8]
 8000394:	4a05      	ldr	r2, [pc, #20]	@ (80003ac <LED_Init+0x50>)
 8000396:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800039a:	6093      	str	r3, [r2, #8]

}
 800039c:	bf00      	nop
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	40023800 	.word	0x40023800
 80003ac:	40020000 	.word	0x40020000

080003b0 <LED_On>:

void LED_On(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
	GPIOA->ODR |= (1 << LED_PIN);
 80003b4:	4b05      	ldr	r3, [pc, #20]	@ (80003cc <LED_On+0x1c>)
 80003b6:	695b      	ldr	r3, [r3, #20]
 80003b8:	4a04      	ldr	r2, [pc, #16]	@ (80003cc <LED_On+0x1c>)
 80003ba:	f043 0320 	orr.w	r3, r3, #32
 80003be:	6153      	str	r3, [r2, #20]
}
 80003c0:	bf00      	nop
 80003c2:	46bd      	mov	sp, r7
 80003c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c8:	4770      	bx	lr
 80003ca:	bf00      	nop
 80003cc:	40020000 	.word	0x40020000

080003d0 <LED_Off>:

void LED_Off(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
	GPIOA->ODR &= ~(1 << LED_PIN);
 80003d4:	4b05      	ldr	r3, [pc, #20]	@ (80003ec <LED_Off+0x1c>)
 80003d6:	695b      	ldr	r3, [r3, #20]
 80003d8:	4a04      	ldr	r2, [pc, #16]	@ (80003ec <LED_Off+0x1c>)
 80003da:	f023 0320 	bic.w	r3, r3, #32
 80003de:	6153      	str	r3, [r2, #20]
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	40020000 	.word	0x40020000

080003f0 <LED_Toggle>:

void LED_Toggle(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
	GPIOA->ODR ^= (1 << LED_PIN);
 80003f4:	4b05      	ldr	r3, [pc, #20]	@ (800040c <LED_Toggle+0x1c>)
 80003f6:	695b      	ldr	r3, [r3, #20]
 80003f8:	4a04      	ldr	r2, [pc, #16]	@ (800040c <LED_Toggle+0x1c>)
 80003fa:	f083 0320 	eor.w	r3, r3, #32
 80003fe:	6153      	str	r3, [r2, #20]
}
 8000400:	bf00      	nop
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	40020000 	.word	0x40020000

08000410 <main>:

QueueHandle_t adcCmdQueue;
QueueHandle_t adcDataQueue;

int main()
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b082      	sub	sp, #8
 8000414:	af02      	add	r7, sp, #8
	//Initializations
	UART2_Init();
 8000416:	f000 faf5 	bl	8000a04 <UART2_Init>
	LED_Init();
 800041a:	f7ff ff9f 	bl	800035c <LED_Init>
	ADC1_Init();
 800041e:	f7ff ff57 	bl	80002d0 <ADC1_Init>

	UART2_SendString("FreeRTOS Project\r\n");
 8000422:	4827      	ldr	r0, [pc, #156]	@ (80004c0 <main+0xb0>)
 8000424:	f000 fb68 	bl	8000af8 <UART2_SendString>

    uartMutex = xSemaphoreCreateMutex();
 8000428:	2001      	movs	r0, #1
 800042a:	f000 fd81 	bl	8000f30 <xQueueCreateMutex>
 800042e:	4603      	mov	r3, r0
 8000430:	4a24      	ldr	r2, [pc, #144]	@ (80004c4 <main+0xb4>)
 8000432:	6013      	str	r3, [r2, #0]
    rxSemaphore = xSemaphoreCreateBinary();
 8000434:	2203      	movs	r2, #3
 8000436:	2100      	movs	r1, #0
 8000438:	2001      	movs	r0, #1
 800043a:	f000 fced 	bl	8000e18 <xQueueGenericCreate>
 800043e:	4603      	mov	r3, r0
 8000440:	4a21      	ldr	r2, [pc, #132]	@ (80004c8 <main+0xb8>)
 8000442:	6013      	str	r3, [r2, #0]
    ledQueue = xQueueCreate(5, sizeof(LedCommand_t));
 8000444:	2200      	movs	r2, #0
 8000446:	2101      	movs	r1, #1
 8000448:	2005      	movs	r0, #5
 800044a:	f000 fce5 	bl	8000e18 <xQueueGenericCreate>
 800044e:	4603      	mov	r3, r0
 8000450:	4a1e      	ldr	r2, [pc, #120]	@ (80004cc <main+0xbc>)
 8000452:	6013      	str	r3, [r2, #0]

    //ADC Queues
    adcCmdQueue  = xQueueCreate(5, sizeof(AdcCommand_t));
 8000454:	2200      	movs	r2, #0
 8000456:	2101      	movs	r1, #1
 8000458:	2005      	movs	r0, #5
 800045a:	f000 fcdd 	bl	8000e18 <xQueueGenericCreate>
 800045e:	4603      	mov	r3, r0
 8000460:	4a1b      	ldr	r2, [pc, #108]	@ (80004d0 <main+0xc0>)
 8000462:	6013      	str	r3, [r2, #0]
    adcDataQueue = xQueueCreate(5, sizeof(uint16_t));
 8000464:	2200      	movs	r2, #0
 8000466:	2102      	movs	r1, #2
 8000468:	2005      	movs	r0, #5
 800046a:	f000 fcd5 	bl	8000e18 <xQueueGenericCreate>
 800046e:	4603      	mov	r3, r0
 8000470:	4a18      	ldr	r2, [pc, #96]	@ (80004d4 <main+0xc4>)
 8000472:	6013      	str	r3, [r2, #0]

    //Creating Tasks
    xTaskCreate(shell_task, "Shell", 256, NULL, 3, NULL);
 8000474:	2300      	movs	r3, #0
 8000476:	9301      	str	r3, [sp, #4]
 8000478:	2303      	movs	r3, #3
 800047a:	9300      	str	r3, [sp, #0]
 800047c:	2300      	movs	r3, #0
 800047e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000482:	4915      	ldr	r1, [pc, #84]	@ (80004d8 <main+0xc8>)
 8000484:	4815      	ldr	r0, [pc, #84]	@ (80004dc <main+0xcc>)
 8000486:	f001 fadf 	bl	8001a48 <xTaskCreate>
    xTaskCreate(led_task, "LED", 256, NULL, 1, NULL);
 800048a:	2300      	movs	r3, #0
 800048c:	9301      	str	r3, [sp, #4]
 800048e:	2301      	movs	r3, #1
 8000490:	9300      	str	r3, [sp, #0]
 8000492:	2300      	movs	r3, #0
 8000494:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000498:	4911      	ldr	r1, [pc, #68]	@ (80004e0 <main+0xd0>)
 800049a:	4812      	ldr	r0, [pc, #72]	@ (80004e4 <main+0xd4>)
 800049c:	f001 fad4 	bl	8001a48 <xTaskCreate>
    xTaskCreate(adc_task, "ADC", 512, NULL, 2, NULL);
 80004a0:	2300      	movs	r3, #0
 80004a2:	9301      	str	r3, [sp, #4]
 80004a4:	2302      	movs	r3, #2
 80004a6:	9300      	str	r3, [sp, #0]
 80004a8:	2300      	movs	r3, #0
 80004aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80004ae:	490e      	ldr	r1, [pc, #56]	@ (80004e8 <main+0xd8>)
 80004b0:	480e      	ldr	r0, [pc, #56]	@ (80004ec <main+0xdc>)
 80004b2:	f001 fac9 	bl	8001a48 <xTaskCreate>

    vTaskStartScheduler();
 80004b6:	f001 fc93 	bl	8001de0 <vTaskStartScheduler>

    while(1)
 80004ba:	bf00      	nop
 80004bc:	e7fd      	b.n	80004ba <main+0xaa>
 80004be:	bf00      	nop
 80004c0:	080046f0 	.word	0x080046f0
 80004c4:	20000074 	.word	0x20000074
 80004c8:	20000078 	.word	0x20000078
 80004cc:	2000007c 	.word	0x2000007c
 80004d0:	20000080 	.word	0x20000080
 80004d4:	20000084 	.word	0x20000084
 80004d8:	08004704 	.word	0x08004704
 80004dc:	080004f1 	.word	0x080004f1
 80004e0:	0800470c 	.word	0x0800470c
 80004e4:	08000755 	.word	0x08000755
 80004e8:	08004710 	.word	0x08004710
 80004ec:	080007e9 	.word	0x080007e9

080004f0 <shell_task>:
extern QueueHandle_t adcCmdQueue;
extern QueueHandle_t adcDataQueue;


void shell_task(void *pvParameters)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b084      	sub	sp, #16
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
	UART2_SendString("\r\n******** UART Shell **********\r\n> ");
 80004f8:	4877      	ldr	r0, [pc, #476]	@ (80006d8 <shell_task+0x1e8>)
 80004fa:	f000 fafd 	bl	8000af8 <UART2_SendString>

	UART2_SendString("Shell Task\r\n");
 80004fe:	4877      	ldr	r0, [pc, #476]	@ (80006dc <shell_task+0x1ec>)
 8000500:	f000 fafa 	bl	8000af8 <UART2_SendString>

	while(1)
	{
		 xSemaphoreTake(rxSemaphore, portMAX_DELAY);
 8000504:	4b76      	ldr	r3, [pc, #472]	@ (80006e0 <shell_task+0x1f0>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	f04f 31ff 	mov.w	r1, #4294967295
 800050c:	4618      	mov	r0, r3
 800050e:	f000 ffb3 	bl	8001478 <xQueueSemaphoreTake>

		 char ch = rxChar;
 8000512:	4b74      	ldr	r3, [pc, #464]	@ (80006e4 <shell_task+0x1f4>)
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	73fb      	strb	r3, [r7, #15]

		 if(ch == '\r' || ch == '\n')
 8000518:	7bfb      	ldrb	r3, [r7, #15]
 800051a:	2b0d      	cmp	r3, #13
 800051c:	d003      	beq.n	8000526 <shell_task+0x36>
 800051e:	7bfb      	ldrb	r3, [r7, #15]
 8000520:	2b0a      	cmp	r3, #10
 8000522:	f040 80c4 	bne.w	80006ae <shell_task+0x1be>
		 {
			cmdBuffer[indx] = '\0';
 8000526:	4b70      	ldr	r3, [pc, #448]	@ (80006e8 <shell_task+0x1f8>)
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	461a      	mov	r2, r3
 800052c:	4b6f      	ldr	r3, [pc, #444]	@ (80006ec <shell_task+0x1fc>)
 800052e:	2100      	movs	r1, #0
 8000530:	5499      	strb	r1, [r3, r2]
			UART2_SendString("\r\n");
 8000532:	486f      	ldr	r0, [pc, #444]	@ (80006f0 <shell_task+0x200>)
 8000534:	f000 fae0 	bl	8000af8 <UART2_SendString>

			if(strcmp(cmdBuffer, "led on") == 0)
 8000538:	496e      	ldr	r1, [pc, #440]	@ (80006f4 <shell_task+0x204>)
 800053a:	486c      	ldr	r0, [pc, #432]	@ (80006ec <shell_task+0x1fc>)
 800053c:	f7ff fe68 	bl	8000210 <strcmp>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d10e      	bne.n	8000564 <shell_task+0x74>
			{
				//LED_On();
				UART2_SendString("LED ON\r\n");
 8000546:	486c      	ldr	r0, [pc, #432]	@ (80006f8 <shell_task+0x208>)
 8000548:	f000 fad6 	bl	8000af8 <UART2_SendString>
			    LedCommand_t cmd = LED_CMD_ON;
 800054c:	2300      	movs	r3, #0
 800054e:	73bb      	strb	r3, [r7, #14]
			    xQueueSend(ledQueue, &cmd, portMAX_DELAY);
 8000550:	4b6a      	ldr	r3, [pc, #424]	@ (80006fc <shell_task+0x20c>)
 8000552:	6818      	ldr	r0, [r3, #0]
 8000554:	f107 010e 	add.w	r1, r7, #14
 8000558:	2300      	movs	r3, #0
 800055a:	f04f 32ff 	mov.w	r2, #4294967295
 800055e:	f000 fcff 	bl	8000f60 <xQueueGenericSend>
 8000562:	e09d      	b.n	80006a0 <shell_task+0x1b0>
			}
			else if(strcmp(cmdBuffer, "led off") == 0)
 8000564:	4966      	ldr	r1, [pc, #408]	@ (8000700 <shell_task+0x210>)
 8000566:	4861      	ldr	r0, [pc, #388]	@ (80006ec <shell_task+0x1fc>)
 8000568:	f7ff fe52 	bl	8000210 <strcmp>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d10e      	bne.n	8000590 <shell_task+0xa0>
			{
//				LED_Off();
				UART2_SendString("LED OFF\r\n");
 8000572:	4864      	ldr	r0, [pc, #400]	@ (8000704 <shell_task+0x214>)
 8000574:	f000 fac0 	bl	8000af8 <UART2_SendString>
			    LedCommand_t cmd = LED_CMD_OFF;
 8000578:	2301      	movs	r3, #1
 800057a:	737b      	strb	r3, [r7, #13]
			    xQueueSend(ledQueue, &cmd, portMAX_DELAY);
 800057c:	4b5f      	ldr	r3, [pc, #380]	@ (80006fc <shell_task+0x20c>)
 800057e:	6818      	ldr	r0, [r3, #0]
 8000580:	f107 010d 	add.w	r1, r7, #13
 8000584:	2300      	movs	r3, #0
 8000586:	f04f 32ff 	mov.w	r2, #4294967295
 800058a:	f000 fce9 	bl	8000f60 <xQueueGenericSend>
 800058e:	e087      	b.n	80006a0 <shell_task+0x1b0>

			}
			else if(strcmp(cmdBuffer, "led toggle") == 0)
 8000590:	495d      	ldr	r1, [pc, #372]	@ (8000708 <shell_task+0x218>)
 8000592:	4856      	ldr	r0, [pc, #344]	@ (80006ec <shell_task+0x1fc>)
 8000594:	f7ff fe3c 	bl	8000210 <strcmp>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d10e      	bne.n	80005bc <shell_task+0xcc>
			{
				UART2_SendString("LED Toggle\r\n");
 800059e:	485b      	ldr	r0, [pc, #364]	@ (800070c <shell_task+0x21c>)
 80005a0:	f000 faaa 	bl	8000af8 <UART2_SendString>
			    LedCommand_t cmd = LED_CMD_TOGGLE;
 80005a4:	2302      	movs	r3, #2
 80005a6:	733b      	strb	r3, [r7, #12]
			    xQueueSend(ledQueue, &cmd, portMAX_DELAY);
 80005a8:	4b54      	ldr	r3, [pc, #336]	@ (80006fc <shell_task+0x20c>)
 80005aa:	6818      	ldr	r0, [r3, #0]
 80005ac:	f107 010c 	add.w	r1, r7, #12
 80005b0:	2300      	movs	r3, #0
 80005b2:	f04f 32ff 	mov.w	r2, #4294967295
 80005b6:	f000 fcd3 	bl	8000f60 <xQueueGenericSend>
 80005ba:	e071      	b.n	80006a0 <shell_task+0x1b0>
			}
			else if(strcmp(cmdBuffer, "led blink") == 0)
 80005bc:	4954      	ldr	r1, [pc, #336]	@ (8000710 <shell_task+0x220>)
 80005be:	484b      	ldr	r0, [pc, #300]	@ (80006ec <shell_task+0x1fc>)
 80005c0:	f7ff fe26 	bl	8000210 <strcmp>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d10e      	bne.n	80005e8 <shell_task+0xf8>
			{
				UART2_SendString("LED BLINK\r\n");
 80005ca:	4852      	ldr	r0, [pc, #328]	@ (8000714 <shell_task+0x224>)
 80005cc:	f000 fa94 	bl	8000af8 <UART2_SendString>
			    LedCommand_t cmd = LED_CMD_BLINK;
 80005d0:	2303      	movs	r3, #3
 80005d2:	72fb      	strb	r3, [r7, #11]
			    xQueueSend(ledQueue, &cmd, portMAX_DELAY);
 80005d4:	4b49      	ldr	r3, [pc, #292]	@ (80006fc <shell_task+0x20c>)
 80005d6:	6818      	ldr	r0, [r3, #0]
 80005d8:	f107 010b 	add.w	r1, r7, #11
 80005dc:	2300      	movs	r3, #0
 80005de:	f04f 32ff 	mov.w	r2, #4294967295
 80005e2:	f000 fcbd 	bl	8000f60 <xQueueGenericSend>
 80005e6:	e05b      	b.n	80006a0 <shell_task+0x1b0>
			}
			else if(strcmp(cmdBuffer, "adc read") == 0)
 80005e8:	494b      	ldr	r1, [pc, #300]	@ (8000718 <shell_task+0x228>)
 80005ea:	4840      	ldr	r0, [pc, #256]	@ (80006ec <shell_task+0x1fc>)
 80005ec:	f7ff fe10 	bl	8000210 <strcmp>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d10b      	bne.n	800060e <shell_task+0x11e>
			{
			    AdcCommand_t cmd = ADC_CMD_SINGLE;
 80005f6:	2300      	movs	r3, #0
 80005f8:	72bb      	strb	r3, [r7, #10]
			    xQueueSend(adcCmdQueue, &cmd, portMAX_DELAY);
 80005fa:	4b48      	ldr	r3, [pc, #288]	@ (800071c <shell_task+0x22c>)
 80005fc:	6818      	ldr	r0, [r3, #0]
 80005fe:	f107 010a 	add.w	r1, r7, #10
 8000602:	2300      	movs	r3, #0
 8000604:	f04f 32ff 	mov.w	r2, #4294967295
 8000608:	f000 fcaa 	bl	8000f60 <xQueueGenericSend>
 800060c:	e048      	b.n	80006a0 <shell_task+0x1b0>
			}
			else if(strcmp(cmdBuffer, "adc auto") == 0)
 800060e:	4944      	ldr	r1, [pc, #272]	@ (8000720 <shell_task+0x230>)
 8000610:	4836      	ldr	r0, [pc, #216]	@ (80006ec <shell_task+0x1fc>)
 8000612:	f7ff fdfd 	bl	8000210 <strcmp>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d10b      	bne.n	8000634 <shell_task+0x144>
			{
			    AdcCommand_t cmd = ADC_CMD_AUTO;
 800061c:	2301      	movs	r3, #1
 800061e:	727b      	strb	r3, [r7, #9]
			    xQueueSend(adcCmdQueue, &cmd, portMAX_DELAY);
 8000620:	4b3e      	ldr	r3, [pc, #248]	@ (800071c <shell_task+0x22c>)
 8000622:	6818      	ldr	r0, [r3, #0]
 8000624:	f107 0109 	add.w	r1, r7, #9
 8000628:	2300      	movs	r3, #0
 800062a:	f04f 32ff 	mov.w	r2, #4294967295
 800062e:	f000 fc97 	bl	8000f60 <xQueueGenericSend>
 8000632:	e035      	b.n	80006a0 <shell_task+0x1b0>
			}
			else if(strcmp(cmdBuffer, "adc stop") == 0)
 8000634:	493b      	ldr	r1, [pc, #236]	@ (8000724 <shell_task+0x234>)
 8000636:	482d      	ldr	r0, [pc, #180]	@ (80006ec <shell_task+0x1fc>)
 8000638:	f7ff fdea 	bl	8000210 <strcmp>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d10b      	bne.n	800065a <shell_task+0x16a>
			{
			    AdcCommand_t cmd = ADC_CMD_STOP;
 8000642:	2302      	movs	r3, #2
 8000644:	723b      	strb	r3, [r7, #8]
			    xQueueSend(adcCmdQueue, &cmd, portMAX_DELAY);
 8000646:	4b35      	ldr	r3, [pc, #212]	@ (800071c <shell_task+0x22c>)
 8000648:	6818      	ldr	r0, [r3, #0]
 800064a:	f107 0108 	add.w	r1, r7, #8
 800064e:	2300      	movs	r3, #0
 8000650:	f04f 32ff 	mov.w	r2, #4294967295
 8000654:	f000 fc84 	bl	8000f60 <xQueueGenericSend>
 8000658:	e022      	b.n	80006a0 <shell_task+0x1b0>
			}
			else if(strcmp(cmdBuffer, "help") == 0)
 800065a:	4933      	ldr	r1, [pc, #204]	@ (8000728 <shell_task+0x238>)
 800065c:	4823      	ldr	r0, [pc, #140]	@ (80006ec <shell_task+0x1fc>)
 800065e:	f7ff fdd7 	bl	8000210 <strcmp>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d118      	bne.n	800069a <shell_task+0x1aa>
			{
				UART2_SendString("Supported Commands:\r\n");
 8000668:	4830      	ldr	r0, [pc, #192]	@ (800072c <shell_task+0x23c>)
 800066a:	f000 fa45 	bl	8000af8 <UART2_SendString>
				UART2_SendString("led on\r\n");
 800066e:	4830      	ldr	r0, [pc, #192]	@ (8000730 <shell_task+0x240>)
 8000670:	f000 fa42 	bl	8000af8 <UART2_SendString>
				UART2_SendString("led off\r\n");
 8000674:	482f      	ldr	r0, [pc, #188]	@ (8000734 <shell_task+0x244>)
 8000676:	f000 fa3f 	bl	8000af8 <UART2_SendString>
				UART2_SendString("led toggle\r\n");
 800067a:	482f      	ldr	r0, [pc, #188]	@ (8000738 <shell_task+0x248>)
 800067c:	f000 fa3c 	bl	8000af8 <UART2_SendString>
				UART2_SendString("led blink\r\n");
 8000680:	482e      	ldr	r0, [pc, #184]	@ (800073c <shell_task+0x24c>)
 8000682:	f000 fa39 	bl	8000af8 <UART2_SendString>
				UART2_SendString("adc read\r\n");
 8000686:	482e      	ldr	r0, [pc, #184]	@ (8000740 <shell_task+0x250>)
 8000688:	f000 fa36 	bl	8000af8 <UART2_SendString>
				UART2_SendString("adc auto\r\n");
 800068c:	482d      	ldr	r0, [pc, #180]	@ (8000744 <shell_task+0x254>)
 800068e:	f000 fa33 	bl	8000af8 <UART2_SendString>
				UART2_SendString("adc stop\r\n");
 8000692:	482d      	ldr	r0, [pc, #180]	@ (8000748 <shell_task+0x258>)
 8000694:	f000 fa30 	bl	8000af8 <UART2_SendString>
 8000698:	e002      	b.n	80006a0 <shell_task+0x1b0>
			}
			else
			{
				UART2_SendString("Unknown Command\r\n");
 800069a:	482c      	ldr	r0, [pc, #176]	@ (800074c <shell_task+0x25c>)
 800069c:	f000 fa2c 	bl	8000af8 <UART2_SendString>
			}

			indx = 0;
 80006a0:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <shell_task+0x1f8>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	701a      	strb	r2, [r3, #0]
			UART2_SendString("> ");
 80006a6:	482a      	ldr	r0, [pc, #168]	@ (8000750 <shell_task+0x260>)
 80006a8:	f000 fa26 	bl	8000af8 <UART2_SendString>
 80006ac:	e012      	b.n	80006d4 <shell_task+0x1e4>
		}
		else
		{
			if(indx < CMD_SIZE-1)
 80006ae:	4b0e      	ldr	r3, [pc, #56]	@ (80006e8 <shell_task+0x1f8>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	2b30      	cmp	r3, #48	@ 0x30
 80006b4:	f63f af26 	bhi.w	8000504 <shell_task+0x14>
			{
				cmdBuffer[indx++] = ch;
 80006b8:	4b0b      	ldr	r3, [pc, #44]	@ (80006e8 <shell_task+0x1f8>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	1c5a      	adds	r2, r3, #1
 80006be:	b2d1      	uxtb	r1, r2
 80006c0:	4a09      	ldr	r2, [pc, #36]	@ (80006e8 <shell_task+0x1f8>)
 80006c2:	7011      	strb	r1, [r2, #0]
 80006c4:	4619      	mov	r1, r3
 80006c6:	4a09      	ldr	r2, [pc, #36]	@ (80006ec <shell_task+0x1fc>)
 80006c8:	7bfb      	ldrb	r3, [r7, #15]
 80006ca:	5453      	strb	r3, [r2, r1]
				UART2_SendChar(ch);   // echo
 80006cc:	7bfb      	ldrb	r3, [r7, #15]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f000 f9fa 	bl	8000ac8 <UART2_SendChar>
	{
 80006d4:	e716      	b.n	8000504 <shell_task+0x14>
 80006d6:	bf00      	nop
 80006d8:	08004714 	.word	0x08004714
 80006dc:	0800473c 	.word	0x0800473c
 80006e0:	20000078 	.word	0x20000078
 80006e4:	200000c0 	.word	0x200000c0
 80006e8:	200000ba 	.word	0x200000ba
 80006ec:	20000088 	.word	0x20000088
 80006f0:	0800474c 	.word	0x0800474c
 80006f4:	08004750 	.word	0x08004750
 80006f8:	08004758 	.word	0x08004758
 80006fc:	2000007c 	.word	0x2000007c
 8000700:	08004764 	.word	0x08004764
 8000704:	0800476c 	.word	0x0800476c
 8000708:	08004778 	.word	0x08004778
 800070c:	08004784 	.word	0x08004784
 8000710:	08004794 	.word	0x08004794
 8000714:	080047a0 	.word	0x080047a0
 8000718:	080047ac 	.word	0x080047ac
 800071c:	20000080 	.word	0x20000080
 8000720:	080047b8 	.word	0x080047b8
 8000724:	080047c4 	.word	0x080047c4
 8000728:	080047d0 	.word	0x080047d0
 800072c:	080047d8 	.word	0x080047d8
 8000730:	080047f0 	.word	0x080047f0
 8000734:	080047fc 	.word	0x080047fc
 8000738:	08004808 	.word	0x08004808
 800073c:	08004818 	.word	0x08004818
 8000740:	08004824 	.word	0x08004824
 8000744:	08004830 	.word	0x08004830
 8000748:	0800483c 	.word	0x0800483c
 800074c:	08004848 	.word	0x08004848
 8000750:	0800485c 	.word	0x0800485c

08000754 <led_task>:
	}
}


void led_task(void *pvParameters)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
    LedCommand_t receivedCmd;
    uint8_t blinkMode = 0;
 800075c:	2300      	movs	r3, #0
 800075e:	73fb      	strb	r3, [r7, #15]

    UART2_SendString("LED Task\r\n");
 8000760:	481f      	ldr	r0, [pc, #124]	@ (80007e0 <led_task+0x8c>)
 8000762:	f000 f9c9 	bl	8000af8 <UART2_SendString>

    while(1)
    {
        if(xQueueReceive(ledQueue, &receivedCmd, 0))
 8000766:	4b1f      	ldr	r3, [pc, #124]	@ (80007e4 <led_task+0x90>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	f107 010e 	add.w	r1, r7, #14
 800076e:	2200      	movs	r2, #0
 8000770:	4618      	mov	r0, r3
 8000772:	f000 fd9f 	bl	80012b4 <xQueueReceive>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d022      	beq.n	80007c2 <led_task+0x6e>
        {
            switch(receivedCmd)
 800077c:	7bbb      	ldrb	r3, [r7, #14]
 800077e:	2b03      	cmp	r3, #3
 8000780:	d81f      	bhi.n	80007c2 <led_task+0x6e>
 8000782:	a201      	add	r2, pc, #4	@ (adr r2, 8000788 <led_task+0x34>)
 8000784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000788:	08000799 	.word	0x08000799
 800078c:	080007a3 	.word	0x080007a3
 8000790:	080007ad 	.word	0x080007ad
 8000794:	080007bd 	.word	0x080007bd
            {
                case LED_CMD_ON:
                	blinkMode = 0;
 8000798:	2300      	movs	r3, #0
 800079a:	73fb      	strb	r3, [r7, #15]
                    LED_On();
 800079c:	f7ff fe08 	bl	80003b0 <LED_On>
                    break;
 80007a0:	e00f      	b.n	80007c2 <led_task+0x6e>

                case LED_CMD_OFF:
                	blinkMode = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	73fb      	strb	r3, [r7, #15]
                    LED_Off();
 80007a6:	f7ff fe13 	bl	80003d0 <LED_Off>
                    break;
 80007aa:	e00a      	b.n	80007c2 <led_task+0x6e>

                case LED_CMD_TOGGLE:
                	 blinkMode = 0;
 80007ac:	2300      	movs	r3, #0
 80007ae:	73fb      	strb	r3, [r7, #15]
                    LED_Toggle();
 80007b0:	f7ff fe1e 	bl	80003f0 <LED_Toggle>
                    vTaskDelay(pdMS_TO_TICKS(100));
 80007b4:	2064      	movs	r0, #100	@ 0x64
 80007b6:	f001 fa93 	bl	8001ce0 <vTaskDelay>
                    break;
 80007ba:	e002      	b.n	80007c2 <led_task+0x6e>
                case LED_CMD_BLINK:
                     blinkMode = 1;
 80007bc:	2301      	movs	r3, #1
 80007be:	73fb      	strb	r3, [r7, #15]
                     break;
 80007c0:	bf00      	nop
            }
        }

        if(blinkMode)
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d006      	beq.n	80007d6 <led_task+0x82>
        {
            LED_Toggle();
 80007c8:	f7ff fe12 	bl	80003f0 <LED_Toggle>
            vTaskDelay(pdMS_TO_TICKS(500));
 80007cc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007d0:	f001 fa86 	bl	8001ce0 <vTaskDelay>
 80007d4:	e7c7      	b.n	8000766 <led_task+0x12>
        }
        else
        {
            vTaskDelay(pdMS_TO_TICKS(50));
 80007d6:	2032      	movs	r0, #50	@ 0x32
 80007d8:	f001 fa82 	bl	8001ce0 <vTaskDelay>
        if(xQueueReceive(ledQueue, &receivedCmd, 0))
 80007dc:	e7c3      	b.n	8000766 <led_task+0x12>
 80007de:	bf00      	nop
 80007e0:	08004860 	.word	0x08004860
 80007e4:	2000007c 	.word	0x2000007c

080007e8 <adc_task>:
        }
    }
}

void adc_task(void *params)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08c      	sub	sp, #48	@ 0x30
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	char buffer[30];
    AdcCommand_t receivedCmd;
    uint8_t autoMode = 0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint16_t adcValue = 1000;
 80007f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007fa:	81bb      	strh	r3, [r7, #12]

    UART2_SendString("ADC Task\r\n");
 80007fc:	4839      	ldr	r0, [pc, #228]	@ (80008e4 <adc_task+0xfc>)
 80007fe:	f000 f97b 	bl	8000af8 <UART2_SendString>

    while(1)
    {
        if(xQueueReceive(adcCmdQueue, &receivedCmd, pdMS_TO_TICKS(10)))
 8000802:	4b39      	ldr	r3, [pc, #228]	@ (80008e8 <adc_task+0x100>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	f107 010f 	add.w	r1, r7, #15
 800080a:	220a      	movs	r2, #10
 800080c:	4618      	mov	r0, r3
 800080e:	f000 fd51 	bl	80012b4 <xQueueReceive>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d038      	beq.n	800088a <adc_task+0xa2>
        {
        	UART2_SendString("Command Received\r\n");
 8000818:	4834      	ldr	r0, [pc, #208]	@ (80008ec <adc_task+0x104>)
 800081a:	f000 f96d 	bl	8000af8 <UART2_SendString>

            switch(receivedCmd)
 800081e:	7bfb      	ldrb	r3, [r7, #15]
 8000820:	2b02      	cmp	r3, #2
 8000822:	d02b      	beq.n	800087c <adc_task+0x94>
 8000824:	2b02      	cmp	r3, #2
 8000826:	dc30      	bgt.n	800088a <adc_task+0xa2>
 8000828:	2b00      	cmp	r3, #0
 800082a:	d002      	beq.n	8000832 <adc_task+0x4a>
 800082c:	2b01      	cmp	r3, #1
 800082e:	d021      	beq.n	8000874 <adc_task+0x8c>
 8000830:	e02b      	b.n	800088a <adc_task+0xa2>
            {
                case ADC_CMD_SINGLE:
                	UART2_SendString("ADC_CMD_SINGLE\r\n");
 8000832:	482f      	ldr	r0, [pc, #188]	@ (80008f0 <adc_task+0x108>)
 8000834:	f000 f960 	bl	8000af8 <UART2_SendString>
                	adcValue = ADC1_Read();
 8000838:	f7ff fd76 	bl	8000328 <ADC1_Read>
 800083c:	4603      	mov	r3, r0
 800083e:	81bb      	strh	r3, [r7, #12]
                    xQueueSend(adcDataQueue, &adcValue, portMAX_DELAY);
 8000840:	4b2c      	ldr	r3, [pc, #176]	@ (80008f4 <adc_task+0x10c>)
 8000842:	6818      	ldr	r0, [r3, #0]
 8000844:	f107 010c 	add.w	r1, r7, #12
 8000848:	2300      	movs	r3, #0
 800084a:	f04f 32ff 	mov.w	r2, #4294967295
 800084e:	f000 fb87 	bl	8000f60 <xQueueGenericSend>
                    sprintf(buffer, "ADC Value: %d\r\n", adcValue);
 8000852:	89bb      	ldrh	r3, [r7, #12]
 8000854:	461a      	mov	r2, r3
 8000856:	f107 0310 	add.w	r3, r7, #16
 800085a:	4927      	ldr	r1, [pc, #156]	@ (80008f8 <adc_task+0x110>)
 800085c:	4618      	mov	r0, r3
 800085e:	f003 fa9b 	bl	8003d98 <siprintf>
                    UART2_SendString(buffer);
 8000862:	f107 0310 	add.w	r3, r7, #16
 8000866:	4618      	mov	r0, r3
 8000868:	f000 f946 	bl	8000af8 <UART2_SendString>
                    UART2_SendString("> ");
 800086c:	4823      	ldr	r0, [pc, #140]	@ (80008fc <adc_task+0x114>)
 800086e:	f000 f943 	bl	8000af8 <UART2_SendString>
                    break;
 8000872:	e00a      	b.n	800088a <adc_task+0xa2>

                case ADC_CMD_AUTO:
                	autoMode = 1;
 8000874:	2301      	movs	r3, #1
 8000876:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                    break;
 800087a:	e006      	b.n	800088a <adc_task+0xa2>

                case ADC_CMD_STOP:
                	autoMode = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                	UART2_SendString("ADC_CMD_STOP\r\n");
 8000882:	481f      	ldr	r0, [pc, #124]	@ (8000900 <adc_task+0x118>)
 8000884:	f000 f938 	bl	8000af8 <UART2_SendString>
                    break;
 8000888:	bf00      	nop
            }
        }

        if(autoMode)
 800088a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800088e:	2b00      	cmp	r3, #0
 8000890:	d024      	beq.n	80008dc <adc_task+0xf4>
        {
        	UART2_SendString("ADC_CMD_AUTO\r\n");
 8000892:	481c      	ldr	r0, [pc, #112]	@ (8000904 <adc_task+0x11c>)
 8000894:	f000 f930 	bl	8000af8 <UART2_SendString>
        	adcValue = ADC1_Read();
 8000898:	f7ff fd46 	bl	8000328 <ADC1_Read>
 800089c:	4603      	mov	r3, r0
 800089e:	81bb      	strh	r3, [r7, #12]
            xQueueSend(adcDataQueue, &adcValue, portMAX_DELAY);
 80008a0:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <adc_task+0x10c>)
 80008a2:	6818      	ldr	r0, [r3, #0]
 80008a4:	f107 010c 	add.w	r1, r7, #12
 80008a8:	2300      	movs	r3, #0
 80008aa:	f04f 32ff 	mov.w	r2, #4294967295
 80008ae:	f000 fb57 	bl	8000f60 <xQueueGenericSend>
            sprintf(buffer, "ADC Value: %d\r\n", adcValue);
 80008b2:	89bb      	ldrh	r3, [r7, #12]
 80008b4:	461a      	mov	r2, r3
 80008b6:	f107 0310 	add.w	r3, r7, #16
 80008ba:	490f      	ldr	r1, [pc, #60]	@ (80008f8 <adc_task+0x110>)
 80008bc:	4618      	mov	r0, r3
 80008be:	f003 fa6b 	bl	8003d98 <siprintf>
            UART2_SendString(buffer);
 80008c2:	f107 0310 	add.w	r3, r7, #16
 80008c6:	4618      	mov	r0, r3
 80008c8:	f000 f916 	bl	8000af8 <UART2_SendString>
            UART2_SendString("> ");
 80008cc:	480b      	ldr	r0, [pc, #44]	@ (80008fc <adc_task+0x114>)
 80008ce:	f000 f913 	bl	8000af8 <UART2_SendString>
            vTaskDelay(pdMS_TO_TICKS(1000));
 80008d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008d6:	f001 fa03 	bl	8001ce0 <vTaskDelay>
 80008da:	e792      	b.n	8000802 <adc_task+0x1a>
        }
        else
        {
            vTaskDelay(pdMS_TO_TICKS(50));
 80008dc:	2032      	movs	r0, #50	@ 0x32
 80008de:	f001 f9ff 	bl	8001ce0 <vTaskDelay>
        if(xQueueReceive(adcCmdQueue, &receivedCmd, pdMS_TO_TICKS(10)))
 80008e2:	e78e      	b.n	8000802 <adc_task+0x1a>
 80008e4:	0800486c 	.word	0x0800486c
 80008e8:	20000080 	.word	0x20000080
 80008ec:	08004878 	.word	0x08004878
 80008f0:	0800488c 	.word	0x0800488c
 80008f4:	20000084 	.word	0x20000084
 80008f8:	080048a0 	.word	0x080048a0
 80008fc:	0800485c 	.word	0x0800485c
 8000900:	080048b0 	.word	0x080048b0
 8000904:	080048c0 	.word	0x080048c0

08000908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000910:	4a14      	ldr	r2, [pc, #80]	@ (8000964 <_sbrk+0x5c>)
 8000912:	4b15      	ldr	r3, [pc, #84]	@ (8000968 <_sbrk+0x60>)
 8000914:	1ad3      	subs	r3, r2, r3
 8000916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800091c:	4b13      	ldr	r3, [pc, #76]	@ (800096c <_sbrk+0x64>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d102      	bne.n	800092a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000924:	4b11      	ldr	r3, [pc, #68]	@ (800096c <_sbrk+0x64>)
 8000926:	4a12      	ldr	r2, [pc, #72]	@ (8000970 <_sbrk+0x68>)
 8000928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800092a:	4b10      	ldr	r3, [pc, #64]	@ (800096c <_sbrk+0x64>)
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4413      	add	r3, r2
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	429a      	cmp	r2, r3
 8000936:	d207      	bcs.n	8000948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000938:	f003 fa58 	bl	8003dec <__errno>
 800093c:	4603      	mov	r3, r0
 800093e:	220c      	movs	r2, #12
 8000940:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
 8000946:	e009      	b.n	800095c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000948:	4b08      	ldr	r3, [pc, #32]	@ (800096c <_sbrk+0x64>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800094e:	4b07      	ldr	r3, [pc, #28]	@ (800096c <_sbrk+0x64>)
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4413      	add	r3, r2
 8000956:	4a05      	ldr	r2, [pc, #20]	@ (800096c <_sbrk+0x64>)
 8000958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800095a:	68fb      	ldr	r3, [r7, #12]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3718      	adds	r7, #24
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20020000 	.word	0x20020000
 8000968:	00000400 	.word	0x00000400
 800096c:	200000bc 	.word	0x200000bc
 8000970:	20012fb0 	.word	0x20012fb0

08000974 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800097e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000982:	2b00      	cmp	r3, #0
 8000984:	db0b      	blt.n	800099e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	f003 021f 	and.w	r2, r3, #31
 800098c:	4907      	ldr	r1, [pc, #28]	@ (80009ac <__NVIC_EnableIRQ+0x38>)
 800098e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000992:	095b      	lsrs	r3, r3, #5
 8000994:	2001      	movs	r0, #1
 8000996:	fa00 f202 	lsl.w	r2, r0, r2
 800099a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800099e:	bf00      	nop
 80009a0:	370c      	adds	r7, #12
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	e000e100 	.word	0xe000e100

080009b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	4603      	mov	r3, r0
 80009b8:	6039      	str	r1, [r7, #0]
 80009ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	db0a      	blt.n	80009da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	b2da      	uxtb	r2, r3
 80009c8:	490c      	ldr	r1, [pc, #48]	@ (80009fc <__NVIC_SetPriority+0x4c>)
 80009ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ce:	0112      	lsls	r2, r2, #4
 80009d0:	b2d2      	uxtb	r2, r2
 80009d2:	440b      	add	r3, r1
 80009d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009d8:	e00a      	b.n	80009f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	b2da      	uxtb	r2, r3
 80009de:	4908      	ldr	r1, [pc, #32]	@ (8000a00 <__NVIC_SetPriority+0x50>)
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	f003 030f 	and.w	r3, r3, #15
 80009e6:	3b04      	subs	r3, #4
 80009e8:	0112      	lsls	r2, r2, #4
 80009ea:	b2d2      	uxtb	r2, r2
 80009ec:	440b      	add	r3, r1
 80009ee:	761a      	strb	r2, [r3, #24]
}
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	e000e100 	.word	0xe000e100
 8000a00:	e000ed00 	.word	0xe000ed00

08000a04 <UART2_Init>:
extern SemaphoreHandle_t rxSemaphore;

volatile char rxChar;

void UART2_Init()
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
	/********** Configure USART GPIO Pins ***********/
	//1. Enable Clock for GPIOA
	RCC->AHB1ENR |= GPIOAEN;
 8000a08:	4b2c      	ldr	r3, [pc, #176]	@ (8000abc <UART2_Init+0xb8>)
 8000a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0c:	4a2b      	ldr	r2, [pc, #172]	@ (8000abc <UART2_Init+0xb8>)
 8000a0e:	f043 0301 	orr.w	r3, r3, #1
 8000a12:	6313      	str	r3, [r2, #48]	@ 0x30

	//2. Set Mode to Alt Fun for GPIO Pins : PA2 and PA3
	GPIOA->MODER &= ~(0x3 << 2 * 2);	//Clear bits of PA2 Pins : 2 bits for each pin Hence 11 i.e. 0x3
 8000a14:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a29      	ldr	r2, [pc, #164]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a1a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000a1e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x2 << 2 * 2);		//Set 10 at bit 4 and bit 5 : 10 i.e. 2 => Alt Fun.
 8000a20:	4b27      	ldr	r3, [pc, #156]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a26      	ldr	r2, [pc, #152]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a26:	f043 0320 	orr.w	r3, r3, #32
 8000a2a:	6013      	str	r3, [r2, #0]

	GPIOA->MODER &= ~(0x3 << 2 * 3);	//Clear bits of PA3 Pins
 8000a2c:	4b24      	ldr	r3, [pc, #144]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a23      	ldr	r2, [pc, #140]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a32:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000a36:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x2 << 2 * 3);		//Set 10 at bit 6 and bit 7	: 10 i.e. 2 => Alt Fun.
 8000a38:	4b21      	ldr	r3, [pc, #132]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a20      	ldr	r2, [pc, #128]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a42:	6013      	str	r3, [r2, #0]

	//3. Set PA2  and PA3 Alt Fun Type to USART2_TX and USART2_RX : AF7
	GPIOA->AFR[0] &= ~(0xF << 4 * 2); 	//Clear bits of PA2 Pins: Bit 8 to 11 => 4 bit for each pin 1111 => 0xF
 8000a44:	4b1e      	ldr	r3, [pc, #120]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a46:	6a1b      	ldr	r3, [r3, #32]
 8000a48:	4a1d      	ldr	r2, [pc, #116]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a4a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000a4e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (0x7 << 4 * 2);	//Set : AF7 => 0111 at bit 8 to bit 11
 8000a50:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a52:	6a1b      	ldr	r3, [r3, #32]
 8000a54:	4a1a      	ldr	r2, [pc, #104]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000a5a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(0xF << 4 * 3); 	//Clear bits of PA3 Pins: Bit 12 to 15 => 4 bit for each pin 1111 => 0xF
 8000a5c:	4b18      	ldr	r3, [pc, #96]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a5e:	6a1b      	ldr	r3, [r3, #32]
 8000a60:	4a17      	ldr	r2, [pc, #92]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000a66:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (0x7 << 4 * 3);	//Set : AF7 => 0111 at bit 12 to bit 15
 8000a68:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a6a:	6a1b      	ldr	r3, [r3, #32]
 8000a6c:	4a14      	ldr	r2, [pc, #80]	@ (8000ac0 <UART2_Init+0xbc>)
 8000a6e:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8000a72:	6213      	str	r3, [r2, #32]

	/********** Configure USART Module *************/
	//3. Enable Clock for USART2
	RCC->APB1ENR |= USART2EN;
 8000a74:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <UART2_Init+0xb8>)
 8000a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a78:	4a10      	ldr	r2, [pc, #64]	@ (8000abc <UART2_Init+0xb8>)
 8000a7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a7e:	6413      	str	r3, [r2, #64]	@ 0x40

	//4. Configure UART Buadrate
	USART2->BRR = 0x88;				//115200 @ 16MHz
 8000a80:	4b10      	ldr	r3, [pc, #64]	@ (8000ac4 <UART2_Init+0xc0>)
 8000a82:	2288      	movs	r2, #136	@ 0x88
 8000a84:	609a      	str	r2, [r3, #8]

	//5. Configure the transfer direction : both Tx and Rx
	USART2->CR1 |= ((1 << USART2_CR1_TE) | (1 << USART2_CR1_RE));
 8000a86:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac4 <UART2_Init+0xc0>)
 8000a88:	68db      	ldr	r3, [r3, #12]
 8000a8a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ac4 <UART2_Init+0xc0>)
 8000a8c:	f043 030c 	orr.w	r3, r3, #12
 8000a90:	60d3      	str	r3, [r2, #12]

	//Enable Receiver Interrupt(RXNEIE)
	USART2->CR1 |= (1 << USART2_CR1_RXNEIE);
 8000a92:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac4 <UART2_Init+0xc0>)
 8000a94:	68db      	ldr	r3, [r3, #12]
 8000a96:	4a0b      	ldr	r2, [pc, #44]	@ (8000ac4 <UART2_Init+0xc0>)
 8000a98:	f043 0320 	orr.w	r3, r3, #32
 8000a9c:	60d3      	str	r3, [r2, #12]

	//6. Enable UART Module
	USART2->CR1 |= (1 << USART2_CR1_UE);
 8000a9e:	4b09      	ldr	r3, [pc, #36]	@ (8000ac4 <UART2_Init+0xc0>)
 8000aa0:	68db      	ldr	r3, [r3, #12]
 8000aa2:	4a08      	ldr	r2, [pc, #32]	@ (8000ac4 <UART2_Init+0xc0>)
 8000aa4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000aa8:	60d3      	str	r3, [r2, #12]

	//Enable UART2_IRQ
	NVIC_SetPriority(USART2_IRQn, 6);	// Must be > 5
 8000aaa:	2106      	movs	r1, #6
 8000aac:	2026      	movs	r0, #38	@ 0x26
 8000aae:	f7ff ff7f 	bl	80009b0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8000ab2:	2026      	movs	r0, #38	@ 0x26
 8000ab4:	f7ff ff5e 	bl	8000974 <__NVIC_EnableIRQ>

}
 8000ab8:	bf00      	nop
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40020000 	.word	0x40020000
 8000ac4:	40004400 	.word	0x40004400

08000ac8 <UART2_SendChar>:

void UART2_SendChar(int ch)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
	//1. Make sure UART Transmit Data Register Empty
	while( !(USART2->SR & (USART2_SR_TXE))){}
 8000ad0:	bf00      	nop
 8000ad2:	4b08      	ldr	r3, [pc, #32]	@ (8000af4 <UART2_SendChar+0x2c>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d0f9      	beq.n	8000ad2 <UART2_SendChar+0xa>

	//2. Write to UART Transmit Data Register
	USART2->DR = (ch & 0xFF);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4a04      	ldr	r2, [pc, #16]	@ (8000af4 <UART2_SendChar+0x2c>)
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	6053      	str	r3, [r2, #4]

}
 8000ae6:	bf00      	nop
 8000ae8:	370c      	adds	r7, #12
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	40004400 	.word	0x40004400

08000af8 <UART2_SendString>:

void UART2_SendString(const char *str)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
	//xSemaphoreTake(uartMutex, portMAX_DELAY);

	while(*str)
 8000b00:	e006      	b.n	8000b10 <UART2_SendString+0x18>
	{
		UART2_SendChar(*str++);
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	1c5a      	adds	r2, r3, #1
 8000b06:	607a      	str	r2, [r7, #4]
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f7ff ffdc 	bl	8000ac8 <UART2_SendChar>
	while(*str)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d1f4      	bne.n	8000b02 <UART2_SendString+0xa>
	}

	//xSemaphoreGive(uartMutex);
}
 8000b18:	bf00      	nop
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	607b      	str	r3, [r7, #4]

    if(USART2->SR & USART_SR_RXNE)
 8000b2e:	4b10      	ldr	r3, [pc, #64]	@ (8000b70 <USART2_IRQHandler+0x4c>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f003 0320 	and.w	r3, r3, #32
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d016      	beq.n	8000b68 <USART2_IRQHandler+0x44>
    {
        rxChar = USART2->DR;
 8000b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b70 <USART2_IRQHandler+0x4c>)
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	b2da      	uxtb	r2, r3
 8000b40:	4b0c      	ldr	r3, [pc, #48]	@ (8000b74 <USART2_IRQHandler+0x50>)
 8000b42:	701a      	strb	r2, [r3, #0]
        xSemaphoreGiveFromISR(rxSemaphore, &xHigherPriorityTaskWoken);
 8000b44:	4b0c      	ldr	r3, [pc, #48]	@ (8000b78 <USART2_IRQHandler+0x54>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	1d3a      	adds	r2, r7, #4
 8000b4a:	4611      	mov	r1, r2
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f000 fb09 	bl	8001164 <xQueueGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d007      	beq.n	8000b68 <USART2_IRQHandler+0x44>
 8000b58:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <USART2_IRQHandler+0x58>)
 8000b5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b5e:	601a      	str	r2, [r3, #0]
 8000b60:	f3bf 8f4f 	dsb	sy
 8000b64:	f3bf 8f6f 	isb	sy
    }
}
 8000b68:	bf00      	nop
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40004400 	.word	0x40004400
 8000b74:	200000c0 	.word	0x200000c0
 8000b78:	20000078 	.word	0x20000078
 8000b7c:	e000ed04 	.word	0xe000ed04

08000b80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b80:	480d      	ldr	r0, [pc, #52]	@ (8000bb8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b82:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b84:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b88:	480c      	ldr	r0, [pc, #48]	@ (8000bbc <LoopForever+0x6>)
  ldr r1, =_edata
 8000b8a:	490d      	ldr	r1, [pc, #52]	@ (8000bc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc4 <LoopForever+0xe>)
  movs r3, #0
 8000b8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b90:	e002      	b.n	8000b98 <LoopCopyDataInit>

08000b92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b96:	3304      	adds	r3, #4

08000b98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b9c:	d3f9      	bcc.n	8000b92 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ba0:	4c0a      	ldr	r4, [pc, #40]	@ (8000bcc <LoopForever+0x16>)
  movs r3, #0
 8000ba2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba4:	e001      	b.n	8000baa <LoopFillZerobss>

08000ba6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ba6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba8:	3204      	adds	r2, #4

08000baa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000baa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bac:	d3fb      	bcc.n	8000ba6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000bae:	f003 f923 	bl	8003df8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000bb2:	f7ff fc2d 	bl	8000410 <main>

08000bb6 <LoopForever>:

LoopForever:
  b LoopForever
 8000bb6:	e7fe      	b.n	8000bb6 <LoopForever>
  ldr   r0, =_estack
 8000bb8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bc0:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8000bc4:	08004930 	.word	0x08004930
  ldr r2, =_sbss
 8000bc8:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8000bcc:	20012fb0 	.word	0x20012fb0

08000bd0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bd0:	e7fe      	b.n	8000bd0 <ADC_IRQHandler>

08000bd2 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000bd2:	b480      	push	{r7}
 8000bd4:	b083      	sub	sp, #12
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f103 0208 	add.w	r2, r3, #8
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	f04f 32ff 	mov.w	r2, #4294967295
 8000bea:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f103 0208 	add.w	r2, r3, #8
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	f103 0208 	add.w	r2, r3, #8
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8000c06:	bf00      	nop
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr

08000c12 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000c12:	b480      	push	{r7}
 8000c14:	b083      	sub	sp, #12
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b085      	sub	sp, #20
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c42:	d103      	bne.n	8000c4c <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	691b      	ldr	r3, [r3, #16]
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	e00c      	b.n	8000c66 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	3308      	adds	r3, #8
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	e002      	b.n	8000c5a <vListInsert+0x2e>
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	68ba      	ldr	r2, [r7, #8]
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d2f6      	bcs.n	8000c54 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	685a      	ldr	r2, [r3, #4]
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	683a      	ldr	r2, [r7, #0]
 8000c74:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	68fa      	ldr	r2, [r7, #12]
 8000c7a:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	687a      	ldr	r2, [r7, #4]
 8000c86:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	1c5a      	adds	r2, r3, #1
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8000c92:	bf00      	nop
 8000c94:	3714      	adds	r7, #20
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	b085      	sub	sp, #20
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	691b      	ldr	r3, [r3, #16]
 8000caa:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	6892      	ldr	r2, [r2, #8]
 8000cb4:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	687a      	ldr	r2, [r7, #4]
 8000cbc:	6852      	ldr	r2, [r2, #4]
 8000cbe:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	687a      	ldr	r2, [r7, #4]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d103      	bne.n	8000cd2 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	689a      	ldr	r2, [r3, #8]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	1e5a      	subs	r2, r3, #1
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	681b      	ldr	r3, [r3, #0]
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3714      	adds	r7, #20
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
	...

08000cf4 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d10b      	bne.n	8000d24 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8000d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d10:	f383 8811 	msr	BASEPRI, r3
 8000d14:	f3bf 8f6f 	isb	sy
 8000d18:	f3bf 8f4f 	dsb	sy
 8000d1c:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8000d1e:	bf00      	nop
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d05d      	beq.n	8000de6 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8000d2a:	693b      	ldr	r3, [r7, #16]
 8000d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d059      	beq.n	8000de6 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	fba3 2302 	umull	r2, r3, r3, r2
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d000      	beq.n	8000d46 <xQueueGenericReset+0x52>
 8000d44:	2101      	movs	r1, #1
 8000d46:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d14c      	bne.n	8000de6 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8000d4c:	f002 fc82 	bl	8003654 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d58:	6939      	ldr	r1, [r7, #16]
 8000d5a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000d5c:	fb01 f303 	mul.w	r3, r1, r3
 8000d60:	441a      	add	r2, r3
 8000d62:	693b      	ldr	r3, [r7, #16]
 8000d64:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	2200      	movs	r2, #0
 8000d6a:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d7c:	3b01      	subs	r3, #1
 8000d7e:	6939      	ldr	r1, [r7, #16]
 8000d80:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000d82:	fb01 f303 	mul.w	r3, r1, r3
 8000d86:	441a      	add	r2, r3
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	22ff      	movs	r2, #255	@ 0xff
 8000d90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8000d94:	693b      	ldr	r3, [r7, #16]
 8000d96:	22ff      	movs	r2, #255	@ 0xff
 8000d98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d114      	bne.n	8000dcc <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	691b      	ldr	r3, [r3, #16]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d01a      	beq.n	8000de0 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	3310      	adds	r3, #16
 8000dae:	4618      	mov	r0, r3
 8000db0:	f001 fb70 	bl	8002494 <xTaskRemoveFromEventList>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d012      	beq.n	8000de0 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000dba:	4b16      	ldr	r3, [pc, #88]	@ (8000e14 <xQueueGenericReset+0x120>)
 8000dbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	f3bf 8f4f 	dsb	sy
 8000dc6:	f3bf 8f6f 	isb	sy
 8000dca:	e009      	b.n	8000de0 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	3310      	adds	r3, #16
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f7ff fefe 	bl	8000bd2 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	3324      	adds	r3, #36	@ 0x24
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f7ff fef9 	bl	8000bd2 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8000de0:	f002 fc6a 	bl	80036b8 <vPortExitCritical>
 8000de4:	e001      	b.n	8000dea <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d10b      	bne.n	8000e08 <xQueueGenericReset+0x114>
    __asm volatile
 8000df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000df4:	f383 8811 	msr	BASEPRI, r3
 8000df8:	f3bf 8f6f 	isb	sy
 8000dfc:	f3bf 8f4f 	dsb	sy
 8000e00:	60bb      	str	r3, [r7, #8]
}
 8000e02:	bf00      	nop
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8000e08:	697b      	ldr	r3, [r7, #20]
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3718      	adds	r7, #24
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	e000ed04 	.word	0xe000ed04

08000e18 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b08a      	sub	sp, #40	@ 0x28
 8000e1c:	af02      	add	r7, sp, #8
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	4613      	mov	r3, r2
 8000e24:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d02e      	beq.n	8000e8e <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8000e30:	2100      	movs	r1, #0
 8000e32:	68ba      	ldr	r2, [r7, #8]
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	fba3 2302 	umull	r2, r3, r3, r2
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d000      	beq.n	8000e40 <xQueueGenericCreate+0x28>
 8000e3e:	2101      	movs	r1, #1
 8000e40:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d123      	bne.n	8000e8e <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	68ba      	ldr	r2, [r7, #8]
 8000e4a:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8000e4e:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8000e52:	d81c      	bhi.n	8000e8e <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	68ba      	ldr	r2, [r7, #8]
 8000e58:	fb02 f303 	mul.w	r3, r2, r3
 8000e5c:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8000e5e:	69bb      	ldr	r3, [r7, #24]
 8000e60:	3350      	adds	r3, #80	@ 0x50
 8000e62:	4618      	mov	r0, r3
 8000e64:	f002 fd1c 	bl	80038a0 <pvPortMalloc>
 8000e68:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d01d      	beq.n	8000eac <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	3350      	adds	r3, #80	@ 0x50
 8000e78:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000e7a:	79fa      	ldrb	r2, [r7, #7]
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	4613      	mov	r3, r2
 8000e82:	697a      	ldr	r2, [r7, #20]
 8000e84:	68b9      	ldr	r1, [r7, #8]
 8000e86:	68f8      	ldr	r0, [r7, #12]
 8000e88:	f000 f815 	bl	8000eb6 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8000e8c:	e00e      	b.n	8000eac <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d10b      	bne.n	8000eac <xQueueGenericCreate+0x94>
    __asm volatile
 8000e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e98:	f383 8811 	msr	BASEPRI, r3
 8000e9c:	f3bf 8f6f 	isb	sy
 8000ea0:	f3bf 8f4f 	dsb	sy
 8000ea4:	613b      	str	r3, [r7, #16]
}
 8000ea6:	bf00      	nop
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8000eac:	69fb      	ldr	r3, [r7, #28]
    }
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3720      	adds	r7, #32
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b084      	sub	sp, #16
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	60f8      	str	r0, [r7, #12]
 8000ebe:	60b9      	str	r1, [r7, #8]
 8000ec0:	607a      	str	r2, [r7, #4]
 8000ec2:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d103      	bne.n	8000ed2 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	e002      	b.n	8000ed8 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000ed2:	69bb      	ldr	r3, [r7, #24]
 8000ed4:	687a      	ldr	r2, [r7, #4]
 8000ed6:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	68ba      	ldr	r2, [r7, #8]
 8000ee2:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	69b8      	ldr	r0, [r7, #24]
 8000ee8:	f7ff ff04 	bl	8000cf4 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	78fa      	ldrb	r2, [r7, #3]
 8000ef0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8000ef4:	bf00      	nop
 8000ef6:	3710      	adds	r7, #16
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d00e      	beq.n	8000f28 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	6878      	ldr	r0, [r7, #4]
 8000f24:	f000 f81c 	bl	8000f60 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8000f28:	bf00      	nop
 8000f2a:	3708      	adds	r7, #8
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	617b      	str	r3, [r7, #20]
 8000f3e:	2300      	movs	r3, #0
 8000f40:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueCreateMutex( ucQueueType );

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	461a      	mov	r2, r3
 8000f46:	6939      	ldr	r1, [r7, #16]
 8000f48:	6978      	ldr	r0, [r7, #20]
 8000f4a:	f7ff ff65 	bl	8000e18 <xQueueGenericCreate>
 8000f4e:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8000f50:	68f8      	ldr	r0, [r7, #12]
 8000f52:	f7ff ffd3 	bl	8000efc <prvInitialiseMutex>

        traceRETURN_xQueueCreateMutex( xNewQueue );

        return xNewQueue;
 8000f56:	68fb      	ldr	r3, [r7, #12]
    }
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3718      	adds	r7, #24
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b08e      	sub	sp, #56	@ 0x38
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
 8000f6c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8000f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d10b      	bne.n	8000f94 <xQueueGenericSend+0x34>
    __asm volatile
 8000f7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f80:	f383 8811 	msr	BASEPRI, r3
 8000f84:	f3bf 8f6f 	isb	sy
 8000f88:	f3bf 8f4f 	dsb	sy
 8000f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8000f8e:	bf00      	nop
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d103      	bne.n	8000fa2 <xQueueGenericSend+0x42>
 8000f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d101      	bne.n	8000fa6 <xQueueGenericSend+0x46>
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e000      	b.n	8000fa8 <xQueueGenericSend+0x48>
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d10b      	bne.n	8000fc4 <xQueueGenericSend+0x64>
    __asm volatile
 8000fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fb0:	f383 8811 	msr	BASEPRI, r3
 8000fb4:	f3bf 8f6f 	isb	sy
 8000fb8:	f3bf 8f4f 	dsb	sy
 8000fbc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8000fbe:	bf00      	nop
 8000fc0:	bf00      	nop
 8000fc2:	e7fd      	b.n	8000fc0 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	2b02      	cmp	r3, #2
 8000fc8:	d103      	bne.n	8000fd2 <xQueueGenericSend+0x72>
 8000fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d101      	bne.n	8000fd6 <xQueueGenericSend+0x76>
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e000      	b.n	8000fd8 <xQueueGenericSend+0x78>
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d10b      	bne.n	8000ff4 <xQueueGenericSend+0x94>
    __asm volatile
 8000fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fe0:	f383 8811 	msr	BASEPRI, r3
 8000fe4:	f3bf 8f6f 	isb	sy
 8000fe8:	f3bf 8f4f 	dsb	sy
 8000fec:	623b      	str	r3, [r7, #32]
}
 8000fee:	bf00      	nop
 8000ff0:	bf00      	nop
 8000ff2:	e7fd      	b.n	8000ff0 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000ff4:	f001 fc64 	bl	80028c0 <xTaskGetSchedulerState>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d102      	bne.n	8001004 <xQueueGenericSend+0xa4>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d101      	bne.n	8001008 <xQueueGenericSend+0xa8>
 8001004:	2301      	movs	r3, #1
 8001006:	e000      	b.n	800100a <xQueueGenericSend+0xaa>
 8001008:	2300      	movs	r3, #0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d10b      	bne.n	8001026 <xQueueGenericSend+0xc6>
    __asm volatile
 800100e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001012:	f383 8811 	msr	BASEPRI, r3
 8001016:	f3bf 8f6f 	isb	sy
 800101a:	f3bf 8f4f 	dsb	sy
 800101e:	61fb      	str	r3, [r7, #28]
}
 8001020:	bf00      	nop
 8001022:	bf00      	nop
 8001024:	e7fd      	b.n	8001022 <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001026:	f002 fb15 	bl	8003654 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800102a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800102c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800102e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001032:	429a      	cmp	r2, r3
 8001034:	d302      	bcc.n	800103c <xQueueGenericSend+0xdc>
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	2b02      	cmp	r3, #2
 800103a:	d129      	bne.n	8001090 <xQueueGenericSend+0x130>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800103c:	683a      	ldr	r2, [r7, #0]
 800103e:	68b9      	ldr	r1, [r7, #8]
 8001040:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001042:	f000 fb31 	bl	80016a8 <prvCopyDataToQueue>
 8001046:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800104a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800104c:	2b00      	cmp	r3, #0
 800104e:	d010      	beq.n	8001072 <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001052:	3324      	adds	r3, #36	@ 0x24
 8001054:	4618      	mov	r0, r3
 8001056:	f001 fa1d 	bl	8002494 <xTaskRemoveFromEventList>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d013      	beq.n	8001088 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8001060:	4b3f      	ldr	r3, [pc, #252]	@ (8001160 <xQueueGenericSend+0x200>)
 8001062:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	f3bf 8f4f 	dsb	sy
 800106c:	f3bf 8f6f 	isb	sy
 8001070:	e00a      	b.n	8001088 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8001072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001074:	2b00      	cmp	r3, #0
 8001076:	d007      	beq.n	8001088 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8001078:	4b39      	ldr	r3, [pc, #228]	@ (8001160 <xQueueGenericSend+0x200>)
 800107a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	f3bf 8f4f 	dsb	sy
 8001084:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8001088:	f002 fb16 	bl	80036b8 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 800108c:	2301      	movs	r3, #1
 800108e:	e063      	b.n	8001158 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d103      	bne.n	800109e <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001096:	f002 fb0f 	bl	80036b8 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 800109a:	2300      	movs	r3, #0
 800109c:	e05c      	b.n	8001158 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800109e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d106      	bne.n	80010b2 <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	4618      	mov	r0, r3
 80010aa:	f001 facd 	bl	8002648 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80010ae:	2301      	movs	r3, #1
 80010b0:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80010b2:	f002 fb01 	bl	80036b8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80010b6:	f000 fed7 	bl	8001e68 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80010ba:	f002 facb 	bl	8003654 <vPortEnterCritical>
 80010be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80010c4:	b25b      	sxtb	r3, r3
 80010c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010ca:	d103      	bne.n	80010d4 <xQueueGenericSend+0x174>
 80010cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010ce:	2200      	movs	r2, #0
 80010d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80010d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80010da:	b25b      	sxtb	r3, r3
 80010dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010e0:	d103      	bne.n	80010ea <xQueueGenericSend+0x18a>
 80010e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80010ea:	f002 fae5 	bl	80036b8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80010ee:	1d3a      	adds	r2, r7, #4
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	4611      	mov	r1, r2
 80010f6:	4618      	mov	r0, r3
 80010f8:	f001 fabc 	bl	8002674 <xTaskCheckForTimeOut>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d124      	bne.n	800114c <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001102:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001104:	f000 fbc8 	bl	8001898 <prvIsQueueFull>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d018      	beq.n	8001140 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800110e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001110:	3310      	adds	r3, #16
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	4611      	mov	r1, r2
 8001116:	4618      	mov	r0, r3
 8001118:	f001 f950 	bl	80023bc <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800111c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800111e:	f000 fb53 	bl	80017c8 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8001122:	f000 feaf 	bl	8001e84 <xTaskResumeAll>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	f47f af7c 	bne.w	8001026 <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 800112e:	4b0c      	ldr	r3, [pc, #48]	@ (8001160 <xQueueGenericSend+0x200>)
 8001130:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	f3bf 8f4f 	dsb	sy
 800113a:	f3bf 8f6f 	isb	sy
 800113e:	e772      	b.n	8001026 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8001140:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001142:	f000 fb41 	bl	80017c8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001146:	f000 fe9d 	bl	8001e84 <xTaskResumeAll>
 800114a:	e76c      	b.n	8001026 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800114c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800114e:	f000 fb3b 	bl	80017c8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001152:	f000 fe97 	bl	8001e84 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 8001156:	2300      	movs	r3, #0
        }
    }
}
 8001158:	4618      	mov	r0, r3
 800115a:	3738      	adds	r7, #56	@ 0x38
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	e000ed04 	.word	0xe000ed04

08001164 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b090      	sub	sp, #64	@ 0x40
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	63bb      	str	r3, [r7, #56]	@ 0x38
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8001172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001174:	2b00      	cmp	r3, #0
 8001176:	d10b      	bne.n	8001190 <xQueueGiveFromISR+0x2c>
    __asm volatile
 8001178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800117c:	f383 8811 	msr	BASEPRI, r3
 8001180:	f3bf 8f6f 	isb	sy
 8001184:	f3bf 8f4f 	dsb	sy
 8001188:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800118a:	bf00      	nop
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8001190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001194:	2b00      	cmp	r3, #0
 8001196:	d00b      	beq.n	80011b0 <xQueueGiveFromISR+0x4c>
    __asm volatile
 8001198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800119c:	f383 8811 	msr	BASEPRI, r3
 80011a0:	f3bf 8f6f 	isb	sy
 80011a4:	f3bf 8f4f 	dsb	sy
 80011a8:	623b      	str	r3, [r7, #32]
}
 80011aa:	bf00      	nop
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <xQueueGiveFromISR+0x48>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80011b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d103      	bne.n	80011c0 <xQueueGiveFromISR+0x5c>
 80011b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d101      	bne.n	80011c4 <xQueueGiveFromISR+0x60>
 80011c0:	2301      	movs	r3, #1
 80011c2:	e000      	b.n	80011c6 <xQueueGiveFromISR+0x62>
 80011c4:	2300      	movs	r3, #0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d10b      	bne.n	80011e2 <xQueueGiveFromISR+0x7e>
    __asm volatile
 80011ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011ce:	f383 8811 	msr	BASEPRI, r3
 80011d2:	f3bf 8f6f 	isb	sy
 80011d6:	f3bf 8f4f 	dsb	sy
 80011da:	61fb      	str	r3, [r7, #28]
}
 80011dc:	bf00      	nop
 80011de:	bf00      	nop
 80011e0:	e7fd      	b.n	80011de <xQueueGiveFromISR+0x7a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80011e2:	f002 fb1b 	bl	800381c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 80011e6:	f3ef 8211 	mrs	r2, BASEPRI
 80011ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011ee:	f383 8811 	msr	BASEPRI, r3
 80011f2:	f3bf 8f6f 	isb	sy
 80011f6:	f3bf 8f4f 	dsb	sy
 80011fa:	61ba      	str	r2, [r7, #24]
 80011fc:	617b      	str	r3, [r7, #20]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 80011fe:	69bb      	ldr	r3, [r7, #24]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8001200:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001206:	633b      	str	r3, [r7, #48]	@ 0x30

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8001208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800120a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800120c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800120e:	429a      	cmp	r2, r3
 8001210:	d243      	bcs.n	800129a <xQueueGiveFromISR+0x136>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8001212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001214:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001218:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800121c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800121e:	1c5a      	adds	r2, r3, #1
 8001220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001222:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8001224:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800122c:	d112      	bne.n	8001254 <xQueueGiveFromISR+0xf0>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800122e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001232:	2b00      	cmp	r3, #0
 8001234:	d02e      	beq.n	8001294 <xQueueGiveFromISR+0x130>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001238:	3324      	adds	r3, #36	@ 0x24
 800123a:	4618      	mov	r0, r3
 800123c:	f001 f92a 	bl	8002494 <xTaskRemoveFromEventList>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d026      	beq.n	8001294 <xQueueGiveFromISR+0x130>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d023      	beq.n	8001294 <xQueueGiveFromISR+0x130>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	2201      	movs	r2, #1
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	e01f      	b.n	8001294 <xQueueGiveFromISR+0x130>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8001254:	f000 ff2e 	bl	80020b4 <uxTaskGetNumberOfTasks>
 8001258:	62b8      	str	r0, [r7, #40]	@ 0x28
 800125a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800125e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001260:	429a      	cmp	r2, r3
 8001262:	d917      	bls.n	8001294 <xQueueGiveFromISR+0x130>
 8001264:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001268:	2b7f      	cmp	r3, #127	@ 0x7f
 800126a:	d10b      	bne.n	8001284 <xQueueGiveFromISR+0x120>
    __asm volatile
 800126c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001270:	f383 8811 	msr	BASEPRI, r3
 8001274:	f3bf 8f6f 	isb	sy
 8001278:	f3bf 8f4f 	dsb	sy
 800127c:	613b      	str	r3, [r7, #16]
}
 800127e:	bf00      	nop
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <xQueueGiveFromISR+0x11c>
 8001284:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001288:	3301      	adds	r3, #1
 800128a:	b2db      	uxtb	r3, r3
 800128c:	b25a      	sxtb	r2, r3
 800128e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001290:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8001294:	2301      	movs	r3, #1
 8001296:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001298:	e001      	b.n	800129e <xQueueGiveFromISR+0x13a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800129a:	2300      	movs	r3, #0
 800129c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800129e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012a0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80012a8:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGiveFromISR( xReturn );

    return xReturn;
 80012aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3740      	adds	r7, #64	@ 0x40
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08c      	sub	sp, #48	@ 0x30
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80012c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d10b      	bne.n	80012e6 <xQueueReceive+0x32>
    __asm volatile
 80012ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012d2:	f383 8811 	msr	BASEPRI, r3
 80012d6:	f3bf 8f6f 	isb	sy
 80012da:	f3bf 8f4f 	dsb	sy
 80012de:	623b      	str	r3, [r7, #32]
}
 80012e0:	bf00      	nop
 80012e2:	bf00      	nop
 80012e4:	e7fd      	b.n	80012e2 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d103      	bne.n	80012f4 <xQueueReceive+0x40>
 80012ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d101      	bne.n	80012f8 <xQueueReceive+0x44>
 80012f4:	2301      	movs	r3, #1
 80012f6:	e000      	b.n	80012fa <xQueueReceive+0x46>
 80012f8:	2300      	movs	r3, #0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d10b      	bne.n	8001316 <xQueueReceive+0x62>
    __asm volatile
 80012fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001302:	f383 8811 	msr	BASEPRI, r3
 8001306:	f3bf 8f6f 	isb	sy
 800130a:	f3bf 8f4f 	dsb	sy
 800130e:	61fb      	str	r3, [r7, #28]
}
 8001310:	bf00      	nop
 8001312:	bf00      	nop
 8001314:	e7fd      	b.n	8001312 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001316:	f001 fad3 	bl	80028c0 <xTaskGetSchedulerState>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d102      	bne.n	8001326 <xQueueReceive+0x72>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d101      	bne.n	800132a <xQueueReceive+0x76>
 8001326:	2301      	movs	r3, #1
 8001328:	e000      	b.n	800132c <xQueueReceive+0x78>
 800132a:	2300      	movs	r3, #0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d10b      	bne.n	8001348 <xQueueReceive+0x94>
    __asm volatile
 8001330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001334:	f383 8811 	msr	BASEPRI, r3
 8001338:	f3bf 8f6f 	isb	sy
 800133c:	f3bf 8f4f 	dsb	sy
 8001340:	61bb      	str	r3, [r7, #24]
}
 8001342:	bf00      	nop
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001348:	f002 f984 	bl	8003654 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800134c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800134e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001354:	2b00      	cmp	r3, #0
 8001356:	d01f      	beq.n	8001398 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001358:	68b9      	ldr	r1, [r7, #8]
 800135a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800135c:	f000 fa0e 	bl	800177c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8001360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001362:	1e5a      	subs	r2, r3, #1
 8001364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001366:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800136a:	691b      	ldr	r3, [r3, #16]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d00f      	beq.n	8001390 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001372:	3310      	adds	r3, #16
 8001374:	4618      	mov	r0, r3
 8001376:	f001 f88d 	bl	8002494 <xTaskRemoveFromEventList>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d007      	beq.n	8001390 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001380:	4b3c      	ldr	r3, [pc, #240]	@ (8001474 <xQueueReceive+0x1c0>)
 8001382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	f3bf 8f4f 	dsb	sy
 800138c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001390:	f002 f992 	bl	80036b8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8001394:	2301      	movs	r3, #1
 8001396:	e069      	b.n	800146c <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d103      	bne.n	80013a6 <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800139e:	f002 f98b 	bl	80036b8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 80013a2:	2300      	movs	r3, #0
 80013a4:	e062      	b.n	800146c <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80013a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d106      	bne.n	80013ba <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80013ac:	f107 0310 	add.w	r3, r7, #16
 80013b0:	4618      	mov	r0, r3
 80013b2:	f001 f949 	bl	8002648 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80013b6:	2301      	movs	r3, #1
 80013b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80013ba:	f002 f97d 	bl	80036b8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80013be:	f000 fd53 	bl	8001e68 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80013c2:	f002 f947 	bl	8003654 <vPortEnterCritical>
 80013c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80013cc:	b25b      	sxtb	r3, r3
 80013ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d2:	d103      	bne.n	80013dc <xQueueReceive+0x128>
 80013d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013d6:	2200      	movs	r2, #0
 80013d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80013dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80013e2:	b25b      	sxtb	r3, r3
 80013e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e8:	d103      	bne.n	80013f2 <xQueueReceive+0x13e>
 80013ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013ec:	2200      	movs	r2, #0
 80013ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80013f2:	f002 f961 	bl	80036b8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80013f6:	1d3a      	adds	r2, r7, #4
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	4611      	mov	r1, r2
 80013fe:	4618      	mov	r0, r3
 8001400:	f001 f938 	bl	8002674 <xTaskCheckForTimeOut>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d123      	bne.n	8001452 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800140a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800140c:	f000 fa2e 	bl	800186c <prvIsQueueEmpty>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d017      	beq.n	8001446 <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001418:	3324      	adds	r3, #36	@ 0x24
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	4611      	mov	r1, r2
 800141e:	4618      	mov	r0, r3
 8001420:	f000 ffcc 	bl	80023bc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001424:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001426:	f000 f9cf 	bl	80017c8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800142a:	f000 fd2b 	bl	8001e84 <xTaskResumeAll>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d189      	bne.n	8001348 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 8001434:	4b0f      	ldr	r3, [pc, #60]	@ (8001474 <xQueueReceive+0x1c0>)
 8001436:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	f3bf 8f4f 	dsb	sy
 8001440:	f3bf 8f6f 	isb	sy
 8001444:	e780      	b.n	8001348 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8001446:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001448:	f000 f9be 	bl	80017c8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800144c:	f000 fd1a 	bl	8001e84 <xTaskResumeAll>
 8001450:	e77a      	b.n	8001348 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8001452:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001454:	f000 f9b8 	bl	80017c8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001458:	f000 fd14 	bl	8001e84 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800145c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800145e:	f000 fa05 	bl	800186c <prvIsQueueEmpty>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	f43f af6f 	beq.w	8001348 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 800146a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 800146c:	4618      	mov	r0, r3
 800146e:	3730      	adds	r7, #48	@ 0x30
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	e000ed04 	.word	0xe000ed04

08001478 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08c      	sub	sp, #48	@ 0x30
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001482:	2300      	movs	r3, #0
 8001484:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 800148a:	2300      	movs	r3, #0
 800148c:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800148e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001490:	2b00      	cmp	r3, #0
 8001492:	d10b      	bne.n	80014ac <xQueueSemaphoreTake+0x34>
    __asm volatile
 8001494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001498:	f383 8811 	msr	BASEPRI, r3
 800149c:	f3bf 8f6f 	isb	sy
 80014a0:	f3bf 8f4f 	dsb	sy
 80014a4:	61bb      	str	r3, [r7, #24]
}
 80014a6:	bf00      	nop
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80014ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d00b      	beq.n	80014cc <xQueueSemaphoreTake+0x54>
    __asm volatile
 80014b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014b8:	f383 8811 	msr	BASEPRI, r3
 80014bc:	f3bf 8f6f 	isb	sy
 80014c0:	f3bf 8f4f 	dsb	sy
 80014c4:	617b      	str	r3, [r7, #20]
}
 80014c6:	bf00      	nop
 80014c8:	bf00      	nop
 80014ca:	e7fd      	b.n	80014c8 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80014cc:	f001 f9f8 	bl	80028c0 <xTaskGetSchedulerState>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d102      	bne.n	80014dc <xQueueSemaphoreTake+0x64>
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d101      	bne.n	80014e0 <xQueueSemaphoreTake+0x68>
 80014dc:	2301      	movs	r3, #1
 80014de:	e000      	b.n	80014e2 <xQueueSemaphoreTake+0x6a>
 80014e0:	2300      	movs	r3, #0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d10b      	bne.n	80014fe <xQueueSemaphoreTake+0x86>
    __asm volatile
 80014e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014ea:	f383 8811 	msr	BASEPRI, r3
 80014ee:	f3bf 8f6f 	isb	sy
 80014f2:	f3bf 8f4f 	dsb	sy
 80014f6:	613b      	str	r3, [r7, #16]
}
 80014f8:	bf00      	nop
 80014fa:	bf00      	nop
 80014fc:	e7fd      	b.n	80014fa <xQueueSemaphoreTake+0x82>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80014fe:	f002 f8a9 	bl	8003654 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8001502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001506:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001508:	6a3b      	ldr	r3, [r7, #32]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d024      	beq.n	8001558 <xQueueSemaphoreTake+0xe0>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 800150e:	6a3b      	ldr	r3, [r7, #32]
 8001510:	1e5a      	subs	r2, r3, #1
 8001512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001514:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d104      	bne.n	8001528 <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800151e:	f001 fbf1 	bl	8002d04 <pvTaskIncrementMutexHeldCount>
 8001522:	4602      	mov	r2, r0
 8001524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001526:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800152a:	691b      	ldr	r3, [r3, #16]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d00f      	beq.n	8001550 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001532:	3310      	adds	r3, #16
 8001534:	4618      	mov	r0, r3
 8001536:	f000 ffad 	bl	8002494 <xTaskRemoveFromEventList>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d007      	beq.n	8001550 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001540:	4b4c      	ldr	r3, [pc, #304]	@ (8001674 <xQueueSemaphoreTake+0x1fc>)
 8001542:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	f3bf 8f4f 	dsb	sy
 800154c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001550:	f002 f8b2 	bl	80036b8 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 8001554:	2301      	movs	r3, #1
 8001556:	e089      	b.n	800166c <xQueueSemaphoreTake+0x1f4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d103      	bne.n	8001566 <xQueueSemaphoreTake+0xee>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 800155e:	f002 f8ab 	bl	80036b8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8001562:	2300      	movs	r3, #0
 8001564:	e082      	b.n	800166c <xQueueSemaphoreTake+0x1f4>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001568:	2b00      	cmp	r3, #0
 800156a:	d106      	bne.n	800157a <xQueueSemaphoreTake+0x102>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800156c:	f107 0308 	add.w	r3, r7, #8
 8001570:	4618      	mov	r0, r3
 8001572:	f001 f869 	bl	8002648 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001576:	2301      	movs	r3, #1
 8001578:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800157a:	f002 f89d 	bl	80036b8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800157e:	f000 fc73 	bl	8001e68 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001582:	f002 f867 	bl	8003654 <vPortEnterCritical>
 8001586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001588:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800158c:	b25b      	sxtb	r3, r3
 800158e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001592:	d103      	bne.n	800159c <xQueueSemaphoreTake+0x124>
 8001594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001596:	2200      	movs	r2, #0
 8001598:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800159c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80015a2:	b25b      	sxtb	r3, r3
 80015a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015a8:	d103      	bne.n	80015b2 <xQueueSemaphoreTake+0x13a>
 80015aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ac:	2200      	movs	r2, #0
 80015ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80015b2:	f002 f881 	bl	80036b8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80015b6:	463a      	mov	r2, r7
 80015b8:	f107 0308 	add.w	r3, r7, #8
 80015bc:	4611      	mov	r1, r2
 80015be:	4618      	mov	r0, r3
 80015c0:	f001 f858 	bl	8002674 <xTaskCheckForTimeOut>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d132      	bne.n	8001630 <xQueueSemaphoreTake+0x1b8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80015ca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80015cc:	f000 f94e 	bl	800186c <prvIsQueueEmpty>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d026      	beq.n	8001624 <xQueueSemaphoreTake+0x1ac>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80015d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d109      	bne.n	80015f2 <xQueueSemaphoreTake+0x17a>
                    {
                        taskENTER_CRITICAL();
 80015de:	f002 f839 	bl	8003654 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80015e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f001 f988 	bl	80028fc <xTaskPriorityInherit>
 80015ec:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 80015ee:	f002 f863 	bl	80036b8 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80015f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f4:	3324      	adds	r3, #36	@ 0x24
 80015f6:	683a      	ldr	r2, [r7, #0]
 80015f8:	4611      	mov	r1, r2
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 fede 	bl	80023bc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001600:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001602:	f000 f8e1 	bl	80017c8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001606:	f000 fc3d 	bl	8001e84 <xTaskResumeAll>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	f47f af76 	bne.w	80014fe <xQueueSemaphoreTake+0x86>
                {
                    taskYIELD_WITHIN_API();
 8001612:	4b18      	ldr	r3, [pc, #96]	@ (8001674 <xQueueSemaphoreTake+0x1fc>)
 8001614:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	f3bf 8f4f 	dsb	sy
 800161e:	f3bf 8f6f 	isb	sy
 8001622:	e76c      	b.n	80014fe <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8001624:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001626:	f000 f8cf 	bl	80017c8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800162a:	f000 fc2b 	bl	8001e84 <xTaskResumeAll>
 800162e:	e766      	b.n	80014fe <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8001630:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001632:	f000 f8c9 	bl	80017c8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001636:	f000 fc25 	bl	8001e84 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800163a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800163c:	f000 f916 	bl	800186c <prvIsQueueEmpty>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	f43f af5b 	beq.w	80014fe <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8001648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800164a:	2b00      	cmp	r3, #0
 800164c:	d00d      	beq.n	800166a <xQueueSemaphoreTake+0x1f2>
                    {
                        taskENTER_CRITICAL();
 800164e:	f002 f801 	bl	8003654 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8001652:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001654:	f000 f810 	bl	8001678 <prvGetDisinheritPriorityAfterTimeout>
 8001658:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	69f9      	ldr	r1, [r7, #28]
 8001660:	4618      	mov	r0, r3
 8001662:	f001 fa93 	bl	8002b8c <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8001666:	f002 f827 	bl	80036b8 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 800166a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 800166c:	4618      	mov	r0, r3
 800166e:	3730      	adds	r7, #48	@ 0x30
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	e000ed04 	.word	0xe000ed04

08001678 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001684:	2b00      	cmp	r3, #0
 8001686:	d006      	beq.n	8001696 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f1c3 0305 	rsb	r3, r3, #5
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	e001      	b.n	800169a <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8001696:	2300      	movs	r3, #0
 8001698:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 800169a:	68fb      	ldr	r3, [r7, #12]
    }
 800169c:	4618      	mov	r0, r3
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016bc:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d10d      	bne.n	80016e2 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d14d      	bne.n	800176a <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f001 f9b2 	bl	8002a3c <xTaskPriorityDisinherit>
 80016d8:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	e043      	b.n	800176a <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d119      	bne.n	800171c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	6858      	ldr	r0, [r3, #4]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f0:	461a      	mov	r2, r3
 80016f2:	68b9      	ldr	r1, [r7, #8]
 80016f4:	f002 fba6 	bl	8003e44 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	685a      	ldr	r2, [r3, #4]
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001700:	441a      	add	r2, r3
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	685a      	ldr	r2, [r3, #4]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	429a      	cmp	r2, r3
 8001710:	d32b      	bcc.n	800176a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	e026      	b.n	800176a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	68d8      	ldr	r0, [r3, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001724:	461a      	mov	r2, r3
 8001726:	68b9      	ldr	r1, [r7, #8]
 8001728:	f002 fb8c 	bl	8003e44 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	68da      	ldr	r2, [r3, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001734:	425b      	negs	r3, r3
 8001736:	441a      	add	r2, r3
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	68da      	ldr	r2, [r3, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	429a      	cmp	r2, r3
 8001746:	d207      	bcs.n	8001758 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	689a      	ldr	r2, [r3, #8]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001750:	425b      	negs	r3, r3
 8001752:	441a      	add	r2, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2b02      	cmp	r3, #2
 800175c:	d105      	bne.n	800176a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d002      	beq.n	800176a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	3b01      	subs	r3, #1
 8001768:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1c5a      	adds	r2, r3, #1
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8001772:	697b      	ldr	r3, [r7, #20]
}
 8001774:	4618      	mov	r0, r3
 8001776:	3718      	adds	r7, #24
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178a:	2b00      	cmp	r3, #0
 800178c:	d018      	beq.n	80017c0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	68da      	ldr	r2, [r3, #12]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001796:	441a      	add	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	68da      	ldr	r2, [r3, #12]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d303      	bcc.n	80017b0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	68d9      	ldr	r1, [r3, #12]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b8:	461a      	mov	r2, r3
 80017ba:	6838      	ldr	r0, [r7, #0]
 80017bc:	f002 fb42 	bl	8003e44 <memcpy>
    }
}
 80017c0:	bf00      	nop
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80017d0:	f001 ff40 	bl	8003654 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80017da:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80017dc:	e011      	b.n	8001802 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d012      	beq.n	800180c <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	3324      	adds	r3, #36	@ 0x24
 80017ea:	4618      	mov	r0, r3
 80017ec:	f000 fe52 	bl	8002494 <xTaskRemoveFromEventList>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80017f6:	f000 ffa5 	bl	8002744 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80017fa:	7bfb      	ldrb	r3, [r7, #15]
 80017fc:	3b01      	subs	r3, #1
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001806:	2b00      	cmp	r3, #0
 8001808:	dce9      	bgt.n	80017de <prvUnlockQueue+0x16>
 800180a:	e000      	b.n	800180e <prvUnlockQueue+0x46>
                    break;
 800180c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	22ff      	movs	r2, #255	@ 0xff
 8001812:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8001816:	f001 ff4f 	bl	80036b8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800181a:	f001 ff1b 	bl	8003654 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001824:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001826:	e011      	b.n	800184c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	691b      	ldr	r3, [r3, #16]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d012      	beq.n	8001856 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3310      	adds	r3, #16
 8001834:	4618      	mov	r0, r3
 8001836:	f000 fe2d 	bl	8002494 <xTaskRemoveFromEventList>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001840:	f000 ff80 	bl	8002744 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001844:	7bbb      	ldrb	r3, [r7, #14]
 8001846:	3b01      	subs	r3, #1
 8001848:	b2db      	uxtb	r3, r3
 800184a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800184c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001850:	2b00      	cmp	r3, #0
 8001852:	dce9      	bgt.n	8001828 <prvUnlockQueue+0x60>
 8001854:	e000      	b.n	8001858 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001856:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	22ff      	movs	r2, #255	@ 0xff
 800185c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8001860:	f001 ff2a 	bl	80036b8 <vPortExitCritical>
}
 8001864:	bf00      	nop
 8001866:	3710      	adds	r7, #16
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001874:	f001 feee 	bl	8003654 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800187c:	2b00      	cmp	r3, #0
 800187e:	d102      	bne.n	8001886 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001880:	2301      	movs	r3, #1
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	e001      	b.n	800188a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800188a:	f001 ff15 	bl	80036b8 <vPortExitCritical>

    return xReturn;
 800188e:	68fb      	ldr	r3, [r7, #12]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80018a0:	f001 fed8 	bl	8003654 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d102      	bne.n	80018b6 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80018b0:	2301      	movs	r3, #1
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	e001      	b.n	80018ba <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80018b6:	2300      	movs	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80018ba:	f001 fefd 	bl	80036b8 <vPortExitCritical>

    return xReturn;
 80018be:	68fb      	ldr	r3, [r7, #12]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 80018c8:	b480      	push	{r7}
 80018ca:	b087      	sub	sp, #28
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d10b      	bne.n	80018f4 <vQueueAddToRegistry+0x2c>
    __asm volatile
 80018dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018e0:	f383 8811 	msr	BASEPRI, r3
 80018e4:	f3bf 8f6f 	isb	sy
 80018e8:	f3bf 8f4f 	dsb	sy
 80018ec:	60fb      	str	r3, [r7, #12]
}
 80018ee:	bf00      	nop
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d024      	beq.n	8001944 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
 80018fe:	e01e      	b.n	800193e <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8001900:	4a18      	ldr	r2, [pc, #96]	@ (8001964 <vQueueAddToRegistry+0x9c>)
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	4413      	add	r3, r2
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	429a      	cmp	r2, r3
 800190e:	d105      	bne.n	800191c <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	4a13      	ldr	r2, [pc, #76]	@ (8001964 <vQueueAddToRegistry+0x9c>)
 8001916:	4413      	add	r3, r2
 8001918:	613b      	str	r3, [r7, #16]
                    break;
 800191a:	e013      	b.n	8001944 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d10a      	bne.n	8001938 <vQueueAddToRegistry+0x70>
 8001922:	4a10      	ldr	r2, [pc, #64]	@ (8001964 <vQueueAddToRegistry+0x9c>)
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d104      	bne.n	8001938 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	00db      	lsls	r3, r3, #3
 8001932:	4a0c      	ldr	r2, [pc, #48]	@ (8001964 <vQueueAddToRegistry+0x9c>)
 8001934:	4413      	add	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	3301      	adds	r3, #1
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	2b07      	cmp	r3, #7
 8001942:	d9dd      	bls.n	8001900 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d005      	beq.n	8001956 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8001956:	bf00      	nop
 8001958:	371c      	adds	r7, #28
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	200000c4 	.word	0x200000c4

08001968 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001978:	f001 fe6c 	bl	8003654 <vPortEnterCritical>
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001982:	b25b      	sxtb	r3, r3
 8001984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001988:	d103      	bne.n	8001992 <vQueueWaitForMessageRestricted+0x2a>
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001998:	b25b      	sxtb	r3, r3
 800199a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800199e:	d103      	bne.n	80019a8 <vQueueWaitForMessageRestricted+0x40>
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80019a8:	f001 fe86 	bl	80036b8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d106      	bne.n	80019c2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	3324      	adds	r3, #36	@ 0x24
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	68b9      	ldr	r1, [r7, #8]
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 fd23 	bl	8002408 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80019c2:	6978      	ldr	r0, [r7, #20]
 80019c4:	f7ff ff00 	bl	80017c8 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 80019c8:	bf00      	nop
 80019ca:	3718      	adds	r7, #24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b08a      	sub	sp, #40	@ 0x28
 80019d4:	af04      	add	r7, sp, #16
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
 80019dc:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	4618      	mov	r0, r3
 80019e4:	f001 ff5c 	bl	80038a0 <pvPortMalloc>
 80019e8:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d013      	beq.n	8001a18 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80019f0:	2058      	movs	r0, #88	@ 0x58
 80019f2:	f001 ff55 	bl	80038a0 <pvPortMalloc>
 80019f6:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d008      	beq.n	8001a10 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80019fe:	2258      	movs	r2, #88	@ 0x58
 8001a00:	2100      	movs	r1, #0
 8001a02:	6978      	ldr	r0, [r7, #20]
 8001a04:	f002 f9ea 	bl	8003ddc <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a0e:	e005      	b.n	8001a1c <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8001a10:	6938      	ldr	r0, [r7, #16]
 8001a12:	f002 f877 	bl	8003b04 <vPortFree>
 8001a16:	e001      	b.n	8001a1c <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d00d      	beq.n	8001a3e <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001a22:	2300      	movs	r3, #0
 8001a24:	9303      	str	r3, [sp, #12]
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	9302      	str	r3, [sp, #8]
 8001a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a2c:	9301      	str	r3, [sp, #4]
 8001a2e:	6a3b      	ldr	r3, [r7, #32]
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	68b9      	ldr	r1, [r7, #8]
 8001a38:	68f8      	ldr	r0, [r7, #12]
 8001a3a:	f000 f828 	bl	8001a8e <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8001a3e:	697b      	ldr	r3, [r7, #20]
    }
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b088      	sub	sp, #32
 8001a4c:	af02      	add	r7, sp, #8
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
 8001a54:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8001a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a58:	9301      	str	r3, [sp, #4]
 8001a5a:	6a3b      	ldr	r3, [r7, #32]
 8001a5c:	9300      	str	r3, [sp, #0]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	68b9      	ldr	r1, [r7, #8]
 8001a64:	68f8      	ldr	r0, [r7, #12]
 8001a66:	f7ff ffb3 	bl	80019d0 <prvCreateTask>
 8001a6a:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d005      	beq.n	8001a7e <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8001a72:	6938      	ldr	r0, [r7, #16]
 8001a74:	f000 f89c 	bl	8001bb0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	e002      	b.n	8001a84 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a82:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8001a84:	697b      	ldr	r3, [r7, #20]
    }
 8001a86:	4618      	mov	r0, r3
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b088      	sub	sp, #32
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	60f8      	str	r0, [r7, #12]
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
 8001a9a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8001a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a9e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	21a5      	movs	r1, #165	@ 0xa5
 8001aa8:	f002 f998 	bl	8003ddc <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8001aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8001abe:	69bb      	ldr	r3, [r7, #24]
 8001ac0:	f023 0307 	bic.w	r3, r3, #7
 8001ac4:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	f003 0307 	and.w	r3, r3, #7
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d00b      	beq.n	8001ae8 <prvInitialiseNewTask+0x5a>
    __asm volatile
 8001ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ad4:	f383 8811 	msr	BASEPRI, r3
 8001ad8:	f3bf 8f6f 	isb	sy
 8001adc:	f3bf 8f4f 	dsb	sy
 8001ae0:	617b      	str	r3, [r7, #20]
}
 8001ae2:	bf00      	nop
 8001ae4:	bf00      	nop
 8001ae6:	e7fd      	b.n	8001ae4 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d01e      	beq.n	8001b2c <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
 8001af2:	e012      	b.n	8001b1a <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001af4:	68ba      	ldr	r2, [r7, #8]
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	4413      	add	r3, r2
 8001afa:	7819      	ldrb	r1, [r3, #0]
 8001afc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	4413      	add	r3, r2
 8001b02:	3334      	adds	r3, #52	@ 0x34
 8001b04:	460a      	mov	r2, r1
 8001b06:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001b08:	68ba      	ldr	r2, [r7, #8]
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d006      	beq.n	8001b22 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	3301      	adds	r3, #1
 8001b18:	61fb      	str	r3, [r7, #28]
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	2b09      	cmp	r3, #9
 8001b1e:	d9e9      	bls.n	8001af4 <prvInitialiseNewTask+0x66>
 8001b20:	e000      	b.n	8001b24 <prvInitialiseNewTask+0x96>
            {
                break;
 8001b22:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8001b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8001b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b2e:	2b04      	cmp	r3, #4
 8001b30:	d90b      	bls.n	8001b4a <prvInitialiseNewTask+0xbc>
    __asm volatile
 8001b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b36:	f383 8811 	msr	BASEPRI, r3
 8001b3a:	f3bf 8f6f 	isb	sy
 8001b3e:	f3bf 8f4f 	dsb	sy
 8001b42:	613b      	str	r3, [r7, #16]
}
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
 8001b48:	e7fd      	b.n	8001b46 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b4c:	2b04      	cmp	r3, #4
 8001b4e:	d901      	bls.n	8001b54 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001b50:	2304      	movs	r3, #4
 8001b52:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b58:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8001b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b5e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b62:	3304      	adds	r3, #4
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff f854 	bl	8000c12 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b6c:	3318      	adds	r3, #24
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff f84f 	bl	8000c12 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b78:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8001b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b7c:	f1c3 0205 	rsb	r2, r3, #5
 8001b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b82:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b88:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	68f9      	ldr	r1, [r7, #12]
 8001b8e:	69b8      	ldr	r0, [r7, #24]
 8001b90:	f001 fbe4 	bl	800335c <pxPortInitialiseStack>
 8001b94:	4602      	mov	r2, r0
 8001b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b98:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8001b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ba4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001ba6:	bf00      	nop
 8001ba8:	3720      	adds	r7, #32
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
	...

08001bb0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8001bb8:	f001 fd4c 	bl	8003654 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8001bbc:	4b41      	ldr	r3, [pc, #260]	@ (8001cc4 <prvAddNewTaskToReadyList+0x114>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	4a40      	ldr	r2, [pc, #256]	@ (8001cc4 <prvAddNewTaskToReadyList+0x114>)
 8001bc4:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8001bc6:	4b40      	ldr	r3, [pc, #256]	@ (8001cc8 <prvAddNewTaskToReadyList+0x118>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d109      	bne.n	8001be2 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8001bce:	4a3e      	ldr	r2, [pc, #248]	@ (8001cc8 <prvAddNewTaskToReadyList+0x118>)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001bd4:	4b3b      	ldr	r3, [pc, #236]	@ (8001cc4 <prvAddNewTaskToReadyList+0x114>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d110      	bne.n	8001bfe <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8001bdc:	f000 fdd6 	bl	800278c <prvInitialiseTaskLists>
 8001be0:	e00d      	b.n	8001bfe <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8001be2:	4b3a      	ldr	r3, [pc, #232]	@ (8001ccc <prvAddNewTaskToReadyList+0x11c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d109      	bne.n	8001bfe <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001bea:	4b37      	ldr	r3, [pc, #220]	@ (8001cc8 <prvAddNewTaskToReadyList+0x118>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d802      	bhi.n	8001bfe <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8001bf8:	4a33      	ldr	r2, [pc, #204]	@ (8001cc8 <prvAddNewTaskToReadyList+0x118>)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8001bfe:	4b34      	ldr	r3, [pc, #208]	@ (8001cd0 <prvAddNewTaskToReadyList+0x120>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	3301      	adds	r3, #1
 8001c04:	4a32      	ldr	r2, [pc, #200]	@ (8001cd0 <prvAddNewTaskToReadyList+0x120>)
 8001c06:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001c08:	4b31      	ldr	r3, [pc, #196]	@ (8001cd0 <prvAddNewTaskToReadyList+0x120>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c14:	2201      	movs	r2, #1
 8001c16:	409a      	lsls	r2, r3
 8001c18:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd4 <prvAddNewTaskToReadyList+0x124>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	4a2d      	ldr	r2, [pc, #180]	@ (8001cd4 <prvAddNewTaskToReadyList+0x124>)
 8001c20:	6013      	str	r3, [r2, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c26:	492c      	ldr	r1, [pc, #176]	@ (8001cd8 <prvAddNewTaskToReadyList+0x128>)
 8001c28:	4613      	mov	r3, r2
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4413      	add	r3, r2
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	440b      	add	r3, r1
 8001c32:	3304      	adds	r3, #4
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	609a      	str	r2, [r3, #8]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	689a      	ldr	r2, [r3, #8]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	3204      	adds	r2, #4
 8001c4e:	605a      	str	r2, [r3, #4]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	1d1a      	adds	r2, r3, #4
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	609a      	str	r2, [r3, #8]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4413      	add	r3, r2
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	4a1c      	ldr	r2, [pc, #112]	@ (8001cd8 <prvAddNewTaskToReadyList+0x128>)
 8001c66:	441a      	add	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	615a      	str	r2, [r3, #20]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c70:	4919      	ldr	r1, [pc, #100]	@ (8001cd8 <prvAddNewTaskToReadyList+0x128>)
 8001c72:	4613      	mov	r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	4413      	add	r3, r2
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	440b      	add	r3, r1
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c82:	1c59      	adds	r1, r3, #1
 8001c84:	4814      	ldr	r0, [pc, #80]	@ (8001cd8 <prvAddNewTaskToReadyList+0x128>)
 8001c86:	4613      	mov	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	4413      	add	r3, r2
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	4403      	add	r3, r0
 8001c90:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8001c92:	f001 fd11 	bl	80036b8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8001c96:	4b0d      	ldr	r3, [pc, #52]	@ (8001ccc <prvAddNewTaskToReadyList+0x11c>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00e      	beq.n	8001cbc <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <prvAddNewTaskToReadyList+0x118>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d207      	bcs.n	8001cbc <prvAddNewTaskToReadyList+0x10c>
 8001cac:	4b0b      	ldr	r3, [pc, #44]	@ (8001cdc <prvAddNewTaskToReadyList+0x12c>)
 8001cae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	f3bf 8f4f 	dsb	sy
 8001cb8:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8001cbc:	bf00      	nop
 8001cbe:	3710      	adds	r7, #16
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	200001dc 	.word	0x200001dc
 8001cc8:	20000104 	.word	0x20000104
 8001ccc:	200001e8 	.word	0x200001e8
 8001cd0:	200001f8 	.word	0x200001f8
 8001cd4:	200001e4 	.word	0x200001e4
 8001cd8:	20000108 	.word	0x20000108
 8001cdc:	e000ed04 	.word	0xe000ed04

08001ce0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d018      	beq.n	8001d24 <vTaskDelay+0x44>
        {
            vTaskSuspendAll();
 8001cf2:	f000 f8b9 	bl	8001e68 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 8001cf6:	4b13      	ldr	r3, [pc, #76]	@ (8001d44 <vTaskDelay+0x64>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d00b      	beq.n	8001d16 <vTaskDelay+0x36>
    __asm volatile
 8001cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d02:	f383 8811 	msr	BASEPRI, r3
 8001d06:	f3bf 8f6f 	isb	sy
 8001d0a:	f3bf 8f4f 	dsb	sy
 8001d0e:	60bb      	str	r3, [r7, #8]
}
 8001d10:	bf00      	nop
 8001d12:	bf00      	nop
 8001d14:	e7fd      	b.n	8001d12 <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001d16:	2100      	movs	r1, #0
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f001 f80b 	bl	8002d34 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8001d1e:	f000 f8b1 	bl	8001e84 <xTaskResumeAll>
 8001d22:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d107      	bne.n	8001d3a <vTaskDelay+0x5a>
        {
            taskYIELD_WITHIN_API();
 8001d2a:	4b07      	ldr	r3, [pc, #28]	@ (8001d48 <vTaskDelay+0x68>)
 8001d2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	f3bf 8f4f 	dsb	sy
 8001d36:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 8001d3a:	bf00      	nop
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000204 	.word	0x20000204
 8001d48:	e000ed04 	.word	0xe000ed04

08001d4c <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08a      	sub	sp, #40	@ 0x28
 8001d50:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8001d52:	2301      	movs	r3, #1
 8001d54:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	617b      	str	r3, [r7, #20]
 8001d5e:	e011      	b.n	8001d84 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8001d60:	4a1c      	ldr	r2, [pc, #112]	@ (8001dd4 <prvCreateIdleTasks+0x88>)
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	4413      	add	r3, r2
 8001d66:	7819      	ldrb	r1, [r3, #0]
 8001d68:	1d3a      	adds	r2, r7, #4
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	460a      	mov	r2, r1
 8001d70:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8001d72:	1d3a      	adds	r2, r7, #4
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	4413      	add	r3, r2
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d006      	beq.n	8001d8c <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	3301      	adds	r3, #1
 8001d82:	617b      	str	r3, [r7, #20]
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	2b09      	cmp	r3, #9
 8001d88:	ddea      	ble.n	8001d60 <prvCreateIdleTasks+0x14>
 8001d8a:	e000      	b.n	8001d8e <prvCreateIdleTasks+0x42>
        {
            break;
 8001d8c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61bb      	str	r3, [r7, #24]
 8001d92:	e015      	b.n	8001dc0 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8001d94:	4b10      	ldr	r3, [pc, #64]	@ (8001dd8 <prvCreateIdleTasks+0x8c>)
 8001d96:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4a0f      	ldr	r2, [pc, #60]	@ (8001ddc <prvCreateIdleTasks+0x90>)
 8001d9e:	4413      	add	r3, r2
 8001da0:	1d39      	adds	r1, r7, #4
 8001da2:	9301      	str	r3, [sp, #4]
 8001da4:	2300      	movs	r3, #0
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	2300      	movs	r3, #0
 8001daa:	2282      	movs	r2, #130	@ 0x82
 8001dac:	6938      	ldr	r0, [r7, #16]
 8001dae:	f7ff fe4b 	bl	8001a48 <xTaskCreate>
 8001db2:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d006      	beq.n	8001dc8 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	61bb      	str	r3, [r7, #24]
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	dde6      	ble.n	8001d94 <prvCreateIdleTasks+0x48>
 8001dc6:	e000      	b.n	8001dca <prvCreateIdleTasks+0x7e>
        {
            break;
 8001dc8:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8001dca:	69fb      	ldr	r3, [r7, #28]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3720      	adds	r7, #32
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	080048d0 	.word	0x080048d0
 8001dd8:	0800275d 	.word	0x0800275d
 8001ddc:	20000200 	.word	0x20000200

08001de0 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8001de6:	f7ff ffb1 	bl	8001d4c <prvCreateIdleTasks>
 8001dea:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d102      	bne.n	8001df8 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8001df2:	f001 f821 	bl	8002e38 <xTimerCreateTimerTask>
 8001df6:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d116      	bne.n	8001e2c <vTaskStartScheduler+0x4c>
    __asm volatile
 8001dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e02:	f383 8811 	msr	BASEPRI, r3
 8001e06:	f3bf 8f6f 	isb	sy
 8001e0a:	f3bf 8f4f 	dsb	sy
 8001e0e:	60bb      	str	r3, [r7, #8]
}
 8001e10:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8001e12:	4b11      	ldr	r3, [pc, #68]	@ (8001e58 <vTaskStartScheduler+0x78>)
 8001e14:	f04f 32ff 	mov.w	r2, #4294967295
 8001e18:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001e1a:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <vTaskStartScheduler+0x7c>)
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001e20:	4b0f      	ldr	r3, [pc, #60]	@ (8001e60 <vTaskStartScheduler+0x80>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8001e26:	f001 fb25 	bl	8003474 <xPortStartScheduler>
 8001e2a:	e00f      	b.n	8001e4c <vTaskStartScheduler+0x6c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e32:	d10b      	bne.n	8001e4c <vTaskStartScheduler+0x6c>
    __asm volatile
 8001e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e38:	f383 8811 	msr	BASEPRI, r3
 8001e3c:	f3bf 8f6f 	isb	sy
 8001e40:	f3bf 8f4f 	dsb	sy
 8001e44:	607b      	str	r3, [r7, #4]
}
 8001e46:	bf00      	nop
 8001e48:	bf00      	nop
 8001e4a:	e7fd      	b.n	8001e48 <vTaskStartScheduler+0x68>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001e4c:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <vTaskStartScheduler+0x84>)
 8001e4e:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8001e50:	bf00      	nop
 8001e52:	3710      	adds	r7, #16
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	200001fc 	.word	0x200001fc
 8001e5c:	200001e8 	.word	0x200001e8
 8001e60:	200001e0 	.word	0x200001e0
 8001e64:	080048e8 	.word	0x080048e8

08001e68 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8001e6c:	4b04      	ldr	r3, [pc, #16]	@ (8001e80 <vTaskSuspendAll+0x18>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	3301      	adds	r3, #1
 8001e72:	4a03      	ldr	r2, [pc, #12]	@ (8001e80 <vTaskSuspendAll+0x18>)
 8001e74:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8001e76:	bf00      	nop
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	20000204 	.word	0x20000204

08001e84 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b088      	sub	sp, #32
 8001e88:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8001e92:	f001 fbdf 	bl	8003654 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8001e9a:	4b75      	ldr	r3, [pc, #468]	@ (8002070 <xTaskResumeAll+0x1ec>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d10b      	bne.n	8001eba <xTaskResumeAll+0x36>
    __asm volatile
 8001ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ea6:	f383 8811 	msr	BASEPRI, r3
 8001eaa:	f3bf 8f6f 	isb	sy
 8001eae:	f3bf 8f4f 	dsb	sy
 8001eb2:	603b      	str	r3, [r7, #0]
}
 8001eb4:	bf00      	nop
 8001eb6:	bf00      	nop
 8001eb8:	e7fd      	b.n	8001eb6 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8001eba:	4b6d      	ldr	r3, [pc, #436]	@ (8002070 <xTaskResumeAll+0x1ec>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	4a6b      	ldr	r2, [pc, #428]	@ (8002070 <xTaskResumeAll+0x1ec>)
 8001ec2:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001ec4:	4b6a      	ldr	r3, [pc, #424]	@ (8002070 <xTaskResumeAll+0x1ec>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	f040 80ca 	bne.w	8002062 <xTaskResumeAll+0x1de>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001ece:	4b69      	ldr	r3, [pc, #420]	@ (8002074 <xTaskResumeAll+0x1f0>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 80c5 	beq.w	8002062 <xTaskResumeAll+0x1de>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ed8:	e08e      	b.n	8001ff8 <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001eda:	4b67      	ldr	r3, [pc, #412]	@ (8002078 <xTaskResumeAll+0x1f4>)
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	69db      	ldr	r3, [r3, #28]
 8001eec:	69fa      	ldr	r2, [r7, #28]
 8001eee:	6a12      	ldr	r2, [r2, #32]
 8001ef0:	609a      	str	r2, [r3, #8]
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	6a1b      	ldr	r3, [r3, #32]
 8001ef6:	69fa      	ldr	r2, [r7, #28]
 8001ef8:	69d2      	ldr	r2, [r2, #28]
 8001efa:	605a      	str	r2, [r3, #4]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	3318      	adds	r3, #24
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d103      	bne.n	8001f10 <xTaskResumeAll+0x8c>
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	6a1a      	ldr	r2, [r3, #32]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	2200      	movs	r2, #0
 8001f14:	629a      	str	r2, [r3, #40]	@ 0x28
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	1e5a      	subs	r2, r3, #1
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	695b      	ldr	r3, [r3, #20]
 8001f24:	60bb      	str	r3, [r7, #8]
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	69fa      	ldr	r2, [r7, #28]
 8001f2c:	68d2      	ldr	r2, [r2, #12]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	69fa      	ldr	r2, [r7, #28]
 8001f36:	6892      	ldr	r2, [r2, #8]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	685a      	ldr	r2, [r3, #4]
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	3304      	adds	r3, #4
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d103      	bne.n	8001f4e <xTaskResumeAll+0xca>
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	68da      	ldr	r2, [r3, #12]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	2200      	movs	r2, #0
 8001f52:	615a      	str	r2, [r3, #20]
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	1e5a      	subs	r2, r3, #1
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f62:	2201      	movs	r2, #1
 8001f64:	409a      	lsls	r2, r3
 8001f66:	4b45      	ldr	r3, [pc, #276]	@ (800207c <xTaskResumeAll+0x1f8>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	4a43      	ldr	r2, [pc, #268]	@ (800207c <xTaskResumeAll+0x1f8>)
 8001f6e:	6013      	str	r3, [r2, #0]
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f74:	4942      	ldr	r1, [pc, #264]	@ (8002080 <xTaskResumeAll+0x1fc>)
 8001f76:	4613      	mov	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	4413      	add	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	440b      	add	r3, r1
 8001f80:	3304      	adds	r3, #4
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	607b      	str	r3, [r7, #4]
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689a      	ldr	r2, [r3, #8]
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	60da      	str	r2, [r3, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	69fa      	ldr	r2, [r7, #28]
 8001f9a:	3204      	adds	r2, #4
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	1d1a      	adds	r2, r3, #4
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	609a      	str	r2, [r3, #8]
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001faa:	4613      	mov	r3, r2
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	4413      	add	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4a33      	ldr	r2, [pc, #204]	@ (8002080 <xTaskResumeAll+0x1fc>)
 8001fb4:	441a      	add	r2, r3
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	615a      	str	r2, [r3, #20]
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fbe:	4930      	ldr	r1, [pc, #192]	@ (8002080 <xTaskResumeAll+0x1fc>)
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	4413      	add	r3, r2
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	440b      	add	r3, r1
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	69fa      	ldr	r2, [r7, #28]
 8001fce:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001fd0:	1c59      	adds	r1, r3, #1
 8001fd2:	482b      	ldr	r0, [pc, #172]	@ (8002080 <xTaskResumeAll+0x1fc>)
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4403      	add	r3, r0
 8001fde:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fe4:	4b27      	ldr	r3, [pc, #156]	@ (8002084 <xTaskResumeAll+0x200>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d904      	bls.n	8001ff8 <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8001fee:	4a26      	ldr	r2, [pc, #152]	@ (8002088 <xTaskResumeAll+0x204>)
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	2101      	movs	r1, #1
 8001ff4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ff8:	4b1f      	ldr	r3, [pc, #124]	@ (8002078 <xTaskResumeAll+0x1f4>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f47f af6c 	bne.w	8001eda <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8002008:	f000 fc3e 	bl	8002888 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800200c:	4b1f      	ldr	r3, [pc, #124]	@ (800208c <xTaskResumeAll+0x208>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d012      	beq.n	800203e <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8002018:	f000 f858 	bl	80020cc <xTaskIncrementTick>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d004      	beq.n	800202c <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8002022:	4a19      	ldr	r2, [pc, #100]	@ (8002088 <xTaskResumeAll+0x204>)
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	2101      	movs	r1, #1
 8002028:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	3b01      	subs	r3, #1
 8002030:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d1ef      	bne.n	8002018 <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 8002038:	4b14      	ldr	r3, [pc, #80]	@ (800208c <xTaskResumeAll+0x208>)
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800203e:	4a12      	ldr	r2, [pc, #72]	@ (8002088 <xTaskResumeAll+0x204>)
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d00b      	beq.n	8002062 <xTaskResumeAll+0x1de>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800204a:	2301      	movs	r3, #1
 800204c:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800204e:	4b0d      	ldr	r3, [pc, #52]	@ (8002084 <xTaskResumeAll+0x200>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4b0f      	ldr	r3, [pc, #60]	@ (8002090 <xTaskResumeAll+0x20c>)
 8002054:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	f3bf 8f4f 	dsb	sy
 800205e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002062:	f001 fb29 	bl	80036b8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8002066:	69bb      	ldr	r3, [r7, #24]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3720      	adds	r7, #32
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	20000204 	.word	0x20000204
 8002074:	200001dc 	.word	0x200001dc
 8002078:	2000019c 	.word	0x2000019c
 800207c:	200001e4 	.word	0x200001e4
 8002080:	20000108 	.word	0x20000108
 8002084:	20000104 	.word	0x20000104
 8002088:	200001f0 	.word	0x200001f0
 800208c:	200001ec 	.word	0x200001ec
 8002090:	e000ed04 	.word	0xe000ed04

08002094 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800209a:	4b05      	ldr	r3, [pc, #20]	@ (80020b0 <xTaskGetTickCount+0x1c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 80020a0:	687b      	ldr	r3, [r7, #4]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	200001e0 	.word	0x200001e0

080020b4 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 80020b8:	4b03      	ldr	r3, [pc, #12]	@ (80020c8 <uxTaskGetNumberOfTasks+0x14>)
 80020ba:	681b      	ldr	r3, [r3, #0]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	200001dc 	.word	0x200001dc

080020cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08a      	sub	sp, #40	@ 0x28
 80020d0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80020d2:	2300      	movs	r3, #0
 80020d4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80020d6:	4b7f      	ldr	r3, [pc, #508]	@ (80022d4 <xTaskIncrementTick+0x208>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f040 80ef 	bne.w	80022be <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80020e0:	4b7d      	ldr	r3, [pc, #500]	@ (80022d8 <xTaskIncrementTick+0x20c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	3301      	adds	r3, #1
 80020e6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80020e8:	4a7b      	ldr	r2, [pc, #492]	@ (80022d8 <xTaskIncrementTick+0x20c>)
 80020ea:	6a3b      	ldr	r3, [r7, #32]
 80020ec:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 80020ee:	6a3b      	ldr	r3, [r7, #32]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d121      	bne.n	8002138 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80020f4:	4b79      	ldr	r3, [pc, #484]	@ (80022dc <xTaskIncrementTick+0x210>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00b      	beq.n	8002116 <xTaskIncrementTick+0x4a>
    __asm volatile
 80020fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002102:	f383 8811 	msr	BASEPRI, r3
 8002106:	f3bf 8f6f 	isb	sy
 800210a:	f3bf 8f4f 	dsb	sy
 800210e:	607b      	str	r3, [r7, #4]
}
 8002110:	bf00      	nop
 8002112:	bf00      	nop
 8002114:	e7fd      	b.n	8002112 <xTaskIncrementTick+0x46>
 8002116:	4b71      	ldr	r3, [pc, #452]	@ (80022dc <xTaskIncrementTick+0x210>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	61fb      	str	r3, [r7, #28]
 800211c:	4b70      	ldr	r3, [pc, #448]	@ (80022e0 <xTaskIncrementTick+0x214>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a6e      	ldr	r2, [pc, #440]	@ (80022dc <xTaskIncrementTick+0x210>)
 8002122:	6013      	str	r3, [r2, #0]
 8002124:	4a6e      	ldr	r2, [pc, #440]	@ (80022e0 <xTaskIncrementTick+0x214>)
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	4b6e      	ldr	r3, [pc, #440]	@ (80022e4 <xTaskIncrementTick+0x218>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	3301      	adds	r3, #1
 8002130:	4a6c      	ldr	r2, [pc, #432]	@ (80022e4 <xTaskIncrementTick+0x218>)
 8002132:	6013      	str	r3, [r2, #0]
 8002134:	f000 fba8 	bl	8002888 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002138:	4b6b      	ldr	r3, [pc, #428]	@ (80022e8 <xTaskIncrementTick+0x21c>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6a3a      	ldr	r2, [r7, #32]
 800213e:	429a      	cmp	r2, r3
 8002140:	f0c0 80a8 	bcc.w	8002294 <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002144:	4b65      	ldr	r3, [pc, #404]	@ (80022dc <xTaskIncrementTick+0x210>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d104      	bne.n	8002158 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800214e:	4b66      	ldr	r3, [pc, #408]	@ (80022e8 <xTaskIncrementTick+0x21c>)
 8002150:	f04f 32ff 	mov.w	r2, #4294967295
 8002154:	601a      	str	r2, [r3, #0]
                    break;
 8002156:	e09d      	b.n	8002294 <xTaskIncrementTick+0x1c8>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002158:	4b60      	ldr	r3, [pc, #384]	@ (80022dc <xTaskIncrementTick+0x210>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002168:	6a3a      	ldr	r2, [r7, #32]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	429a      	cmp	r2, r3
 800216e:	d203      	bcs.n	8002178 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002170:	4a5d      	ldr	r2, [pc, #372]	@ (80022e8 <xTaskIncrementTick+0x21c>)
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	6013      	str	r3, [r2, #0]
                        break;
 8002176:	e08d      	b.n	8002294 <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	613b      	str	r3, [r7, #16]
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	68d2      	ldr	r2, [r2, #12]
 8002186:	609a      	str	r2, [r3, #8]
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	6892      	ldr	r2, [r2, #8]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	685a      	ldr	r2, [r3, #4]
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	3304      	adds	r3, #4
 800219a:	429a      	cmp	r2, r3
 800219c:	d103      	bne.n	80021a6 <xTaskIncrementTick+0xda>
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	68da      	ldr	r2, [r3, #12]
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	2200      	movs	r2, #0
 80021aa:	615a      	str	r2, [r3, #20]
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	1e5a      	subs	r2, r3, #1
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d01e      	beq.n	80021fc <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	69db      	ldr	r3, [r3, #28]
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	6a12      	ldr	r2, [r2, #32]
 80021cc:	609a      	str	r2, [r3, #8]
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	69d2      	ldr	r2, [r2, #28]
 80021d6:	605a      	str	r2, [r3, #4]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	3318      	adds	r3, #24
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d103      	bne.n	80021ec <xTaskIncrementTick+0x120>
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	6a1a      	ldr	r2, [r3, #32]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	605a      	str	r2, [r3, #4]
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	2200      	movs	r2, #0
 80021f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	1e5a      	subs	r2, r3, #1
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002200:	2201      	movs	r2, #1
 8002202:	409a      	lsls	r2, r3
 8002204:	4b39      	ldr	r3, [pc, #228]	@ (80022ec <xTaskIncrementTick+0x220>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4313      	orrs	r3, r2
 800220a:	4a38      	ldr	r2, [pc, #224]	@ (80022ec <xTaskIncrementTick+0x220>)
 800220c:	6013      	str	r3, [r2, #0]
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002212:	4937      	ldr	r1, [pc, #220]	@ (80022f0 <xTaskIncrementTick+0x224>)
 8002214:	4613      	mov	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	440b      	add	r3, r1
 800221e:	3304      	adds	r3, #4
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	60bb      	str	r3, [r7, #8]
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	68ba      	ldr	r2, [r7, #8]
 8002228:	609a      	str	r2, [r3, #8]
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	3204      	adds	r2, #4
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	1d1a      	adds	r2, r3, #4
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002248:	4613      	mov	r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	4413      	add	r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	4a27      	ldr	r2, [pc, #156]	@ (80022f0 <xTaskIncrementTick+0x224>)
 8002252:	441a      	add	r2, r3
 8002254:	69bb      	ldr	r3, [r7, #24]
 8002256:	615a      	str	r2, [r3, #20]
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800225c:	4924      	ldr	r1, [pc, #144]	@ (80022f0 <xTaskIncrementTick+0x224>)
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	440b      	add	r3, r1
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800226e:	1c59      	adds	r1, r3, #1
 8002270:	481f      	ldr	r0, [pc, #124]	@ (80022f0 <xTaskIncrementTick+0x224>)
 8002272:	4613      	mov	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	4413      	add	r3, r2
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	4403      	add	r3, r0
 800227c:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002282:	4b1c      	ldr	r3, [pc, #112]	@ (80022f4 <xTaskIncrementTick+0x228>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002288:	429a      	cmp	r2, r3
 800228a:	f67f af5b 	bls.w	8002144 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 800228e:	2301      	movs	r3, #1
 8002290:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002292:	e757      	b.n	8002144 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8002294:	4b17      	ldr	r3, [pc, #92]	@ (80022f4 <xTaskIncrementTick+0x228>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800229a:	4915      	ldr	r1, [pc, #84]	@ (80022f0 <xTaskIncrementTick+0x224>)
 800229c:	4613      	mov	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	4413      	add	r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	440b      	add	r3, r1
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d901      	bls.n	80022b0 <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 80022ac:	2301      	movs	r3, #1
 80022ae:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80022b0:	4b11      	ldr	r3, [pc, #68]	@ (80022f8 <xTaskIncrementTick+0x22c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d007      	beq.n	80022c8 <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 80022b8:	2301      	movs	r3, #1
 80022ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80022bc:	e004      	b.n	80022c8 <xTaskIncrementTick+0x1fc>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80022be:	4b0f      	ldr	r3, [pc, #60]	@ (80022fc <xTaskIncrementTick+0x230>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	3301      	adds	r3, #1
 80022c4:	4a0d      	ldr	r2, [pc, #52]	@ (80022fc <xTaskIncrementTick+0x230>)
 80022c6:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 80022c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3728      	adds	r7, #40	@ 0x28
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000204 	.word	0x20000204
 80022d8:	200001e0 	.word	0x200001e0
 80022dc:	20000194 	.word	0x20000194
 80022e0:	20000198 	.word	0x20000198
 80022e4:	200001f4 	.word	0x200001f4
 80022e8:	200001fc 	.word	0x200001fc
 80022ec:	200001e4 	.word	0x200001e4
 80022f0:	20000108 	.word	0x20000108
 80022f4:	20000104 	.word	0x20000104
 80022f8:	200001f0 	.word	0x200001f0
 80022fc:	200001ec 	.word	0x200001ec

08002300 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8002300:	b480      	push	{r7}
 8002302:	b087      	sub	sp, #28
 8002304:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8002306:	4b28      	ldr	r3, [pc, #160]	@ (80023a8 <vTaskSwitchContext+0xa8>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800230e:	4b27      	ldr	r3, [pc, #156]	@ (80023ac <vTaskSwitchContext+0xac>)
 8002310:	2201      	movs	r2, #1
 8002312:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8002314:	e041      	b.n	800239a <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 8002316:	4b25      	ldr	r3, [pc, #148]	@ (80023ac <vTaskSwitchContext+0xac>)
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800231c:	4b24      	ldr	r3, [pc, #144]	@ (80023b0 <vTaskSwitchContext+0xb0>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	fab3 f383 	clz	r3, r3
 8002328:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 800232a:	7afb      	ldrb	r3, [r7, #11]
 800232c:	f1c3 031f 	rsb	r3, r3, #31
 8002330:	617b      	str	r3, [r7, #20]
 8002332:	4920      	ldr	r1, [pc, #128]	@ (80023b4 <vTaskSwitchContext+0xb4>)
 8002334:	697a      	ldr	r2, [r7, #20]
 8002336:	4613      	mov	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	4413      	add	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	440b      	add	r3, r1
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10b      	bne.n	800235e <vTaskSwitchContext+0x5e>
    __asm volatile
 8002346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800234a:	f383 8811 	msr	BASEPRI, r3
 800234e:	f3bf 8f6f 	isb	sy
 8002352:	f3bf 8f4f 	dsb	sy
 8002356:	607b      	str	r3, [r7, #4]
}
 8002358:	bf00      	nop
 800235a:	bf00      	nop
 800235c:	e7fd      	b.n	800235a <vTaskSwitchContext+0x5a>
 800235e:	697a      	ldr	r2, [r7, #20]
 8002360:	4613      	mov	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4413      	add	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	4a12      	ldr	r2, [pc, #72]	@ (80023b4 <vTaskSwitchContext+0xb4>)
 800236a:	4413      	add	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	685a      	ldr	r2, [r3, #4]
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	3308      	adds	r3, #8
 8002380:	429a      	cmp	r2, r3
 8002382:	d103      	bne.n	800238c <vTaskSwitchContext+0x8c>
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	68da      	ldr	r2, [r3, #12]
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	605a      	str	r2, [r3, #4]
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	4a09      	ldr	r2, [pc, #36]	@ (80023b8 <vTaskSwitchContext+0xb8>)
 8002394:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8002396:	4b08      	ldr	r3, [pc, #32]	@ (80023b8 <vTaskSwitchContext+0xb8>)
 8002398:	681b      	ldr	r3, [r3, #0]
    }
 800239a:	bf00      	nop
 800239c:	371c      	adds	r7, #28
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20000204 	.word	0x20000204
 80023ac:	200001f0 	.word	0x200001f0
 80023b0:	200001e4 	.word	0x200001e4
 80023b4:	20000108 	.word	0x20000108
 80023b8:	20000104 	.word	0x20000104

080023bc <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d10b      	bne.n	80023e4 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 80023cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023d0:	f383 8811 	msr	BASEPRI, r3
 80023d4:	f3bf 8f6f 	isb	sy
 80023d8:	f3bf 8f4f 	dsb	sy
 80023dc:	60fb      	str	r3, [r7, #12]
}
 80023de:	bf00      	nop
 80023e0:	bf00      	nop
 80023e2:	e7fd      	b.n	80023e0 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80023e4:	4b07      	ldr	r3, [pc, #28]	@ (8002404 <vTaskPlaceOnEventList+0x48>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	3318      	adds	r3, #24
 80023ea:	4619      	mov	r1, r3
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f7fe fc1d 	bl	8000c2c <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80023f2:	2101      	movs	r1, #1
 80023f4:	6838      	ldr	r0, [r7, #0]
 80023f6:	f000 fc9d 	bl	8002d34 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 80023fa:	bf00      	nop
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000104 	.word	0x20000104

08002408 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10b      	bne.n	8002432 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 800241a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800241e:	f383 8811 	msr	BASEPRI, r3
 8002422:	f3bf 8f6f 	isb	sy
 8002426:	f3bf 8f4f 	dsb	sy
 800242a:	613b      	str	r3, [r7, #16]
}
 800242c:	bf00      	nop
 800242e:	bf00      	nop
 8002430:	e7fd      	b.n	800242e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	617b      	str	r3, [r7, #20]
 8002438:	4b15      	ldr	r3, [pc, #84]	@ (8002490 <vTaskPlaceOnEventListRestricted+0x88>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	697a      	ldr	r2, [r7, #20]
 800243e:	61da      	str	r2, [r3, #28]
 8002440:	4b13      	ldr	r3, [pc, #76]	@ (8002490 <vTaskPlaceOnEventListRestricted+0x88>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	697a      	ldr	r2, [r7, #20]
 8002446:	6892      	ldr	r2, [r2, #8]
 8002448:	621a      	str	r2, [r3, #32]
 800244a:	4b11      	ldr	r3, [pc, #68]	@ (8002490 <vTaskPlaceOnEventListRestricted+0x88>)
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	3218      	adds	r2, #24
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	4b0e      	ldr	r3, [pc, #56]	@ (8002490 <vTaskPlaceOnEventListRestricted+0x88>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f103 0218 	add.w	r2, r3, #24
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	609a      	str	r2, [r3, #8]
 8002462:	4b0b      	ldr	r3, [pc, #44]	@ (8002490 <vTaskPlaceOnEventListRestricted+0x88>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	629a      	str	r2, [r3, #40]	@ 0x28
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	1c5a      	adds	r2, r3, #1
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d002      	beq.n	8002480 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 800247a:	f04f 33ff 	mov.w	r3, #4294967295
 800247e:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002480:	6879      	ldr	r1, [r7, #4]
 8002482:	68b8      	ldr	r0, [r7, #8]
 8002484:	f000 fc56 	bl	8002d34 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8002488:	bf00      	nop
 800248a:	3718      	adds	r7, #24
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20000104 	.word	0x20000104

08002494 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002494:	b480      	push	{r7}
 8002496:	b08b      	sub	sp, #44	@ 0x2c
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80024a4:	6a3b      	ldr	r3, [r7, #32]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10b      	bne.n	80024c2 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 80024aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024ae:	f383 8811 	msr	BASEPRI, r3
 80024b2:	f3bf 8f6f 	isb	sy
 80024b6:	f3bf 8f4f 	dsb	sy
 80024ba:	60fb      	str	r3, [r7, #12]
}
 80024bc:	bf00      	nop
 80024be:	bf00      	nop
 80024c0:	e7fd      	b.n	80024be <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80024c2:	6a3b      	ldr	r3, [r7, #32]
 80024c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c6:	61fb      	str	r3, [r7, #28]
 80024c8:	6a3b      	ldr	r3, [r7, #32]
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	6a3a      	ldr	r2, [r7, #32]
 80024ce:	6a12      	ldr	r2, [r2, #32]
 80024d0:	609a      	str	r2, [r3, #8]
 80024d2:	6a3b      	ldr	r3, [r7, #32]
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	6a3a      	ldr	r2, [r7, #32]
 80024d8:	69d2      	ldr	r2, [r2, #28]
 80024da:	605a      	str	r2, [r3, #4]
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	685a      	ldr	r2, [r3, #4]
 80024e0:	6a3b      	ldr	r3, [r7, #32]
 80024e2:	3318      	adds	r3, #24
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d103      	bne.n	80024f0 <xTaskRemoveFromEventList+0x5c>
 80024e8:	6a3b      	ldr	r3, [r7, #32]
 80024ea:	6a1a      	ldr	r2, [r3, #32]
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	605a      	str	r2, [r3, #4]
 80024f0:	6a3b      	ldr	r3, [r7, #32]
 80024f2:	2200      	movs	r2, #0
 80024f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	1e5a      	subs	r2, r3, #1
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002500:	4b4b      	ldr	r3, [pc, #300]	@ (8002630 <xTaskRemoveFromEventList+0x19c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d160      	bne.n	80025ca <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8002508:	6a3b      	ldr	r3, [r7, #32]
 800250a:	695b      	ldr	r3, [r3, #20]
 800250c:	617b      	str	r3, [r7, #20]
 800250e:	6a3b      	ldr	r3, [r7, #32]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	6a3a      	ldr	r2, [r7, #32]
 8002514:	68d2      	ldr	r2, [r2, #12]
 8002516:	609a      	str	r2, [r3, #8]
 8002518:	6a3b      	ldr	r3, [r7, #32]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	6a3a      	ldr	r2, [r7, #32]
 800251e:	6892      	ldr	r2, [r2, #8]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	6a3b      	ldr	r3, [r7, #32]
 8002528:	3304      	adds	r3, #4
 800252a:	429a      	cmp	r2, r3
 800252c:	d103      	bne.n	8002536 <xTaskRemoveFromEventList+0xa2>
 800252e:	6a3b      	ldr	r3, [r7, #32]
 8002530:	68da      	ldr	r2, [r3, #12]
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	6a3b      	ldr	r3, [r7, #32]
 8002538:	2200      	movs	r2, #0
 800253a:	615a      	str	r2, [r3, #20]
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	1e5a      	subs	r2, r3, #1
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002546:	6a3b      	ldr	r3, [r7, #32]
 8002548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800254a:	2201      	movs	r2, #1
 800254c:	409a      	lsls	r2, r3
 800254e:	4b39      	ldr	r3, [pc, #228]	@ (8002634 <xTaskRemoveFromEventList+0x1a0>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4313      	orrs	r3, r2
 8002554:	4a37      	ldr	r2, [pc, #220]	@ (8002634 <xTaskRemoveFromEventList+0x1a0>)
 8002556:	6013      	str	r3, [r2, #0]
 8002558:	6a3b      	ldr	r3, [r7, #32]
 800255a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800255c:	4936      	ldr	r1, [pc, #216]	@ (8002638 <xTaskRemoveFromEventList+0x1a4>)
 800255e:	4613      	mov	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	440b      	add	r3, r1
 8002568:	3304      	adds	r3, #4
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	6a3b      	ldr	r3, [r7, #32]
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	609a      	str	r2, [r3, #8]
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	6a3b      	ldr	r3, [r7, #32]
 800257a:	60da      	str	r2, [r3, #12]
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	6a3a      	ldr	r2, [r7, #32]
 8002582:	3204      	adds	r2, #4
 8002584:	605a      	str	r2, [r3, #4]
 8002586:	6a3b      	ldr	r3, [r7, #32]
 8002588:	1d1a      	adds	r2, r3, #4
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	609a      	str	r2, [r3, #8]
 800258e:	6a3b      	ldr	r3, [r7, #32]
 8002590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002592:	4613      	mov	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	4413      	add	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4a27      	ldr	r2, [pc, #156]	@ (8002638 <xTaskRemoveFromEventList+0x1a4>)
 800259c:	441a      	add	r2, r3
 800259e:	6a3b      	ldr	r3, [r7, #32]
 80025a0:	615a      	str	r2, [r3, #20]
 80025a2:	6a3b      	ldr	r3, [r7, #32]
 80025a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025a6:	4924      	ldr	r1, [pc, #144]	@ (8002638 <xTaskRemoveFromEventList+0x1a4>)
 80025a8:	4613      	mov	r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	4413      	add	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	6a3a      	ldr	r2, [r7, #32]
 80025b6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80025b8:	1c59      	adds	r1, r3, #1
 80025ba:	481f      	ldr	r0, [pc, #124]	@ (8002638 <xTaskRemoveFromEventList+0x1a4>)
 80025bc:	4613      	mov	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4403      	add	r3, r0
 80025c6:	6019      	str	r1, [r3, #0]
 80025c8:	e01b      	b.n	8002602 <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80025ca:	4b1c      	ldr	r3, [pc, #112]	@ (800263c <xTaskRemoveFromEventList+0x1a8>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	61bb      	str	r3, [r7, #24]
 80025d0:	6a3b      	ldr	r3, [r7, #32]
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	61da      	str	r2, [r3, #28]
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	6a3b      	ldr	r3, [r7, #32]
 80025dc:	621a      	str	r2, [r3, #32]
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	6a3a      	ldr	r2, [r7, #32]
 80025e4:	3218      	adds	r2, #24
 80025e6:	605a      	str	r2, [r3, #4]
 80025e8:	6a3b      	ldr	r3, [r7, #32]
 80025ea:	f103 0218 	add.w	r2, r3, #24
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	609a      	str	r2, [r3, #8]
 80025f2:	6a3b      	ldr	r3, [r7, #32]
 80025f4:	4a11      	ldr	r2, [pc, #68]	@ (800263c <xTaskRemoveFromEventList+0x1a8>)
 80025f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80025f8:	4b10      	ldr	r3, [pc, #64]	@ (800263c <xTaskRemoveFromEventList+0x1a8>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	3301      	adds	r3, #1
 80025fe:	4a0f      	ldr	r2, [pc, #60]	@ (800263c <xTaskRemoveFromEventList+0x1a8>)
 8002600:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002602:	6a3b      	ldr	r3, [r7, #32]
 8002604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002606:	4b0e      	ldr	r3, [pc, #56]	@ (8002640 <xTaskRemoveFromEventList+0x1ac>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800260c:	429a      	cmp	r2, r3
 800260e:	d905      	bls.n	800261c <xTaskRemoveFromEventList+0x188>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8002610:	2301      	movs	r3, #1
 8002612:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8002614:	4b0b      	ldr	r3, [pc, #44]	@ (8002644 <xTaskRemoveFromEventList+0x1b0>)
 8002616:	2201      	movs	r2, #1
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	e001      	b.n	8002620 <xTaskRemoveFromEventList+0x18c>
        }
        else
        {
            xReturn = pdFALSE;
 800261c:	2300      	movs	r3, #0
 800261e:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8002620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002622:	4618      	mov	r0, r3
 8002624:	372c      	adds	r7, #44	@ 0x2c
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	20000204 	.word	0x20000204
 8002634:	200001e4 	.word	0x200001e4
 8002638:	20000108 	.word	0x20000108
 800263c:	2000019c 	.word	0x2000019c
 8002640:	20000104 	.word	0x20000104
 8002644:	200001f0 	.word	0x200001f0

08002648 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002650:	4b06      	ldr	r3, [pc, #24]	@ (800266c <vTaskInternalSetTimeOutState+0x24>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002658:	4b05      	ldr	r3, [pc, #20]	@ (8002670 <vTaskInternalSetTimeOutState+0x28>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	200001f4 	.word	0x200001f4
 8002670:	200001e0 	.word	0x200001e0

08002674 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b088      	sub	sp, #32
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d10b      	bne.n	800269c <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8002684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002688:	f383 8811 	msr	BASEPRI, r3
 800268c:	f3bf 8f6f 	isb	sy
 8002690:	f3bf 8f4f 	dsb	sy
 8002694:	613b      	str	r3, [r7, #16]
}
 8002696:	bf00      	nop
 8002698:	bf00      	nop
 800269a:	e7fd      	b.n	8002698 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10b      	bne.n	80026ba <xTaskCheckForTimeOut+0x46>
    __asm volatile
 80026a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026a6:	f383 8811 	msr	BASEPRI, r3
 80026aa:	f3bf 8f6f 	isb	sy
 80026ae:	f3bf 8f4f 	dsb	sy
 80026b2:	60fb      	str	r3, [r7, #12]
}
 80026b4:	bf00      	nop
 80026b6:	bf00      	nop
 80026b8:	e7fd      	b.n	80026b6 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80026ba:	f000 ffcb 	bl	8003654 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80026be:	4b1f      	ldr	r3, [pc, #124]	@ (800273c <xTaskCheckForTimeOut+0xc8>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d6:	d102      	bne.n	80026de <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80026d8:	2300      	movs	r3, #0
 80026da:	61fb      	str	r3, [r7, #28]
 80026dc:	e026      	b.n	800272c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	4b17      	ldr	r3, [pc, #92]	@ (8002740 <xTaskCheckForTimeOut+0xcc>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d00a      	beq.n	8002700 <xTaskCheckForTimeOut+0x8c>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d305      	bcc.n	8002700 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80026f4:	2301      	movs	r3, #1
 80026f6:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	e015      	b.n	800272c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	429a      	cmp	r2, r3
 8002708:	d20b      	bcs.n	8002722 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	1ad2      	subs	r2, r2, r3
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f7ff ff96 	bl	8002648 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800271c:	2300      	movs	r3, #0
 800271e:	61fb      	str	r3, [r7, #28]
 8002720:	e004      	b.n	800272c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002728:	2301      	movs	r3, #1
 800272a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800272c:	f000 ffc4 	bl	80036b8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8002730:	69fb      	ldr	r3, [r7, #28]
}
 8002732:	4618      	mov	r0, r3
 8002734:	3720      	adds	r7, #32
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	200001e0 	.word	0x200001e0
 8002740:	200001f4 	.word	0x200001f4

08002744 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8002748:	4b03      	ldr	r3, [pc, #12]	@ (8002758 <vTaskMissedYield+0x14>)
 800274a:	2201      	movs	r2, #1
 800274c:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 800274e:	bf00      	nop
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	200001f0 	.word	0x200001f0

0800275c <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002764:	f000 f852 	bl	800280c <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8002768:	4b06      	ldr	r3, [pc, #24]	@ (8002784 <prvIdleTask+0x28>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d9f9      	bls.n	8002764 <prvIdleTask+0x8>
            {
                taskYIELD();
 8002770:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <prvIdleTask+0x2c>)
 8002772:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	f3bf 8f4f 	dsb	sy
 800277c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002780:	e7f0      	b.n	8002764 <prvIdleTask+0x8>
 8002782:	bf00      	nop
 8002784:	20000108 	.word	0x20000108
 8002788:	e000ed04 	.word	0xe000ed04

0800278c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002792:	2300      	movs	r3, #0
 8002794:	607b      	str	r3, [r7, #4]
 8002796:	e00c      	b.n	80027b2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	4613      	mov	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4413      	add	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4a12      	ldr	r2, [pc, #72]	@ (80027ec <prvInitialiseTaskLists+0x60>)
 80027a4:	4413      	add	r3, r2
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7fe fa13 	bl	8000bd2 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	3301      	adds	r3, #1
 80027b0:	607b      	str	r3, [r7, #4]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2b04      	cmp	r3, #4
 80027b6:	d9ef      	bls.n	8002798 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80027b8:	480d      	ldr	r0, [pc, #52]	@ (80027f0 <prvInitialiseTaskLists+0x64>)
 80027ba:	f7fe fa0a 	bl	8000bd2 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80027be:	480d      	ldr	r0, [pc, #52]	@ (80027f4 <prvInitialiseTaskLists+0x68>)
 80027c0:	f7fe fa07 	bl	8000bd2 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80027c4:	480c      	ldr	r0, [pc, #48]	@ (80027f8 <prvInitialiseTaskLists+0x6c>)
 80027c6:	f7fe fa04 	bl	8000bd2 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80027ca:	480c      	ldr	r0, [pc, #48]	@ (80027fc <prvInitialiseTaskLists+0x70>)
 80027cc:	f7fe fa01 	bl	8000bd2 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80027d0:	480b      	ldr	r0, [pc, #44]	@ (8002800 <prvInitialiseTaskLists+0x74>)
 80027d2:	f7fe f9fe 	bl	8000bd2 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80027d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002804 <prvInitialiseTaskLists+0x78>)
 80027d8:	4a05      	ldr	r2, [pc, #20]	@ (80027f0 <prvInitialiseTaskLists+0x64>)
 80027da:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80027dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002808 <prvInitialiseTaskLists+0x7c>)
 80027de:	4a05      	ldr	r2, [pc, #20]	@ (80027f4 <prvInitialiseTaskLists+0x68>)
 80027e0:	601a      	str	r2, [r3, #0]
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	20000108 	.word	0x20000108
 80027f0:	2000016c 	.word	0x2000016c
 80027f4:	20000180 	.word	0x20000180
 80027f8:	2000019c 	.word	0x2000019c
 80027fc:	200001b0 	.word	0x200001b0
 8002800:	200001c8 	.word	0x200001c8
 8002804:	20000194 	.word	0x20000194
 8002808:	20000198 	.word	0x20000198

0800280c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002812:	e019      	b.n	8002848 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8002814:	f000 ff1e 	bl	8003654 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002818:	4b10      	ldr	r3, [pc, #64]	@ (800285c <prvCheckTasksWaitingTermination+0x50>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	3304      	adds	r3, #4
 8002824:	4618      	mov	r0, r3
 8002826:	f7fe fa3a 	bl	8000c9e <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800282a:	4b0d      	ldr	r3, [pc, #52]	@ (8002860 <prvCheckTasksWaitingTermination+0x54>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	3b01      	subs	r3, #1
 8002830:	4a0b      	ldr	r2, [pc, #44]	@ (8002860 <prvCheckTasksWaitingTermination+0x54>)
 8002832:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8002834:	4b0b      	ldr	r3, [pc, #44]	@ (8002864 <prvCheckTasksWaitingTermination+0x58>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	3b01      	subs	r3, #1
 800283a:	4a0a      	ldr	r2, [pc, #40]	@ (8002864 <prvCheckTasksWaitingTermination+0x58>)
 800283c:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800283e:	f000 ff3b 	bl	80036b8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f810 	bl	8002868 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002848:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <prvCheckTasksWaitingTermination+0x58>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d1e1      	bne.n	8002814 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002850:	bf00      	nop
 8002852:	bf00      	nop
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	200001b0 	.word	0x200001b0
 8002860:	200001dc 	.word	0x200001dc
 8002864:	200001c4 	.word	0x200001c4

08002868 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002874:	4618      	mov	r0, r3
 8002876:	f001 f945 	bl	8003b04 <vPortFree>
            vPortFree( pxTCB );
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f001 f942 	bl	8003b04 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002880:	bf00      	nop
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800288c:	4b0a      	ldr	r3, [pc, #40]	@ (80028b8 <prvResetNextTaskUnblockTime+0x30>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d104      	bne.n	80028a0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002896:	4b09      	ldr	r3, [pc, #36]	@ (80028bc <prvResetNextTaskUnblockTime+0x34>)
 8002898:	f04f 32ff 	mov.w	r2, #4294967295
 800289c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800289e:	e005      	b.n	80028ac <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80028a0:	4b05      	ldr	r3, [pc, #20]	@ (80028b8 <prvResetNextTaskUnblockTime+0x30>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a04      	ldr	r2, [pc, #16]	@ (80028bc <prvResetNextTaskUnblockTime+0x34>)
 80028aa:	6013      	str	r3, [r2, #0]
}
 80028ac:	bf00      	nop
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	20000194 	.word	0x20000194
 80028bc:	200001fc 	.word	0x200001fc

080028c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 80028c6:	4b0b      	ldr	r3, [pc, #44]	@ (80028f4 <xTaskGetSchedulerState+0x34>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d102      	bne.n	80028d4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80028ce:	2301      	movs	r3, #1
 80028d0:	607b      	str	r3, [r7, #4]
 80028d2:	e008      	b.n	80028e6 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80028d4:	4b08      	ldr	r3, [pc, #32]	@ (80028f8 <xTaskGetSchedulerState+0x38>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d102      	bne.n	80028e2 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 80028dc:	2302      	movs	r3, #2
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	e001      	b.n	80028e6 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 80028e2:	2300      	movs	r3, #0
 80028e4:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 80028e6:	687b      	ldr	r3, [r7, #4]
    }
 80028e8:	4618      	mov	r0, r3
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	200001e8 	.word	0x200001e8
 80028f8:	20000204 	.word	0x20000204

080028fc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8002908:	2300      	movs	r3, #0
 800290a:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	f000 8089 	beq.w	8002a26 <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002918:	4b45      	ldr	r3, [pc, #276]	@ (8002a30 <xTaskPriorityInherit+0x134>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800291e:	429a      	cmp	r2, r3
 8002920:	d278      	bcs.n	8002a14 <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	699b      	ldr	r3, [r3, #24]
 8002926:	2b00      	cmp	r3, #0
 8002928:	db06      	blt.n	8002938 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 800292a:	4b41      	ldr	r3, [pc, #260]	@ (8002a30 <xTaskPriorityInherit+0x134>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002930:	f1c3 0205 	rsb	r2, r3, #5
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	6959      	ldr	r1, [r3, #20]
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002940:	4613      	mov	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	4413      	add	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4a3a      	ldr	r2, [pc, #232]	@ (8002a34 <xTaskPriorityInherit+0x138>)
 800294a:	4413      	add	r3, r2
 800294c:	4299      	cmp	r1, r3
 800294e:	d159      	bne.n	8002a04 <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	3304      	adds	r3, #4
 8002954:	4618      	mov	r0, r3
 8002956:	f7fe f9a2 	bl	8000c9e <uxListRemove>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d10a      	bne.n	8002976 <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002964:	2201      	movs	r2, #1
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43da      	mvns	r2, r3
 800296c:	4b32      	ldr	r3, [pc, #200]	@ (8002a38 <xTaskPriorityInherit+0x13c>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4013      	ands	r3, r2
 8002972:	4a31      	ldr	r2, [pc, #196]	@ (8002a38 <xTaskPriorityInherit+0x13c>)
 8002974:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002976:	4b2e      	ldr	r3, [pc, #184]	@ (8002a30 <xTaskPriorityInherit+0x134>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002984:	2201      	movs	r2, #1
 8002986:	409a      	lsls	r2, r3
 8002988:	4b2b      	ldr	r3, [pc, #172]	@ (8002a38 <xTaskPriorityInherit+0x13c>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4313      	orrs	r3, r2
 800298e:	4a2a      	ldr	r2, [pc, #168]	@ (8002a38 <xTaskPriorityInherit+0x13c>)
 8002990:	6013      	str	r3, [r2, #0]
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002996:	4927      	ldr	r1, [pc, #156]	@ (8002a34 <xTaskPriorityInherit+0x138>)
 8002998:	4613      	mov	r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	4413      	add	r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	3304      	adds	r3, #4
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	609a      	str	r2, [r3, #8]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	689a      	ldr	r2, [r3, #8]
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	60da      	str	r2, [r3, #12]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	3204      	adds	r2, #4
 80029be:	605a      	str	r2, [r3, #4]
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	1d1a      	adds	r2, r3, #4
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	609a      	str	r2, [r3, #8]
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029cc:	4613      	mov	r3, r2
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	4413      	add	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4a17      	ldr	r2, [pc, #92]	@ (8002a34 <xTaskPriorityInherit+0x138>)
 80029d6:	441a      	add	r2, r3
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	615a      	str	r2, [r3, #20]
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029e0:	4914      	ldr	r1, [pc, #80]	@ (8002a34 <xTaskPriorityInherit+0x138>)
 80029e2:	4613      	mov	r3, r2
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	4413      	add	r3, r2
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	440b      	add	r3, r1
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80029f2:	1c59      	adds	r1, r3, #1
 80029f4:	480f      	ldr	r0, [pc, #60]	@ (8002a34 <xTaskPriorityInherit+0x138>)
 80029f6:	4613      	mov	r3, r2
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	4413      	add	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	4403      	add	r3, r0
 8002a00:	6019      	str	r1, [r3, #0]
 8002a02:	e004      	b.n	8002a0e <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002a04:	4b0a      	ldr	r3, [pc, #40]	@ (8002a30 <xTaskPriorityInherit+0x134>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	617b      	str	r3, [r7, #20]
 8002a12:	e008      	b.n	8002a26 <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002a18:	4b05      	ldr	r3, [pc, #20]	@ (8002a30 <xTaskPriorityInherit+0x134>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d201      	bcs.n	8002a26 <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8002a22:	2301      	movs	r3, #1
 8002a24:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 8002a26:	697b      	ldr	r3, [r7, #20]
    }
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3718      	adds	r7, #24
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	20000104 	.word	0x20000104
 8002a34:	20000108 	.word	0x20000108
 8002a38:	200001e4 	.word	0x200001e4

08002a3c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b088      	sub	sp, #32
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f000 8090 	beq.w	8002b74 <xTaskPriorityDisinherit+0x138>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8002a54:	4b4a      	ldr	r3, [pc, #296]	@ (8002b80 <xTaskPriorityDisinherit+0x144>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	69ba      	ldr	r2, [r7, #24]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d00b      	beq.n	8002a76 <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 8002a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a62:	f383 8811 	msr	BASEPRI, r3
 8002a66:	f3bf 8f6f 	isb	sy
 8002a6a:	f3bf 8f4f 	dsb	sy
 8002a6e:	613b      	str	r3, [r7, #16]
}
 8002a70:	bf00      	nop
 8002a72:	bf00      	nop
 8002a74:	e7fd      	b.n	8002a72 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10b      	bne.n	8002a96 <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 8002a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a82:	f383 8811 	msr	BASEPRI, r3
 8002a86:	f3bf 8f6f 	isb	sy
 8002a8a:	f3bf 8f4f 	dsb	sy
 8002a8e:	60fb      	str	r3, [r7, #12]
}
 8002a90:	bf00      	nop
 8002a92:	bf00      	nop
 8002a94:	e7fd      	b.n	8002a92 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a9a:	1e5a      	subs	r2, r3, #1
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d063      	beq.n	8002b74 <xTaskPriorityDisinherit+0x138>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d15f      	bne.n	8002b74 <xTaskPriorityDisinherit+0x138>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	3304      	adds	r3, #4
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7fe f8f0 	bl	8000c9e <uxListRemove>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d10a      	bne.n	8002ada <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac8:	2201      	movs	r2, #1
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	43da      	mvns	r2, r3
 8002ad0:	4b2c      	ldr	r3, [pc, #176]	@ (8002b84 <xTaskPriorityDisinherit+0x148>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	4a2b      	ldr	r2, [pc, #172]	@ (8002b84 <xTaskPriorityDisinherit+0x148>)
 8002ad8:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae6:	f1c3 0205 	rsb	r2, r3, #5
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af2:	2201      	movs	r2, #1
 8002af4:	409a      	lsls	r2, r3
 8002af6:	4b23      	ldr	r3, [pc, #140]	@ (8002b84 <xTaskPriorityDisinherit+0x148>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	4a21      	ldr	r2, [pc, #132]	@ (8002b84 <xTaskPriorityDisinherit+0x148>)
 8002afe:	6013      	str	r3, [r2, #0]
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b04:	4920      	ldr	r1, [pc, #128]	@ (8002b88 <xTaskPriorityDisinherit+0x14c>)
 8002b06:	4613      	mov	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	440b      	add	r3, r1
 8002b10:	3304      	adds	r3, #4
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	617b      	str	r3, [r7, #20]
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	60da      	str	r2, [r3, #12]
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	3204      	adds	r2, #4
 8002b2c:	605a      	str	r2, [r3, #4]
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	1d1a      	adds	r2, r3, #4
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	609a      	str	r2, [r3, #8]
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	4413      	add	r3, r2
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	4a11      	ldr	r2, [pc, #68]	@ (8002b88 <xTaskPriorityDisinherit+0x14c>)
 8002b44:	441a      	add	r2, r3
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	615a      	str	r2, [r3, #20]
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b4e:	490e      	ldr	r1, [pc, #56]	@ (8002b88 <xTaskPriorityDisinherit+0x14c>)
 8002b50:	4613      	mov	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4413      	add	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002b60:	1c59      	adds	r1, r3, #1
 8002b62:	4809      	ldr	r0, [pc, #36]	@ (8002b88 <xTaskPriorityDisinherit+0x14c>)
 8002b64:	4613      	mov	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	4413      	add	r3, r2
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	4403      	add	r3, r0
 8002b6e:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8002b70:	2301      	movs	r3, #1
 8002b72:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 8002b74:	69fb      	ldr	r3, [r7, #28]
    }
 8002b76:	4618      	mov	r0, r3
 8002b78:	3720      	adds	r7, #32
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	20000104 	.word	0x20000104
 8002b84:	200001e4 	.word	0x200001e4
 8002b88:	20000108 	.word	0x20000108

08002b8c <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08a      	sub	sp, #40	@ 0x28
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f000 80a5 	beq.w	8002cf0 <vTaskPriorityDisinheritAfterTimeout+0x164>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8002ba6:	6a3b      	ldr	r3, [r7, #32]
 8002ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d10b      	bne.n	8002bc6 <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 8002bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bb2:	f383 8811 	msr	BASEPRI, r3
 8002bb6:	f3bf 8f6f 	isb	sy
 8002bba:	f3bf 8f4f 	dsb	sy
 8002bbe:	613b      	str	r3, [r7, #16]
}
 8002bc0:	bf00      	nop
 8002bc2:	bf00      	nop
 8002bc4:	e7fd      	b.n	8002bc2 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8002bc6:	6a3b      	ldr	r3, [r7, #32]
 8002bc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d902      	bls.n	8002bd6 <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bd4:	e002      	b.n	8002bdc <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8002bd6:	6a3b      	ldr	r3, [r7, #32]
 8002bd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bda:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8002bdc:	6a3b      	ldr	r3, [r7, #32]
 8002bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002be2:	429a      	cmp	r2, r3
 8002be4:	f000 8084 	beq.w	8002cf0 <vTaskPriorityDisinheritAfterTimeout+0x164>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8002be8:	6a3b      	ldr	r3, [r7, #32]
 8002bea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bec:	69fa      	ldr	r2, [r7, #28]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d17e      	bne.n	8002cf0 <vTaskPriorityDisinheritAfterTimeout+0x164>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8002bf2:	4b41      	ldr	r3, [pc, #260]	@ (8002cf8 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	6a3a      	ldr	r2, [r7, #32]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d10b      	bne.n	8002c14 <vTaskPriorityDisinheritAfterTimeout+0x88>
    __asm volatile
 8002bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c00:	f383 8811 	msr	BASEPRI, r3
 8002c04:	f3bf 8f6f 	isb	sy
 8002c08:	f3bf 8f4f 	dsb	sy
 8002c0c:	60fb      	str	r3, [r7, #12]
}
 8002c0e:	bf00      	nop
 8002c10:	bf00      	nop
 8002c12:	e7fd      	b.n	8002c10 <vTaskPriorityDisinheritAfterTimeout+0x84>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8002c14:	6a3b      	ldr	r3, [r7, #32]
 8002c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c18:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8002c1a:	6a3b      	ldr	r3, [r7, #32]
 8002c1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c1e:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8002c20:	6a3b      	ldr	r3, [r7, #32]
 8002c22:	699b      	ldr	r3, [r3, #24]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	db04      	blt.n	8002c32 <vTaskPriorityDisinheritAfterTimeout+0xa6>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 8002c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2a:	f1c3 0205 	rsb	r2, r3, #5
 8002c2e:	6a3b      	ldr	r3, [r7, #32]
 8002c30:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	6959      	ldr	r1, [r3, #20]
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	4413      	add	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4a2e      	ldr	r2, [pc, #184]	@ (8002cfc <vTaskPriorityDisinheritAfterTimeout+0x170>)
 8002c42:	4413      	add	r3, r2
 8002c44:	4299      	cmp	r1, r3
 8002c46:	d153      	bne.n	8002cf0 <vTaskPriorityDisinheritAfterTimeout+0x164>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c48:	6a3b      	ldr	r3, [r7, #32]
 8002c4a:	3304      	adds	r3, #4
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7fe f826 	bl	8000c9e <uxListRemove>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d10a      	bne.n	8002c6e <vTaskPriorityDisinheritAfterTimeout+0xe2>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8002c58:	6a3b      	ldr	r3, [r7, #32]
 8002c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43da      	mvns	r2, r3
 8002c64:	4b26      	ldr	r3, [pc, #152]	@ (8002d00 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	4a25      	ldr	r2, [pc, #148]	@ (8002d00 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8002c6c:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8002c6e:	6a3b      	ldr	r3, [r7, #32]
 8002c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c72:	2201      	movs	r2, #1
 8002c74:	409a      	lsls	r2, r3
 8002c76:	4b22      	ldr	r3, [pc, #136]	@ (8002d00 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	4a20      	ldr	r2, [pc, #128]	@ (8002d00 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8002c7e:	6013      	str	r3, [r2, #0]
 8002c80:	6a3b      	ldr	r3, [r7, #32]
 8002c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c84:	491d      	ldr	r1, [pc, #116]	@ (8002cfc <vTaskPriorityDisinheritAfterTimeout+0x170>)
 8002c86:	4613      	mov	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4413      	add	r3, r2
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	440b      	add	r3, r1
 8002c90:	3304      	adds	r3, #4
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	617b      	str	r3, [r7, #20]
 8002c96:	6a3b      	ldr	r3, [r7, #32]
 8002c98:	697a      	ldr	r2, [r7, #20]
 8002c9a:	609a      	str	r2, [r3, #8]
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	6a3b      	ldr	r3, [r7, #32]
 8002ca2:	60da      	str	r2, [r3, #12]
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	6a3a      	ldr	r2, [r7, #32]
 8002caa:	3204      	adds	r2, #4
 8002cac:	605a      	str	r2, [r3, #4]
 8002cae:	6a3b      	ldr	r3, [r7, #32]
 8002cb0:	1d1a      	adds	r2, r3, #4
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	609a      	str	r2, [r3, #8]
 8002cb6:	6a3b      	ldr	r3, [r7, #32]
 8002cb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cba:	4613      	mov	r3, r2
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	4413      	add	r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	4a0e      	ldr	r2, [pc, #56]	@ (8002cfc <vTaskPriorityDisinheritAfterTimeout+0x170>)
 8002cc4:	441a      	add	r2, r3
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	615a      	str	r2, [r3, #20]
 8002cca:	6a3b      	ldr	r3, [r7, #32]
 8002ccc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cce:	490b      	ldr	r1, [pc, #44]	@ (8002cfc <vTaskPriorityDisinheritAfterTimeout+0x170>)
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6a3a      	ldr	r2, [r7, #32]
 8002cde:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002ce0:	1c59      	adds	r1, r3, #1
 8002ce2:	4806      	ldr	r0, [pc, #24]	@ (8002cfc <vTaskPriorityDisinheritAfterTimeout+0x170>)
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4413      	add	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	4403      	add	r3, r0
 8002cee:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 8002cf0:	bf00      	nop
 8002cf2:	3728      	adds	r7, #40	@ 0x28
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20000104 	.word	0x20000104
 8002cfc:	20000108 	.word	0x20000108
 8002d00:	200001e4 	.word	0x200001e4

08002d04 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8002d0a:	4b09      	ldr	r3, [pc, #36]	@ (8002d30 <pvTaskIncrementMutexHeldCount+0x2c>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d004      	beq.n	8002d20 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d1a:	1c5a      	adds	r2, r3, #1
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 8002d20:	687b      	ldr	r3, [r7, #4]
    }
 8002d22:	4618      	mov	r0, r3
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	20000104 	.word	0x20000104

08002d34 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b088      	sub	sp, #32
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002d3e:	4b37      	ldr	r3, [pc, #220]	@ (8002e1c <prvAddCurrentTaskToDelayedList+0xe8>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8002d44:	4b36      	ldr	r3, [pc, #216]	@ (8002e20 <prvAddCurrentTaskToDelayedList+0xec>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8002d4a:	4b36      	ldr	r3, [pc, #216]	@ (8002e24 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d50:	4b35      	ldr	r3, [pc, #212]	@ (8002e28 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	3304      	adds	r3, #4
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7fd ffa1 	bl	8000c9e <uxListRemove>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10b      	bne.n	8002d7a <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002d62:	4b31      	ldr	r3, [pc, #196]	@ (8002e28 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d68:	2201      	movs	r2, #1
 8002d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6e:	43da      	mvns	r2, r3
 8002d70:	4b2e      	ldr	r3, [pc, #184]	@ (8002e2c <prvAddCurrentTaskToDelayedList+0xf8>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4013      	ands	r3, r2
 8002d76:	4a2d      	ldr	r2, [pc, #180]	@ (8002e2c <prvAddCurrentTaskToDelayedList+0xf8>)
 8002d78:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d80:	d124      	bne.n	8002dcc <prvAddCurrentTaskToDelayedList+0x98>
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d021      	beq.n	8002dcc <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d88:	4b29      	ldr	r3, [pc, #164]	@ (8002e30 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	613b      	str	r3, [r7, #16]
 8002d8e:	4b26      	ldr	r3, [pc, #152]	@ (8002e28 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	609a      	str	r2, [r3, #8]
 8002d96:	4b24      	ldr	r3, [pc, #144]	@ (8002e28 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	6892      	ldr	r2, [r2, #8]
 8002d9e:	60da      	str	r2, [r3, #12]
 8002da0:	4b21      	ldr	r3, [pc, #132]	@ (8002e28 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	3204      	adds	r2, #4
 8002daa:	605a      	str	r2, [r3, #4]
 8002dac:	4b1e      	ldr	r3, [pc, #120]	@ (8002e28 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	1d1a      	adds	r2, r3, #4
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	609a      	str	r2, [r3, #8]
 8002db6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e28 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a1d      	ldr	r2, [pc, #116]	@ (8002e30 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002dbc:	615a      	str	r2, [r3, #20]
 8002dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8002e30 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	4a1a      	ldr	r2, [pc, #104]	@ (8002e30 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002dc6:	6013      	str	r3, [r2, #0]
 8002dc8:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002dca:	e022      	b.n	8002e12 <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8002dcc:	69fa      	ldr	r2, [r7, #28]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002dd4:	4b14      	ldr	r3, [pc, #80]	@ (8002e28 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68fa      	ldr	r2, [r7, #12]
 8002dda:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d207      	bcs.n	8002df4 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002de4:	4b10      	ldr	r3, [pc, #64]	@ (8002e28 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	3304      	adds	r3, #4
 8002dea:	4619      	mov	r1, r3
 8002dec:	6978      	ldr	r0, [r7, #20]
 8002dee:	f7fd ff1d 	bl	8000c2c <vListInsert>
}
 8002df2:	e00e      	b.n	8002e12 <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002df4:	4b0c      	ldr	r3, [pc, #48]	@ (8002e28 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	3304      	adds	r3, #4
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	69b8      	ldr	r0, [r7, #24]
 8002dfe:	f7fd ff15 	bl	8000c2c <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8002e02:	4b0c      	ldr	r3, [pc, #48]	@ (8002e34 <prvAddCurrentTaskToDelayedList+0x100>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d202      	bcs.n	8002e12 <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8002e0c:	4a09      	ldr	r2, [pc, #36]	@ (8002e34 <prvAddCurrentTaskToDelayedList+0x100>)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6013      	str	r3, [r2, #0]
}
 8002e12:	bf00      	nop
 8002e14:	3720      	adds	r7, #32
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	200001e0 	.word	0x200001e0
 8002e20:	20000194 	.word	0x20000194
 8002e24:	20000198 	.word	0x20000198
 8002e28:	20000104 	.word	0x20000104
 8002e2c:	200001e4 	.word	0x200001e4
 8002e30:	200001c8 	.word	0x200001c8
 8002e34:	200001fc 	.word	0x200001fc

08002e38 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8002e42:	f000 fa55 	bl	80032f0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8002e46:	4b12      	ldr	r3, [pc, #72]	@ (8002e90 <xTimerCreateTimerTask+0x58>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00b      	beq.n	8002e66 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8002e4e:	4b11      	ldr	r3, [pc, #68]	@ (8002e94 <xTimerCreateTimerTask+0x5c>)
 8002e50:	9301      	str	r3, [sp, #4]
 8002e52:	2302      	movs	r3, #2
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	2300      	movs	r3, #0
 8002e58:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e5c:	490e      	ldr	r1, [pc, #56]	@ (8002e98 <xTimerCreateTimerTask+0x60>)
 8002e5e:	480f      	ldr	r0, [pc, #60]	@ (8002e9c <xTimerCreateTimerTask+0x64>)
 8002e60:	f7fe fdf2 	bl	8001a48 <xTaskCreate>
 8002e64:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d10b      	bne.n	8002e84 <xTimerCreateTimerTask+0x4c>
    __asm volatile
 8002e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e70:	f383 8811 	msr	BASEPRI, r3
 8002e74:	f3bf 8f6f 	isb	sy
 8002e78:	f3bf 8f4f 	dsb	sy
 8002e7c:	603b      	str	r3, [r7, #0]
}
 8002e7e:	bf00      	nop
 8002e80:	bf00      	nop
 8002e82:	e7fd      	b.n	8002e80 <xTimerCreateTimerTask+0x48>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 8002e84:	687b      	ldr	r3, [r7, #4]
    }
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	20000238 	.word	0x20000238
 8002e94:	2000023c 	.word	0x2000023c
 8002e98:	080048d8 	.word	0x080048d8
 8002e9c:	08002f45 	.word	0x08002f45

08002ea0 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002eac:	e008      	b.n	8002ec0 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	4413      	add	r3, r2
 8002eb6:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	699a      	ldr	r2, [r3, #24]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	18d1      	adds	r1, r2, r3
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	68f8      	ldr	r0, [r7, #12]
 8002ece:	f000 f8df 	bl	8003090 <prvInsertTimerInActiveList>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1ea      	bne.n	8002eae <prvReloadTimer+0xe>
        }
    }
 8002ed8:	bf00      	nop
 8002eda:	bf00      	nop
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
	...

08002ee4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002eee:	4b14      	ldr	r3, [pc, #80]	@ (8002f40 <prvProcessExpiredTimer+0x5c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	3304      	adds	r3, #4
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7fd fece 	bl	8000c9e <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002f08:	f003 0304 	and.w	r3, r3, #4
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8002f10:	683a      	ldr	r2, [r7, #0]
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f7ff ffc3 	bl	8002ea0 <prvReloadTimer>
 8002f1a:	e008      	b.n	8002f2e <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002f22:	f023 0301 	bic.w	r3, r3, #1
 8002f26:	b2da      	uxtb	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6a1b      	ldr	r3, [r3, #32]
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	4798      	blx	r3
    }
 8002f36:	bf00      	nop
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	20000230 	.word	0x20000230

08002f44 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002f4c:	f107 0308 	add.w	r3, r7, #8
 8002f50:	4618      	mov	r0, r3
 8002f52:	f000 f859 	bl	8003008 <prvGetNextExpireTime>
 8002f56:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	68f8      	ldr	r0, [r7, #12]
 8002f5e:	f000 f805 	bl	8002f6c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8002f62:	f000 f8d7 	bl	8003114 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002f66:	bf00      	nop
 8002f68:	e7f0      	b.n	8002f4c <prvTimerTask+0x8>
	...

08002f6c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8002f76:	f7fe ff77 	bl	8001e68 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002f7a:	f107 0308 	add.w	r3, r7, #8
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f000 f866 	bl	8003050 <prvSampleTimeNow>
 8002f84:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d130      	bne.n	8002fee <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10a      	bne.n	8002fa8 <prvProcessTimerOrBlockTask+0x3c>
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d806      	bhi.n	8002fa8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8002f9a:	f7fe ff73 	bl	8001e84 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002f9e:	68f9      	ldr	r1, [r7, #12]
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f7ff ff9f 	bl	8002ee4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8002fa6:	e024      	b.n	8002ff2 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d008      	beq.n	8002fc0 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002fae:	4b13      	ldr	r3, [pc, #76]	@ (8002ffc <prvProcessTimerOrBlockTask+0x90>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <prvProcessTimerOrBlockTask+0x50>
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e000      	b.n	8002fbe <prvProcessTimerOrBlockTask+0x52>
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8003000 <prvProcessTimerOrBlockTask+0x94>)
 8002fc2:	6818      	ldr	r0, [r3, #0]
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	4619      	mov	r1, r3
 8002fce:	f7fe fccb 	bl	8001968 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8002fd2:	f7fe ff57 	bl	8001e84 <xTaskResumeAll>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d10a      	bne.n	8002ff2 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8002fdc:	4b09      	ldr	r3, [pc, #36]	@ (8003004 <prvProcessTimerOrBlockTask+0x98>)
 8002fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	f3bf 8f4f 	dsb	sy
 8002fe8:	f3bf 8f6f 	isb	sy
    }
 8002fec:	e001      	b.n	8002ff2 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8002fee:	f7fe ff49 	bl	8001e84 <xTaskResumeAll>
    }
 8002ff2:	bf00      	nop
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	20000234 	.word	0x20000234
 8003000:	20000238 	.word	0x20000238
 8003004:	e000ed04 	.word	0xe000ed04

08003008 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003010:	4b0e      	ldr	r3, [pc, #56]	@ (800304c <prvGetNextExpireTime+0x44>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <prvGetNextExpireTime+0x16>
 800301a:	2201      	movs	r2, #1
 800301c:	e000      	b.n	8003020 <prvGetNextExpireTime+0x18>
 800301e:	2200      	movs	r2, #0
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d105      	bne.n	8003038 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800302c:	4b07      	ldr	r3, [pc, #28]	@ (800304c <prvGetNextExpireTime+0x44>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	60fb      	str	r3, [r7, #12]
 8003036:	e001      	b.n	800303c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800303c:	68fb      	ldr	r3, [r7, #12]
    }
 800303e:	4618      	mov	r0, r3
 8003040:	3714      	adds	r7, #20
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	20000230 	.word	0x20000230

08003050 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8003058:	f7ff f81c 	bl	8002094 <xTaskGetTickCount>
 800305c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800305e:	4b0b      	ldr	r3, [pc, #44]	@ (800308c <prvSampleTimeNow+0x3c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	429a      	cmp	r2, r3
 8003066:	d205      	bcs.n	8003074 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003068:	f000 f91c 	bl	80032a4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	e002      	b.n	800307a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800307a:	4a04      	ldr	r2, [pc, #16]	@ (800308c <prvSampleTimeNow+0x3c>)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003080:	68fb      	ldr	r3, [r7, #12]
    }
 8003082:	4618      	mov	r0, r3
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	20000240 	.word	0x20000240

08003090 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
 800309c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800309e:	2300      	movs	r3, #0
 80030a0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	68ba      	ldr	r2, [r7, #8]
 80030a6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80030ae:	68ba      	ldr	r2, [r7, #8]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d812      	bhi.n	80030dc <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	1ad2      	subs	r2, r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d302      	bcc.n	80030ca <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80030c4:	2301      	movs	r3, #1
 80030c6:	617b      	str	r3, [r7, #20]
 80030c8:	e01b      	b.n	8003102 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80030ca:	4b10      	ldr	r3, [pc, #64]	@ (800310c <prvInsertTimerInActiveList+0x7c>)
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	3304      	adds	r3, #4
 80030d2:	4619      	mov	r1, r3
 80030d4:	4610      	mov	r0, r2
 80030d6:	f7fd fda9 	bl	8000c2c <vListInsert>
 80030da:	e012      	b.n	8003102 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d206      	bcs.n	80030f2 <prvInsertTimerInActiveList+0x62>
 80030e4:	68ba      	ldr	r2, [r7, #8]
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d302      	bcc.n	80030f2 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80030ec:	2301      	movs	r3, #1
 80030ee:	617b      	str	r3, [r7, #20]
 80030f0:	e007      	b.n	8003102 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80030f2:	4b07      	ldr	r3, [pc, #28]	@ (8003110 <prvInsertTimerInActiveList+0x80>)
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	3304      	adds	r3, #4
 80030fa:	4619      	mov	r1, r3
 80030fc:	4610      	mov	r0, r2
 80030fe:	f7fd fd95 	bl	8000c2c <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003102:	697b      	ldr	r3, [r7, #20]
    }
 8003104:	4618      	mov	r0, r3
 8003106:	3718      	adds	r7, #24
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	20000234 	.word	0x20000234
 8003110:	20000230 	.word	0x20000230

08003114 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003114:	b580      	push	{r7, lr}
 8003116:	b088      	sub	sp, #32
 8003118:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800311a:	f107 0308 	add.w	r3, r7, #8
 800311e:	2200      	movs	r2, #0
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	605a      	str	r2, [r3, #4]
 8003124:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8003126:	e0a9      	b.n	800327c <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	2b00      	cmp	r3, #0
 800312c:	f2c0 80a6 	blt.w	800327c <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	695b      	ldr	r3, [r3, #20]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d004      	beq.n	8003146 <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	3304      	adds	r3, #4
 8003140:	4618      	mov	r0, r3
 8003142:	f7fd fdac 	bl	8000c9e <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003146:	1d3b      	adds	r3, r7, #4
 8003148:	4618      	mov	r0, r3
 800314a:	f7ff ff81 	bl	8003050 <prvSampleTimeNow>
 800314e:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	3b01      	subs	r3, #1
 8003154:	2b08      	cmp	r3, #8
 8003156:	f200 808e 	bhi.w	8003276 <prvProcessReceivedCommands+0x162>
 800315a:	a201      	add	r2, pc, #4	@ (adr r2, 8003160 <prvProcessReceivedCommands+0x4c>)
 800315c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003160:	08003185 	.word	0x08003185
 8003164:	08003185 	.word	0x08003185
 8003168:	080031ed 	.word	0x080031ed
 800316c:	08003201 	.word	0x08003201
 8003170:	0800324d 	.word	0x0800324d
 8003174:	08003185 	.word	0x08003185
 8003178:	08003185 	.word	0x08003185
 800317c:	080031ed 	.word	0x080031ed
 8003180:	08003201 	.word	0x08003201
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	b2da      	uxtb	r2, r3
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	699b      	ldr	r3, [r3, #24]
 800319c:	18d1      	adds	r1, r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	69f8      	ldr	r0, [r7, #28]
 80031a4:	f7ff ff74 	bl	8003090 <prvInsertTimerInActiveList>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d065      	beq.n	800327a <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d009      	beq.n	80031d0 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	4413      	add	r3, r2
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	4619      	mov	r1, r3
 80031c8:	69f8      	ldr	r0, [r7, #28]
 80031ca:	f7ff fe69 	bl	8002ea0 <prvReloadTimer>
 80031ce:	e008      	b.n	80031e2 <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80031d6:	f023 0301 	bic.w	r3, r3, #1
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	6a1b      	ldr	r3, [r3, #32]
 80031e6:	69f8      	ldr	r0, [r7, #28]
 80031e8:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80031ea:	e046      	b.n	800327a <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80031f2:	f023 0301 	bic.w	r3, r3, #1
 80031f6:	b2da      	uxtb	r2, r3
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80031fe:	e03d      	b.n	800327c <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003206:	f043 0301 	orr.w	r3, r3, #1
 800320a:	b2da      	uxtb	r2, r3
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003212:	68fa      	ldr	r2, [r7, #12]
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10b      	bne.n	8003238 <prvProcessReceivedCommands+0x124>
    __asm volatile
 8003220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003224:	f383 8811 	msr	BASEPRI, r3
 8003228:	f3bf 8f6f 	isb	sy
 800322c:	f3bf 8f4f 	dsb	sy
 8003230:	617b      	str	r3, [r7, #20]
}
 8003232:	bf00      	nop
 8003234:	bf00      	nop
 8003236:	e7fd      	b.n	8003234 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	699a      	ldr	r2, [r3, #24]
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	18d1      	adds	r1, r2, r3
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	69f8      	ldr	r0, [r7, #28]
 8003246:	f7ff ff23 	bl	8003090 <prvInsertTimerInActiveList>
                        break;
 800324a:	e017      	b.n	800327c <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d103      	bne.n	8003262 <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 800325a:	69f8      	ldr	r0, [r7, #28]
 800325c:	f000 fc52 	bl	8003b04 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003260:	e00c      	b.n	800327c <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003268:	f023 0301 	bic.w	r3, r3, #1
 800326c:	b2da      	uxtb	r2, r3
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003274:	e002      	b.n	800327c <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 8003276:	bf00      	nop
 8003278:	e000      	b.n	800327c <prvProcessReceivedCommands+0x168>
                        break;
 800327a:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800327c:	4b08      	ldr	r3, [pc, #32]	@ (80032a0 <prvProcessReceivedCommands+0x18c>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f107 0108 	add.w	r1, r7, #8
 8003284:	2200      	movs	r2, #0
 8003286:	4618      	mov	r0, r3
 8003288:	f7fe f814 	bl	80012b4 <xQueueReceive>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	f47f af4a 	bne.w	8003128 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8003294:	bf00      	nop
 8003296:	bf00      	nop
 8003298:	3720      	adds	r7, #32
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	20000238 	.word	0x20000238

080032a4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80032aa:	e009      	b.n	80032c0 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80032ac:	4b0e      	ldr	r3, [pc, #56]	@ (80032e8 <prvSwitchTimerLists+0x44>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80032b6:	f04f 31ff 	mov.w	r1, #4294967295
 80032ba:	6838      	ldr	r0, [r7, #0]
 80032bc:	f7ff fe12 	bl	8002ee4 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80032c0:	4b09      	ldr	r3, [pc, #36]	@ (80032e8 <prvSwitchTimerLists+0x44>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f0      	bne.n	80032ac <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80032ca:	4b07      	ldr	r3, [pc, #28]	@ (80032e8 <prvSwitchTimerLists+0x44>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80032d0:	4b06      	ldr	r3, [pc, #24]	@ (80032ec <prvSwitchTimerLists+0x48>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a04      	ldr	r2, [pc, #16]	@ (80032e8 <prvSwitchTimerLists+0x44>)
 80032d6:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80032d8:	4a04      	ldr	r2, [pc, #16]	@ (80032ec <prvSwitchTimerLists+0x48>)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6013      	str	r3, [r2, #0]
    }
 80032de:	bf00      	nop
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	20000230 	.word	0x20000230
 80032ec:	20000234 	.word	0x20000234

080032f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80032f4:	f000 f9ae 	bl	8003654 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80032f8:	4b12      	ldr	r3, [pc, #72]	@ (8003344 <prvCheckForValidListAndQueue+0x54>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d11d      	bne.n	800333c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003300:	4811      	ldr	r0, [pc, #68]	@ (8003348 <prvCheckForValidListAndQueue+0x58>)
 8003302:	f7fd fc66 	bl	8000bd2 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003306:	4811      	ldr	r0, [pc, #68]	@ (800334c <prvCheckForValidListAndQueue+0x5c>)
 8003308:	f7fd fc63 	bl	8000bd2 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800330c:	4b10      	ldr	r3, [pc, #64]	@ (8003350 <prvCheckForValidListAndQueue+0x60>)
 800330e:	4a0e      	ldr	r2, [pc, #56]	@ (8003348 <prvCheckForValidListAndQueue+0x58>)
 8003310:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003312:	4b10      	ldr	r3, [pc, #64]	@ (8003354 <prvCheckForValidListAndQueue+0x64>)
 8003314:	4a0d      	ldr	r2, [pc, #52]	@ (800334c <prvCheckForValidListAndQueue+0x5c>)
 8003316:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 8003318:	2200      	movs	r2, #0
 800331a:	210c      	movs	r1, #12
 800331c:	200a      	movs	r0, #10
 800331e:	f7fd fd7b 	bl	8000e18 <xQueueGenericCreate>
 8003322:	4603      	mov	r3, r0
 8003324:	4a07      	ldr	r2, [pc, #28]	@ (8003344 <prvCheckForValidListAndQueue+0x54>)
 8003326:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003328:	4b06      	ldr	r3, [pc, #24]	@ (8003344 <prvCheckForValidListAndQueue+0x54>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d005      	beq.n	800333c <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003330:	4b04      	ldr	r3, [pc, #16]	@ (8003344 <prvCheckForValidListAndQueue+0x54>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4908      	ldr	r1, [pc, #32]	@ (8003358 <prvCheckForValidListAndQueue+0x68>)
 8003336:	4618      	mov	r0, r3
 8003338:	f7fe fac6 	bl	80018c8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800333c:	f000 f9bc 	bl	80036b8 <vPortExitCritical>
    }
 8003340:	bf00      	nop
 8003342:	bd80      	pop	{r7, pc}
 8003344:	20000238 	.word	0x20000238
 8003348:	20000208 	.word	0x20000208
 800334c:	2000021c 	.word	0x2000021c
 8003350:	20000230 	.word	0x20000230
 8003354:	20000234 	.word	0x20000234
 8003358:	080048e0 	.word	0x080048e0

0800335c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	3b04      	subs	r3, #4
 800336c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003374:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	3b04      	subs	r3, #4
 800337a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	f023 0201 	bic.w	r2, r3, #1
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	3b04      	subs	r3, #4
 800338a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800338c:	4a0c      	ldr	r2, [pc, #48]	@ (80033c0 <pxPortInitialiseStack+0x64>)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	3b14      	subs	r3, #20
 8003396:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	3b04      	subs	r3, #4
 80033a2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f06f 0202 	mvn.w	r2, #2
 80033aa:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	3b20      	subs	r3, #32
 80033b0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80033b2:	68fb      	ldr	r3, [r7, #12]
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3714      	adds	r7, #20
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr
 80033c0:	080033c5 	.word	0x080033c5

080033c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80033c4:	b480      	push	{r7}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80033ca:	2300      	movs	r3, #0
 80033cc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80033ce:	4b13      	ldr	r3, [pc, #76]	@ (800341c <prvTaskExitError+0x58>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d6:	d00b      	beq.n	80033f0 <prvTaskExitError+0x2c>
    __asm volatile
 80033d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033dc:	f383 8811 	msr	BASEPRI, r3
 80033e0:	f3bf 8f6f 	isb	sy
 80033e4:	f3bf 8f4f 	dsb	sy
 80033e8:	60fb      	str	r3, [r7, #12]
}
 80033ea:	bf00      	nop
 80033ec:	bf00      	nop
 80033ee:	e7fd      	b.n	80033ec <prvTaskExitError+0x28>
    __asm volatile
 80033f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033f4:	f383 8811 	msr	BASEPRI, r3
 80033f8:	f3bf 8f6f 	isb	sy
 80033fc:	f3bf 8f4f 	dsb	sy
 8003400:	60bb      	str	r3, [r7, #8]
}
 8003402:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003404:	bf00      	nop
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d0fc      	beq.n	8003406 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800340c:	bf00      	nop
 800340e:	bf00      	nop
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	20000004 	.word	0x20000004

08003420 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003420:	4b07      	ldr	r3, [pc, #28]	@ (8003440 <pxCurrentTCBConst2>)
 8003422:	6819      	ldr	r1, [r3, #0]
 8003424:	6808      	ldr	r0, [r1, #0]
 8003426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800342a:	f380 8809 	msr	PSP, r0
 800342e:	f3bf 8f6f 	isb	sy
 8003432:	f04f 0000 	mov.w	r0, #0
 8003436:	f380 8811 	msr	BASEPRI, r0
 800343a:	4770      	bx	lr
 800343c:	f3af 8000 	nop.w

08003440 <pxCurrentTCBConst2>:
 8003440:	20000104 	.word	0x20000104
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8003444:	bf00      	nop
 8003446:	bf00      	nop

08003448 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003448:	4808      	ldr	r0, [pc, #32]	@ (800346c <prvPortStartFirstTask+0x24>)
 800344a:	6800      	ldr	r0, [r0, #0]
 800344c:	6800      	ldr	r0, [r0, #0]
 800344e:	f380 8808 	msr	MSP, r0
 8003452:	f04f 0000 	mov.w	r0, #0
 8003456:	f380 8814 	msr	CONTROL, r0
 800345a:	b662      	cpsie	i
 800345c:	b661      	cpsie	f
 800345e:	f3bf 8f4f 	dsb	sy
 8003462:	f3bf 8f6f 	isb	sy
 8003466:	df00      	svc	0
 8003468:	bf00      	nop
 800346a:	0000      	.short	0x0000
 800346c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8003470:	bf00      	nop
 8003472:	bf00      	nop

08003474 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b08c      	sub	sp, #48	@ 0x30
 8003478:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800347a:	4b69      	ldr	r3, [pc, #420]	@ (8003620 <xPortStartScheduler+0x1ac>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a69      	ldr	r2, [pc, #420]	@ (8003624 <xPortStartScheduler+0x1b0>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d10b      	bne.n	800349c <xPortStartScheduler+0x28>
    __asm volatile
 8003484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003488:	f383 8811 	msr	BASEPRI, r3
 800348c:	f3bf 8f6f 	isb	sy
 8003490:	f3bf 8f4f 	dsb	sy
 8003494:	623b      	str	r3, [r7, #32]
}
 8003496:	bf00      	nop
 8003498:	bf00      	nop
 800349a:	e7fd      	b.n	8003498 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800349c:	4b60      	ldr	r3, [pc, #384]	@ (8003620 <xPortStartScheduler+0x1ac>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a61      	ldr	r2, [pc, #388]	@ (8003628 <xPortStartScheduler+0x1b4>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d10b      	bne.n	80034be <xPortStartScheduler+0x4a>
    __asm volatile
 80034a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034aa:	f383 8811 	msr	BASEPRI, r3
 80034ae:	f3bf 8f6f 	isb	sy
 80034b2:	f3bf 8f4f 	dsb	sy
 80034b6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80034b8:	bf00      	nop
 80034ba:	bf00      	nop
 80034bc:	e7fd      	b.n	80034ba <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80034be:	4b5b      	ldr	r3, [pc, #364]	@ (800362c <xPortStartScheduler+0x1b8>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 80034c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034c6:	332c      	adds	r3, #44	@ 0x2c
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a59      	ldr	r2, [pc, #356]	@ (8003630 <xPortStartScheduler+0x1bc>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d00b      	beq.n	80034e8 <xPortStartScheduler+0x74>
    __asm volatile
 80034d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034d4:	f383 8811 	msr	BASEPRI, r3
 80034d8:	f3bf 8f6f 	isb	sy
 80034dc:	f3bf 8f4f 	dsb	sy
 80034e0:	61fb      	str	r3, [r7, #28]
}
 80034e2:	bf00      	nop
 80034e4:	bf00      	nop
 80034e6:	e7fd      	b.n	80034e4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 80034e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ea:	3338      	adds	r3, #56	@ 0x38
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a51      	ldr	r2, [pc, #324]	@ (8003634 <xPortStartScheduler+0x1c0>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d00b      	beq.n	800350c <xPortStartScheduler+0x98>
    __asm volatile
 80034f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034f8:	f383 8811 	msr	BASEPRI, r3
 80034fc:	f3bf 8f6f 	isb	sy
 8003500:	f3bf 8f4f 	dsb	sy
 8003504:	61bb      	str	r3, [r7, #24]
}
 8003506:	bf00      	nop
 8003508:	bf00      	nop
 800350a:	e7fd      	b.n	8003508 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800350c:	2300      	movs	r3, #0
 800350e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003510:	4b49      	ldr	r3, [pc, #292]	@ (8003638 <xPortStartScheduler+0x1c4>)
 8003512:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8003514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	b2db      	uxtb	r3, r3
 800351a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800351c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351e:	22ff      	movs	r2, #255	@ 0xff
 8003520:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800352a:	79fb      	ldrb	r3, [r7, #7]
 800352c:	b2db      	uxtb	r3, r3
 800352e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003532:	b2da      	uxtb	r2, r3
 8003534:	4b41      	ldr	r3, [pc, #260]	@ (800363c <xPortStartScheduler+0x1c8>)
 8003536:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8003538:	4b40      	ldr	r3, [pc, #256]	@ (800363c <xPortStartScheduler+0x1c8>)
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10b      	bne.n	8003558 <xPortStartScheduler+0xe4>
    __asm volatile
 8003540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003544:	f383 8811 	msr	BASEPRI, r3
 8003548:	f3bf 8f6f 	isb	sy
 800354c:	f3bf 8f4f 	dsb	sy
 8003550:	617b      	str	r3, [r7, #20]
}
 8003552:	bf00      	nop
 8003554:	bf00      	nop
 8003556:	e7fd      	b.n	8003554 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8003558:	79fb      	ldrb	r3, [r7, #7]
 800355a:	b2db      	uxtb	r3, r3
 800355c:	43db      	mvns	r3, r3
 800355e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003562:	2b00      	cmp	r3, #0
 8003564:	d013      	beq.n	800358e <xPortStartScheduler+0x11a>
    __asm volatile
 8003566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800356a:	f383 8811 	msr	BASEPRI, r3
 800356e:	f3bf 8f6f 	isb	sy
 8003572:	f3bf 8f4f 	dsb	sy
 8003576:	613b      	str	r3, [r7, #16]
}
 8003578:	bf00      	nop
 800357a:	bf00      	nop
 800357c:	e7fd      	b.n	800357a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	3301      	adds	r3, #1
 8003582:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003584:	79fb      	ldrb	r3, [r7, #7]
 8003586:	b2db      	uxtb	r3, r3
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	b2db      	uxtb	r3, r3
 800358c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800358e:	79fb      	ldrb	r3, [r7, #7]
 8003590:	b2db      	uxtb	r3, r3
 8003592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003596:	2b80      	cmp	r3, #128	@ 0x80
 8003598:	d0f1      	beq.n	800357e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	2b08      	cmp	r3, #8
 800359e:	d103      	bne.n	80035a8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 80035a0:	4b27      	ldr	r3, [pc, #156]	@ (8003640 <xPortStartScheduler+0x1cc>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	601a      	str	r2, [r3, #0]
 80035a6:	e004      	b.n	80035b2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	f1c3 0307 	rsb	r3, r3, #7
 80035ae:	4a24      	ldr	r2, [pc, #144]	@ (8003640 <xPortStartScheduler+0x1cc>)
 80035b0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80035b2:	4b23      	ldr	r3, [pc, #140]	@ (8003640 <xPortStartScheduler+0x1cc>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	021b      	lsls	r3, r3, #8
 80035b8:	4a21      	ldr	r2, [pc, #132]	@ (8003640 <xPortStartScheduler+0x1cc>)
 80035ba:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80035bc:	4b20      	ldr	r3, [pc, #128]	@ (8003640 <xPortStartScheduler+0x1cc>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80035c4:	4a1e      	ldr	r2, [pc, #120]	@ (8003640 <xPortStartScheduler+0x1cc>)
 80035c6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 80035c8:	7bfb      	ldrb	r3, [r7, #15]
 80035ca:	b2da      	uxtb	r2, r3
 80035cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ce:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80035d0:	4b1c      	ldr	r3, [pc, #112]	@ (8003644 <xPortStartScheduler+0x1d0>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003644 <xPortStartScheduler+0x1d0>)
 80035d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80035da:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80035dc:	4b19      	ldr	r3, [pc, #100]	@ (8003644 <xPortStartScheduler+0x1d0>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a18      	ldr	r2, [pc, #96]	@ (8003644 <xPortStartScheduler+0x1d0>)
 80035e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80035e6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 80035e8:	4b17      	ldr	r3, [pc, #92]	@ (8003648 <xPortStartScheduler+0x1d4>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80035ee:	f000 f8e5 	bl	80037bc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80035f2:	4b16      	ldr	r3, [pc, #88]	@ (800364c <xPortStartScheduler+0x1d8>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80035f8:	f000 f904 	bl	8003804 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80035fc:	4b14      	ldr	r3, [pc, #80]	@ (8003650 <xPortStartScheduler+0x1dc>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a13      	ldr	r2, [pc, #76]	@ (8003650 <xPortStartScheduler+0x1dc>)
 8003602:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003606:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003608:	f7ff ff1e 	bl	8003448 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800360c:	f7fe fe78 	bl	8002300 <vTaskSwitchContext>
    prvTaskExitError();
 8003610:	f7ff fed8 	bl	80033c4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3730      	adds	r7, #48	@ 0x30
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	e000ed00 	.word	0xe000ed00
 8003624:	410fc271 	.word	0x410fc271
 8003628:	410fc270 	.word	0x410fc270
 800362c:	e000ed08 	.word	0xe000ed08
 8003630:	08003421 	.word	0x08003421
 8003634:	08003711 	.word	0x08003711
 8003638:	e000e400 	.word	0xe000e400
 800363c:	20000244 	.word	0x20000244
 8003640:	20000248 	.word	0x20000248
 8003644:	e000ed20 	.word	0xe000ed20
 8003648:	e000ed1c 	.word	0xe000ed1c
 800364c:	20000004 	.word	0x20000004
 8003650:	e000ef34 	.word	0xe000ef34

08003654 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
    __asm volatile
 800365a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800365e:	f383 8811 	msr	BASEPRI, r3
 8003662:	f3bf 8f6f 	isb	sy
 8003666:	f3bf 8f4f 	dsb	sy
 800366a:	607b      	str	r3, [r7, #4]
}
 800366c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800366e:	4b10      	ldr	r3, [pc, #64]	@ (80036b0 <vPortEnterCritical+0x5c>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	3301      	adds	r3, #1
 8003674:	4a0e      	ldr	r2, [pc, #56]	@ (80036b0 <vPortEnterCritical+0x5c>)
 8003676:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003678:	4b0d      	ldr	r3, [pc, #52]	@ (80036b0 <vPortEnterCritical+0x5c>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2b01      	cmp	r3, #1
 800367e:	d110      	bne.n	80036a2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003680:	4b0c      	ldr	r3, [pc, #48]	@ (80036b4 <vPortEnterCritical+0x60>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00b      	beq.n	80036a2 <vPortEnterCritical+0x4e>
    __asm volatile
 800368a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800368e:	f383 8811 	msr	BASEPRI, r3
 8003692:	f3bf 8f6f 	isb	sy
 8003696:	f3bf 8f4f 	dsb	sy
 800369a:	603b      	str	r3, [r7, #0]
}
 800369c:	bf00      	nop
 800369e:	bf00      	nop
 80036a0:	e7fd      	b.n	800369e <vPortEnterCritical+0x4a>
    }
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	20000004 	.word	0x20000004
 80036b4:	e000ed04 	.word	0xe000ed04

080036b8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80036be:	4b12      	ldr	r3, [pc, #72]	@ (8003708 <vPortExitCritical+0x50>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10b      	bne.n	80036de <vPortExitCritical+0x26>
    __asm volatile
 80036c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ca:	f383 8811 	msr	BASEPRI, r3
 80036ce:	f3bf 8f6f 	isb	sy
 80036d2:	f3bf 8f4f 	dsb	sy
 80036d6:	607b      	str	r3, [r7, #4]
}
 80036d8:	bf00      	nop
 80036da:	bf00      	nop
 80036dc:	e7fd      	b.n	80036da <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80036de:	4b0a      	ldr	r3, [pc, #40]	@ (8003708 <vPortExitCritical+0x50>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	4a08      	ldr	r2, [pc, #32]	@ (8003708 <vPortExitCritical+0x50>)
 80036e6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80036e8:	4b07      	ldr	r3, [pc, #28]	@ (8003708 <vPortExitCritical+0x50>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d105      	bne.n	80036fc <vPortExitCritical+0x44>
 80036f0:	2300      	movs	r3, #0
 80036f2:	603b      	str	r3, [r7, #0]
    __asm volatile
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	f383 8811 	msr	BASEPRI, r3
}
 80036fa:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	20000004 	.word	0x20000004
 800370c:	00000000 	.word	0x00000000

08003710 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003710:	f3ef 8009 	mrs	r0, PSP
 8003714:	f3bf 8f6f 	isb	sy
 8003718:	4b15      	ldr	r3, [pc, #84]	@ (8003770 <pxCurrentTCBConst>)
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	f01e 0f10 	tst.w	lr, #16
 8003720:	bf08      	it	eq
 8003722:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003726:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800372a:	6010      	str	r0, [r2, #0]
 800372c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003730:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003734:	f380 8811 	msr	BASEPRI, r0
 8003738:	f3bf 8f4f 	dsb	sy
 800373c:	f3bf 8f6f 	isb	sy
 8003740:	f7fe fdde 	bl	8002300 <vTaskSwitchContext>
 8003744:	f04f 0000 	mov.w	r0, #0
 8003748:	f380 8811 	msr	BASEPRI, r0
 800374c:	bc09      	pop	{r0, r3}
 800374e:	6819      	ldr	r1, [r3, #0]
 8003750:	6808      	ldr	r0, [r1, #0]
 8003752:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003756:	f01e 0f10 	tst.w	lr, #16
 800375a:	bf08      	it	eq
 800375c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003760:	f380 8809 	msr	PSP, r0
 8003764:	f3bf 8f6f 	isb	sy
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	f3af 8000 	nop.w

08003770 <pxCurrentTCBConst>:
 8003770:	20000104 	.word	0x20000104
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003774:	bf00      	nop
 8003776:	bf00      	nop

08003778 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
    __asm volatile
 800377e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003782:	f383 8811 	msr	BASEPRI, r3
 8003786:	f3bf 8f6f 	isb	sy
 800378a:	f3bf 8f4f 	dsb	sy
 800378e:	607b      	str	r3, [r7, #4]
}
 8003790:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003792:	f7fe fc9b 	bl	80020cc <xTaskIncrementTick>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d003      	beq.n	80037a4 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800379c:	4b06      	ldr	r3, [pc, #24]	@ (80037b8 <SysTick_Handler+0x40>)
 800379e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	2300      	movs	r3, #0
 80037a6:	603b      	str	r3, [r7, #0]
    __asm volatile
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	f383 8811 	msr	BASEPRI, r3
}
 80037ae:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 80037b0:	bf00      	nop
 80037b2:	3708      	adds	r7, #8
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	e000ed04 	.word	0xe000ed04

080037bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80037bc:	b480      	push	{r7}
 80037be:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80037c0:	4b0b      	ldr	r3, [pc, #44]	@ (80037f0 <vPortSetupTimerInterrupt+0x34>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80037c6:	4b0b      	ldr	r3, [pc, #44]	@ (80037f4 <vPortSetupTimerInterrupt+0x38>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037cc:	4b0a      	ldr	r3, [pc, #40]	@ (80037f8 <vPortSetupTimerInterrupt+0x3c>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a0a      	ldr	r2, [pc, #40]	@ (80037fc <vPortSetupTimerInterrupt+0x40>)
 80037d2:	fba2 2303 	umull	r2, r3, r2, r3
 80037d6:	099b      	lsrs	r3, r3, #6
 80037d8:	4a09      	ldr	r2, [pc, #36]	@ (8003800 <vPortSetupTimerInterrupt+0x44>)
 80037da:	3b01      	subs	r3, #1
 80037dc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80037de:	4b04      	ldr	r3, [pc, #16]	@ (80037f0 <vPortSetupTimerInterrupt+0x34>)
 80037e0:	2207      	movs	r2, #7
 80037e2:	601a      	str	r2, [r3, #0]
}
 80037e4:	bf00      	nop
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	e000e010 	.word	0xe000e010
 80037f4:	e000e018 	.word	0xe000e018
 80037f8:	20000000 	.word	0x20000000
 80037fc:	10624dd3 	.word	0x10624dd3
 8003800:	e000e014 	.word	0xe000e014

08003804 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003804:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003814 <vPortEnableVFP+0x10>
 8003808:	6801      	ldr	r1, [r0, #0]
 800380a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800380e:	6001      	str	r1, [r0, #0]
 8003810:	4770      	bx	lr
 8003812:	0000      	.short	0x0000
 8003814:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8003818:	bf00      	nop
 800381a:	bf00      	nop

0800381c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003822:	f3ef 8305 	mrs	r3, IPSR
 8003826:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2b0f      	cmp	r3, #15
 800382c:	d915      	bls.n	800385a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800382e:	4a18      	ldr	r2, [pc, #96]	@ (8003890 <vPortValidateInterruptPriority+0x74>)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	4413      	add	r3, r2
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003838:	4b16      	ldr	r3, [pc, #88]	@ (8003894 <vPortValidateInterruptPriority+0x78>)
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	7afa      	ldrb	r2, [r7, #11]
 800383e:	429a      	cmp	r2, r3
 8003840:	d20b      	bcs.n	800385a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8003842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003846:	f383 8811 	msr	BASEPRI, r3
 800384a:	f3bf 8f6f 	isb	sy
 800384e:	f3bf 8f4f 	dsb	sy
 8003852:	607b      	str	r3, [r7, #4]
}
 8003854:	bf00      	nop
 8003856:	bf00      	nop
 8003858:	e7fd      	b.n	8003856 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800385a:	4b0f      	ldr	r3, [pc, #60]	@ (8003898 <vPortValidateInterruptPriority+0x7c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003862:	4b0e      	ldr	r3, [pc, #56]	@ (800389c <vPortValidateInterruptPriority+0x80>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	429a      	cmp	r2, r3
 8003868:	d90b      	bls.n	8003882 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800386a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800386e:	f383 8811 	msr	BASEPRI, r3
 8003872:	f3bf 8f6f 	isb	sy
 8003876:	f3bf 8f4f 	dsb	sy
 800387a:	603b      	str	r3, [r7, #0]
}
 800387c:	bf00      	nop
 800387e:	bf00      	nop
 8003880:	e7fd      	b.n	800387e <vPortValidateInterruptPriority+0x62>
    }
 8003882:	bf00      	nop
 8003884:	3714      	adds	r7, #20
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	e000e3f0 	.word	0xe000e3f0
 8003894:	20000244 	.word	0x20000244
 8003898:	e000ed0c 	.word	0xe000ed0c
 800389c:	20000248 	.word	0x20000248

080038a0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b08e      	sub	sp, #56	@ 0x38
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80038a8:	2300      	movs	r3, #0
 80038aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d022      	beq.n	80038f8 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 80038b2:	2308      	movs	r3, #8
 80038b4:	43db      	mvns	r3, r3
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d81b      	bhi.n	80038f4 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 80038bc:	2208      	movs	r2, #8
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4413      	add	r3, r2
 80038c2:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f003 0307 	and.w	r3, r3, #7
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d014      	beq.n	80038f8 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f003 0307 	and.w	r3, r3, #7
 80038d4:	f1c3 0308 	rsb	r3, r3, #8
 80038d8:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80038da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038dc:	43db      	mvns	r3, r3
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d804      	bhi.n	80038ee <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e8:	4413      	add	r3, r2
 80038ea:	607b      	str	r3, [r7, #4]
 80038ec:	e004      	b.n	80038f8 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 80038ee:	2300      	movs	r3, #0
 80038f0:	607b      	str	r3, [r7, #4]
 80038f2:	e001      	b.n	80038f8 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 80038f4:	2300      	movs	r3, #0
 80038f6:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 80038f8:	f7fe fab6 	bl	8001e68 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80038fc:	4b7a      	ldr	r3, [pc, #488]	@ (8003ae8 <pvPortMalloc+0x248>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8003904:	f000 f974 	bl	8003bf0 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	f2c0 80d3 	blt.w	8003ab6 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2b00      	cmp	r3, #0
 8003914:	f000 80cf 	beq.w	8003ab6 <pvPortMalloc+0x216>
 8003918:	4b74      	ldr	r3, [pc, #464]	@ (8003aec <pvPortMalloc+0x24c>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	429a      	cmp	r2, r3
 8003920:	f200 80c9 	bhi.w	8003ab6 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003924:	4b72      	ldr	r3, [pc, #456]	@ (8003af0 <pvPortMalloc+0x250>)
 8003926:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8003928:	4b71      	ldr	r3, [pc, #452]	@ (8003af0 <pvPortMalloc+0x250>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800392e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003930:	4a70      	ldr	r2, [pc, #448]	@ (8003af4 <pvPortMalloc+0x254>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d305      	bcc.n	8003942 <pvPortMalloc+0xa2>
 8003936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003938:	4a6f      	ldr	r2, [pc, #444]	@ (8003af8 <pvPortMalloc+0x258>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d801      	bhi.n	8003942 <pvPortMalloc+0xa2>
 800393e:	2301      	movs	r3, #1
 8003940:	e000      	b.n	8003944 <pvPortMalloc+0xa4>
 8003942:	2300      	movs	r3, #0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d129      	bne.n	800399c <pvPortMalloc+0xfc>
    __asm volatile
 8003948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800394c:	f383 8811 	msr	BASEPRI, r3
 8003950:	f3bf 8f6f 	isb	sy
 8003954:	f3bf 8f4f 	dsb	sy
 8003958:	623b      	str	r3, [r7, #32]
}
 800395a:	bf00      	nop
 800395c:	bf00      	nop
 800395e:	e7fd      	b.n	800395c <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8003960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003962:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8003964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800396a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800396c:	4a61      	ldr	r2, [pc, #388]	@ (8003af4 <pvPortMalloc+0x254>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d305      	bcc.n	800397e <pvPortMalloc+0xde>
 8003972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003974:	4a60      	ldr	r2, [pc, #384]	@ (8003af8 <pvPortMalloc+0x258>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d801      	bhi.n	800397e <pvPortMalloc+0xde>
 800397a:	2301      	movs	r3, #1
 800397c:	e000      	b.n	8003980 <pvPortMalloc+0xe0>
 800397e:	2300      	movs	r3, #0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10b      	bne.n	800399c <pvPortMalloc+0xfc>
    __asm volatile
 8003984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003988:	f383 8811 	msr	BASEPRI, r3
 800398c:	f3bf 8f6f 	isb	sy
 8003990:	f3bf 8f4f 	dsb	sy
 8003994:	61fb      	str	r3, [r7, #28]
}
 8003996:	bf00      	nop
 8003998:	bf00      	nop
 800399a:	e7fd      	b.n	8003998 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800399c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d903      	bls.n	80039ae <pvPortMalloc+0x10e>
 80039a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1d8      	bne.n	8003960 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80039ae:	4b4e      	ldr	r3, [pc, #312]	@ (8003ae8 <pvPortMalloc+0x248>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d07e      	beq.n	8003ab6 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 80039b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2208      	movs	r2, #8
 80039be:	4413      	add	r3, r2
 80039c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 80039c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039c4:	4a4b      	ldr	r2, [pc, #300]	@ (8003af4 <pvPortMalloc+0x254>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d305      	bcc.n	80039d6 <pvPortMalloc+0x136>
 80039ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039cc:	4a4a      	ldr	r2, [pc, #296]	@ (8003af8 <pvPortMalloc+0x258>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d801      	bhi.n	80039d6 <pvPortMalloc+0x136>
 80039d2:	2301      	movs	r3, #1
 80039d4:	e000      	b.n	80039d8 <pvPortMalloc+0x138>
 80039d6:	2300      	movs	r3, #0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d10b      	bne.n	80039f4 <pvPortMalloc+0x154>
    __asm volatile
 80039dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039e0:	f383 8811 	msr	BASEPRI, r3
 80039e4:	f3bf 8f6f 	isb	sy
 80039e8:	f3bf 8f4f 	dsb	sy
 80039ec:	61bb      	str	r3, [r7, #24]
}
 80039ee:	bf00      	nop
 80039f0:	bf00      	nop
 80039f2:	e7fd      	b.n	80039f0 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80039f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fa:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80039fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d90b      	bls.n	8003a1e <pvPortMalloc+0x17e>
    __asm volatile
 8003a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a0a:	f383 8811 	msr	BASEPRI, r3
 8003a0e:	f3bf 8f6f 	isb	sy
 8003a12:	f3bf 8f4f 	dsb	sy
 8003a16:	617b      	str	r3, [r7, #20]
}
 8003a18:	bf00      	nop
 8003a1a:	bf00      	nop
 8003a1c:	e7fd      	b.n	8003a1a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	1ad2      	subs	r2, r2, r3
 8003a26:	2308      	movs	r3, #8
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d924      	bls.n	8003a78 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003a2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4413      	add	r3, r2
 8003a34:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a38:	f003 0307 	and.w	r3, r3, #7
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d00b      	beq.n	8003a58 <pvPortMalloc+0x1b8>
    __asm volatile
 8003a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a44:	f383 8811 	msr	BASEPRI, r3
 8003a48:	f3bf 8f6f 	isb	sy
 8003a4c:	f3bf 8f4f 	dsb	sy
 8003a50:	613b      	str	r3, [r7, #16]
}
 8003a52:	bf00      	nop
 8003a54:	bf00      	nop
 8003a56:	e7fd      	b.n	8003a54 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	1ad2      	subs	r2, r2, r3
 8003a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a62:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8003a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a70:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8003a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a76:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003a78:	4b1c      	ldr	r3, [pc, #112]	@ (8003aec <pvPortMalloc+0x24c>)
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	4a1a      	ldr	r2, [pc, #104]	@ (8003aec <pvPortMalloc+0x24c>)
 8003a84:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003a86:	4b19      	ldr	r3, [pc, #100]	@ (8003aec <pvPortMalloc+0x24c>)
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8003afc <pvPortMalloc+0x25c>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d203      	bcs.n	8003a9a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003a92:	4b16      	ldr	r3, [pc, #88]	@ (8003aec <pvPortMalloc+0x24c>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a19      	ldr	r2, [pc, #100]	@ (8003afc <pvPortMalloc+0x25c>)
 8003a98:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8003a9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aa4:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003aac:	4b14      	ldr	r3, [pc, #80]	@ (8003b00 <pvPortMalloc+0x260>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	4a13      	ldr	r2, [pc, #76]	@ (8003b00 <pvPortMalloc+0x260>)
 8003ab4:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003ab6:	f7fe f9e5 	bl	8001e84 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00b      	beq.n	8003adc <pvPortMalloc+0x23c>
    __asm volatile
 8003ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ac8:	f383 8811 	msr	BASEPRI, r3
 8003acc:	f3bf 8f6f 	isb	sy
 8003ad0:	f3bf 8f4f 	dsb	sy
 8003ad4:	60fb      	str	r3, [r7, #12]
}
 8003ad6:	bf00      	nop
 8003ad8:	bf00      	nop
 8003ada:	e7fd      	b.n	8003ad8 <pvPortMalloc+0x238>
    return pvReturn;
 8003adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3738      	adds	r7, #56	@ 0x38
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	20012e54 	.word	0x20012e54
 8003aec:	20012e58 	.word	0x20012e58
 8003af0:	20012e4c 	.word	0x20012e4c
 8003af4:	2000024c 	.word	0x2000024c
 8003af8:	20012e4b 	.word	0x20012e4b
 8003afc:	20012e5c 	.word	0x20012e5c
 8003b00:	20012e60 	.word	0x20012e60

08003b04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b088      	sub	sp, #32
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d060      	beq.n	8003bd8 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003b16:	2308      	movs	r3, #8
 8003b18:	425b      	negs	r3, r3
 8003b1a:	69fa      	ldr	r2, [r7, #28]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	4a2e      	ldr	r2, [pc, #184]	@ (8003be0 <vPortFree+0xdc>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d305      	bcc.n	8003b38 <vPortFree+0x34>
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	4a2d      	ldr	r2, [pc, #180]	@ (8003be4 <vPortFree+0xe0>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d801      	bhi.n	8003b38 <vPortFree+0x34>
 8003b34:	2301      	movs	r3, #1
 8003b36:	e000      	b.n	8003b3a <vPortFree+0x36>
 8003b38:	2300      	movs	r3, #0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10b      	bne.n	8003b56 <vPortFree+0x52>
    __asm volatile
 8003b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b42:	f383 8811 	msr	BASEPRI, r3
 8003b46:	f3bf 8f6f 	isb	sy
 8003b4a:	f3bf 8f4f 	dsb	sy
 8003b4e:	617b      	str	r3, [r7, #20]
}
 8003b50:	bf00      	nop
 8003b52:	bf00      	nop
 8003b54:	e7fd      	b.n	8003b52 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	db0b      	blt.n	8003b76 <vPortFree+0x72>
    __asm volatile
 8003b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b62:	f383 8811 	msr	BASEPRI, r3
 8003b66:	f3bf 8f6f 	isb	sy
 8003b6a:	f3bf 8f4f 	dsb	sy
 8003b6e:	613b      	str	r3, [r7, #16]
}
 8003b70:	bf00      	nop
 8003b72:	bf00      	nop
 8003b74:	e7fd      	b.n	8003b72 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00b      	beq.n	8003b96 <vPortFree+0x92>
    __asm volatile
 8003b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b82:	f383 8811 	msr	BASEPRI, r3
 8003b86:	f3bf 8f6f 	isb	sy
 8003b8a:	f3bf 8f4f 	dsb	sy
 8003b8e:	60fb      	str	r3, [r7, #12]
}
 8003b90:	bf00      	nop
 8003b92:	bf00      	nop
 8003b94:	e7fd      	b.n	8003b92 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	da1c      	bge.n	8003bd8 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d118      	bne.n	8003bd8 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8003ba6:	69bb      	ldr	r3, [r7, #24]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8003bb2:	f7fe f959 	bl	8001e68 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	4b0b      	ldr	r3, [pc, #44]	@ (8003be8 <vPortFree+0xe4>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	4a09      	ldr	r2, [pc, #36]	@ (8003be8 <vPortFree+0xe4>)
 8003bc2:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003bc4:	69b8      	ldr	r0, [r7, #24]
 8003bc6:	f000 f86d 	bl	8003ca4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003bca:	4b08      	ldr	r3, [pc, #32]	@ (8003bec <vPortFree+0xe8>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	3301      	adds	r3, #1
 8003bd0:	4a06      	ldr	r2, [pc, #24]	@ (8003bec <vPortFree+0xe8>)
 8003bd2:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003bd4:	f7fe f956 	bl	8001e84 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003bd8:	bf00      	nop
 8003bda:	3720      	adds	r7, #32
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	2000024c 	.word	0x2000024c
 8003be4:	20012e4b 	.word	0x20012e4b
 8003be8:	20012e58 	.word	0x20012e58
 8003bec:	20012e64 	.word	0x20012e64

08003bf0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003bf6:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8003bfa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8003bfc:	4b24      	ldr	r3, [pc, #144]	@ (8003c90 <prvHeapInit+0xa0>)
 8003bfe:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f003 0307 	and.w	r3, r3, #7
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00c      	beq.n	8003c24 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	3307      	adds	r3, #7
 8003c0e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f023 0307 	bic.w	r3, r3, #7
 8003c16:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8003c18:	68ba      	ldr	r2, [r7, #8]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8003c90 <prvHeapInit+0xa0>)
 8003c20:	4413      	add	r3, r2
 8003c22:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	4a1b      	ldr	r2, [pc, #108]	@ (8003c94 <prvHeapInit+0xa4>)
 8003c28:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8003c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8003c94 <prvHeapInit+0xa4>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8003c30:	68fa      	ldr	r2, [r7, #12]
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	4413      	add	r3, r2
 8003c36:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8003c38:	2208      	movs	r2, #8
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	1a9b      	subs	r3, r3, r2
 8003c3e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f023 0307 	bic.w	r3, r3, #7
 8003c46:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4a13      	ldr	r2, [pc, #76]	@ (8003c98 <prvHeapInit+0xa8>)
 8003c4c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003c4e:	4b12      	ldr	r3, [pc, #72]	@ (8003c98 <prvHeapInit+0xa8>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2200      	movs	r2, #0
 8003c54:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8003c56:	4b10      	ldr	r3, [pc, #64]	@ (8003c98 <prvHeapInit+0xa8>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	1ad2      	subs	r2, r2, r3
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8003c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003c98 <prvHeapInit+0xa8>)
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	4a08      	ldr	r2, [pc, #32]	@ (8003c9c <prvHeapInit+0xac>)
 8003c7a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	4a07      	ldr	r2, [pc, #28]	@ (8003ca0 <prvHeapInit+0xb0>)
 8003c82:	6013      	str	r3, [r2, #0]
}
 8003c84:	bf00      	nop
 8003c86:	3714      	adds	r7, #20
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	2000024c 	.word	0x2000024c
 8003c94:	20012e4c 	.word	0x20012e4c
 8003c98:	20012e54 	.word	0x20012e54
 8003c9c:	20012e5c 	.word	0x20012e5c
 8003ca0:	20012e58 	.word	0x20012e58

08003ca4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b087      	sub	sp, #28
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8003cac:	4b36      	ldr	r3, [pc, #216]	@ (8003d88 <prvInsertBlockIntoFreeList+0xe4>)
 8003cae:	617b      	str	r3, [r7, #20]
 8003cb0:	e002      	b.n	8003cb8 <prvInsertBlockIntoFreeList+0x14>
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	617b      	str	r3, [r7, #20]
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d8f7      	bhi.n	8003cb2 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	4a30      	ldr	r2, [pc, #192]	@ (8003d88 <prvInsertBlockIntoFreeList+0xe4>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d018      	beq.n	8003cfc <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	4a2f      	ldr	r2, [pc, #188]	@ (8003d8c <prvInsertBlockIntoFreeList+0xe8>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d305      	bcc.n	8003cde <prvInsertBlockIntoFreeList+0x3a>
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	4a2e      	ldr	r2, [pc, #184]	@ (8003d90 <prvInsertBlockIntoFreeList+0xec>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d801      	bhi.n	8003cde <prvInsertBlockIntoFreeList+0x3a>
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e000      	b.n	8003ce0 <prvInsertBlockIntoFreeList+0x3c>
 8003cde:	2300      	movs	r3, #0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10b      	bne.n	8003cfc <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8003ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce8:	f383 8811 	msr	BASEPRI, r3
 8003cec:	f3bf 8f6f 	isb	sy
 8003cf0:	f3bf 8f4f 	dsb	sy
 8003cf4:	60fb      	str	r3, [r7, #12]
}
 8003cf6:	bf00      	nop
 8003cf8:	bf00      	nop
 8003cfa:	e7fd      	b.n	8003cf8 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	4413      	add	r3, r2
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d108      	bne.n	8003d20 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	441a      	add	r2, r3
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	693a      	ldr	r2, [r7, #16]
 8003d2a:	441a      	add	r2, r3
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d118      	bne.n	8003d66 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	4b16      	ldr	r3, [pc, #88]	@ (8003d94 <prvInsertBlockIntoFreeList+0xf0>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d00d      	beq.n	8003d5c <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685a      	ldr	r2, [r3, #4]
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	441a      	add	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	e008      	b.n	8003d6e <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8003d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8003d94 <prvInsertBlockIntoFreeList+0xf0>)
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	601a      	str	r2, [r3, #0]
 8003d64:	e003      	b.n	8003d6e <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d002      	beq.n	8003d7c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003d7c:	bf00      	nop
 8003d7e:	371c      	adds	r7, #28
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	20012e4c 	.word	0x20012e4c
 8003d8c:	2000024c 	.word	0x2000024c
 8003d90:	20012e4b 	.word	0x20012e4b
 8003d94:	20012e54 	.word	0x20012e54

08003d98 <siprintf>:
 8003d98:	b40e      	push	{r1, r2, r3}
 8003d9a:	b510      	push	{r4, lr}
 8003d9c:	b09d      	sub	sp, #116	@ 0x74
 8003d9e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003da0:	9002      	str	r0, [sp, #8]
 8003da2:	9006      	str	r0, [sp, #24]
 8003da4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003da8:	480a      	ldr	r0, [pc, #40]	@ (8003dd4 <siprintf+0x3c>)
 8003daa:	9107      	str	r1, [sp, #28]
 8003dac:	9104      	str	r1, [sp, #16]
 8003dae:	490a      	ldr	r1, [pc, #40]	@ (8003dd8 <siprintf+0x40>)
 8003db0:	f853 2b04 	ldr.w	r2, [r3], #4
 8003db4:	9105      	str	r1, [sp, #20]
 8003db6:	2400      	movs	r4, #0
 8003db8:	a902      	add	r1, sp, #8
 8003dba:	6800      	ldr	r0, [r0, #0]
 8003dbc:	9301      	str	r3, [sp, #4]
 8003dbe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003dc0:	f000 f9a2 	bl	8004108 <_svfiprintf_r>
 8003dc4:	9b02      	ldr	r3, [sp, #8]
 8003dc6:	701c      	strb	r4, [r3, #0]
 8003dc8:	b01d      	add	sp, #116	@ 0x74
 8003dca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003dce:	b003      	add	sp, #12
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	20000008 	.word	0x20000008
 8003dd8:	ffff0208 	.word	0xffff0208

08003ddc <memset>:
 8003ddc:	4402      	add	r2, r0
 8003dde:	4603      	mov	r3, r0
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d100      	bne.n	8003de6 <memset+0xa>
 8003de4:	4770      	bx	lr
 8003de6:	f803 1b01 	strb.w	r1, [r3], #1
 8003dea:	e7f9      	b.n	8003de0 <memset+0x4>

08003dec <__errno>:
 8003dec:	4b01      	ldr	r3, [pc, #4]	@ (8003df4 <__errno+0x8>)
 8003dee:	6818      	ldr	r0, [r3, #0]
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	20000008 	.word	0x20000008

08003df8 <__libc_init_array>:
 8003df8:	b570      	push	{r4, r5, r6, lr}
 8003dfa:	4d0d      	ldr	r5, [pc, #52]	@ (8003e30 <__libc_init_array+0x38>)
 8003dfc:	4c0d      	ldr	r4, [pc, #52]	@ (8003e34 <__libc_init_array+0x3c>)
 8003dfe:	1b64      	subs	r4, r4, r5
 8003e00:	10a4      	asrs	r4, r4, #2
 8003e02:	2600      	movs	r6, #0
 8003e04:	42a6      	cmp	r6, r4
 8003e06:	d109      	bne.n	8003e1c <__libc_init_array+0x24>
 8003e08:	4d0b      	ldr	r5, [pc, #44]	@ (8003e38 <__libc_init_array+0x40>)
 8003e0a:	4c0c      	ldr	r4, [pc, #48]	@ (8003e3c <__libc_init_array+0x44>)
 8003e0c:	f000 fc64 	bl	80046d8 <_init>
 8003e10:	1b64      	subs	r4, r4, r5
 8003e12:	10a4      	asrs	r4, r4, #2
 8003e14:	2600      	movs	r6, #0
 8003e16:	42a6      	cmp	r6, r4
 8003e18:	d105      	bne.n	8003e26 <__libc_init_array+0x2e>
 8003e1a:	bd70      	pop	{r4, r5, r6, pc}
 8003e1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e20:	4798      	blx	r3
 8003e22:	3601      	adds	r6, #1
 8003e24:	e7ee      	b.n	8003e04 <__libc_init_array+0xc>
 8003e26:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e2a:	4798      	blx	r3
 8003e2c:	3601      	adds	r6, #1
 8003e2e:	e7f2      	b.n	8003e16 <__libc_init_array+0x1e>
 8003e30:	08004928 	.word	0x08004928
 8003e34:	08004928 	.word	0x08004928
 8003e38:	08004928 	.word	0x08004928
 8003e3c:	0800492c 	.word	0x0800492c

08003e40 <__retarget_lock_acquire_recursive>:
 8003e40:	4770      	bx	lr

08003e42 <__retarget_lock_release_recursive>:
 8003e42:	4770      	bx	lr

08003e44 <memcpy>:
 8003e44:	440a      	add	r2, r1
 8003e46:	4291      	cmp	r1, r2
 8003e48:	f100 33ff 	add.w	r3, r0, #4294967295
 8003e4c:	d100      	bne.n	8003e50 <memcpy+0xc>
 8003e4e:	4770      	bx	lr
 8003e50:	b510      	push	{r4, lr}
 8003e52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e5a:	4291      	cmp	r1, r2
 8003e5c:	d1f9      	bne.n	8003e52 <memcpy+0xe>
 8003e5e:	bd10      	pop	{r4, pc}

08003e60 <_free_r>:
 8003e60:	b538      	push	{r3, r4, r5, lr}
 8003e62:	4605      	mov	r5, r0
 8003e64:	2900      	cmp	r1, #0
 8003e66:	d041      	beq.n	8003eec <_free_r+0x8c>
 8003e68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e6c:	1f0c      	subs	r4, r1, #4
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	bfb8      	it	lt
 8003e72:	18e4      	addlt	r4, r4, r3
 8003e74:	f000 f8e0 	bl	8004038 <__malloc_lock>
 8003e78:	4a1d      	ldr	r2, [pc, #116]	@ (8003ef0 <_free_r+0x90>)
 8003e7a:	6813      	ldr	r3, [r2, #0]
 8003e7c:	b933      	cbnz	r3, 8003e8c <_free_r+0x2c>
 8003e7e:	6063      	str	r3, [r4, #4]
 8003e80:	6014      	str	r4, [r2, #0]
 8003e82:	4628      	mov	r0, r5
 8003e84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e88:	f000 b8dc 	b.w	8004044 <__malloc_unlock>
 8003e8c:	42a3      	cmp	r3, r4
 8003e8e:	d908      	bls.n	8003ea2 <_free_r+0x42>
 8003e90:	6820      	ldr	r0, [r4, #0]
 8003e92:	1821      	adds	r1, r4, r0
 8003e94:	428b      	cmp	r3, r1
 8003e96:	bf01      	itttt	eq
 8003e98:	6819      	ldreq	r1, [r3, #0]
 8003e9a:	685b      	ldreq	r3, [r3, #4]
 8003e9c:	1809      	addeq	r1, r1, r0
 8003e9e:	6021      	streq	r1, [r4, #0]
 8003ea0:	e7ed      	b.n	8003e7e <_free_r+0x1e>
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	b10b      	cbz	r3, 8003eac <_free_r+0x4c>
 8003ea8:	42a3      	cmp	r3, r4
 8003eaa:	d9fa      	bls.n	8003ea2 <_free_r+0x42>
 8003eac:	6811      	ldr	r1, [r2, #0]
 8003eae:	1850      	adds	r0, r2, r1
 8003eb0:	42a0      	cmp	r0, r4
 8003eb2:	d10b      	bne.n	8003ecc <_free_r+0x6c>
 8003eb4:	6820      	ldr	r0, [r4, #0]
 8003eb6:	4401      	add	r1, r0
 8003eb8:	1850      	adds	r0, r2, r1
 8003eba:	4283      	cmp	r3, r0
 8003ebc:	6011      	str	r1, [r2, #0]
 8003ebe:	d1e0      	bne.n	8003e82 <_free_r+0x22>
 8003ec0:	6818      	ldr	r0, [r3, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	6053      	str	r3, [r2, #4]
 8003ec6:	4408      	add	r0, r1
 8003ec8:	6010      	str	r0, [r2, #0]
 8003eca:	e7da      	b.n	8003e82 <_free_r+0x22>
 8003ecc:	d902      	bls.n	8003ed4 <_free_r+0x74>
 8003ece:	230c      	movs	r3, #12
 8003ed0:	602b      	str	r3, [r5, #0]
 8003ed2:	e7d6      	b.n	8003e82 <_free_r+0x22>
 8003ed4:	6820      	ldr	r0, [r4, #0]
 8003ed6:	1821      	adds	r1, r4, r0
 8003ed8:	428b      	cmp	r3, r1
 8003eda:	bf04      	itt	eq
 8003edc:	6819      	ldreq	r1, [r3, #0]
 8003ede:	685b      	ldreq	r3, [r3, #4]
 8003ee0:	6063      	str	r3, [r4, #4]
 8003ee2:	bf04      	itt	eq
 8003ee4:	1809      	addeq	r1, r1, r0
 8003ee6:	6021      	streq	r1, [r4, #0]
 8003ee8:	6054      	str	r4, [r2, #4]
 8003eea:	e7ca      	b.n	8003e82 <_free_r+0x22>
 8003eec:	bd38      	pop	{r3, r4, r5, pc}
 8003eee:	bf00      	nop
 8003ef0:	20012fac 	.word	0x20012fac

08003ef4 <sbrk_aligned>:
 8003ef4:	b570      	push	{r4, r5, r6, lr}
 8003ef6:	4e0f      	ldr	r6, [pc, #60]	@ (8003f34 <sbrk_aligned+0x40>)
 8003ef8:	460c      	mov	r4, r1
 8003efa:	6831      	ldr	r1, [r6, #0]
 8003efc:	4605      	mov	r5, r0
 8003efe:	b911      	cbnz	r1, 8003f06 <sbrk_aligned+0x12>
 8003f00:	f000 fba4 	bl	800464c <_sbrk_r>
 8003f04:	6030      	str	r0, [r6, #0]
 8003f06:	4621      	mov	r1, r4
 8003f08:	4628      	mov	r0, r5
 8003f0a:	f000 fb9f 	bl	800464c <_sbrk_r>
 8003f0e:	1c43      	adds	r3, r0, #1
 8003f10:	d103      	bne.n	8003f1a <sbrk_aligned+0x26>
 8003f12:	f04f 34ff 	mov.w	r4, #4294967295
 8003f16:	4620      	mov	r0, r4
 8003f18:	bd70      	pop	{r4, r5, r6, pc}
 8003f1a:	1cc4      	adds	r4, r0, #3
 8003f1c:	f024 0403 	bic.w	r4, r4, #3
 8003f20:	42a0      	cmp	r0, r4
 8003f22:	d0f8      	beq.n	8003f16 <sbrk_aligned+0x22>
 8003f24:	1a21      	subs	r1, r4, r0
 8003f26:	4628      	mov	r0, r5
 8003f28:	f000 fb90 	bl	800464c <_sbrk_r>
 8003f2c:	3001      	adds	r0, #1
 8003f2e:	d1f2      	bne.n	8003f16 <sbrk_aligned+0x22>
 8003f30:	e7ef      	b.n	8003f12 <sbrk_aligned+0x1e>
 8003f32:	bf00      	nop
 8003f34:	20012fa8 	.word	0x20012fa8

08003f38 <_malloc_r>:
 8003f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f3c:	1ccd      	adds	r5, r1, #3
 8003f3e:	f025 0503 	bic.w	r5, r5, #3
 8003f42:	3508      	adds	r5, #8
 8003f44:	2d0c      	cmp	r5, #12
 8003f46:	bf38      	it	cc
 8003f48:	250c      	movcc	r5, #12
 8003f4a:	2d00      	cmp	r5, #0
 8003f4c:	4606      	mov	r6, r0
 8003f4e:	db01      	blt.n	8003f54 <_malloc_r+0x1c>
 8003f50:	42a9      	cmp	r1, r5
 8003f52:	d904      	bls.n	8003f5e <_malloc_r+0x26>
 8003f54:	230c      	movs	r3, #12
 8003f56:	6033      	str	r3, [r6, #0]
 8003f58:	2000      	movs	r0, #0
 8003f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004034 <_malloc_r+0xfc>
 8003f62:	f000 f869 	bl	8004038 <__malloc_lock>
 8003f66:	f8d8 3000 	ldr.w	r3, [r8]
 8003f6a:	461c      	mov	r4, r3
 8003f6c:	bb44      	cbnz	r4, 8003fc0 <_malloc_r+0x88>
 8003f6e:	4629      	mov	r1, r5
 8003f70:	4630      	mov	r0, r6
 8003f72:	f7ff ffbf 	bl	8003ef4 <sbrk_aligned>
 8003f76:	1c43      	adds	r3, r0, #1
 8003f78:	4604      	mov	r4, r0
 8003f7a:	d158      	bne.n	800402e <_malloc_r+0xf6>
 8003f7c:	f8d8 4000 	ldr.w	r4, [r8]
 8003f80:	4627      	mov	r7, r4
 8003f82:	2f00      	cmp	r7, #0
 8003f84:	d143      	bne.n	800400e <_malloc_r+0xd6>
 8003f86:	2c00      	cmp	r4, #0
 8003f88:	d04b      	beq.n	8004022 <_malloc_r+0xea>
 8003f8a:	6823      	ldr	r3, [r4, #0]
 8003f8c:	4639      	mov	r1, r7
 8003f8e:	4630      	mov	r0, r6
 8003f90:	eb04 0903 	add.w	r9, r4, r3
 8003f94:	f000 fb5a 	bl	800464c <_sbrk_r>
 8003f98:	4581      	cmp	r9, r0
 8003f9a:	d142      	bne.n	8004022 <_malloc_r+0xea>
 8003f9c:	6821      	ldr	r1, [r4, #0]
 8003f9e:	1a6d      	subs	r5, r5, r1
 8003fa0:	4629      	mov	r1, r5
 8003fa2:	4630      	mov	r0, r6
 8003fa4:	f7ff ffa6 	bl	8003ef4 <sbrk_aligned>
 8003fa8:	3001      	adds	r0, #1
 8003faa:	d03a      	beq.n	8004022 <_malloc_r+0xea>
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	442b      	add	r3, r5
 8003fb0:	6023      	str	r3, [r4, #0]
 8003fb2:	f8d8 3000 	ldr.w	r3, [r8]
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	bb62      	cbnz	r2, 8004014 <_malloc_r+0xdc>
 8003fba:	f8c8 7000 	str.w	r7, [r8]
 8003fbe:	e00f      	b.n	8003fe0 <_malloc_r+0xa8>
 8003fc0:	6822      	ldr	r2, [r4, #0]
 8003fc2:	1b52      	subs	r2, r2, r5
 8003fc4:	d420      	bmi.n	8004008 <_malloc_r+0xd0>
 8003fc6:	2a0b      	cmp	r2, #11
 8003fc8:	d917      	bls.n	8003ffa <_malloc_r+0xc2>
 8003fca:	1961      	adds	r1, r4, r5
 8003fcc:	42a3      	cmp	r3, r4
 8003fce:	6025      	str	r5, [r4, #0]
 8003fd0:	bf18      	it	ne
 8003fd2:	6059      	strne	r1, [r3, #4]
 8003fd4:	6863      	ldr	r3, [r4, #4]
 8003fd6:	bf08      	it	eq
 8003fd8:	f8c8 1000 	streq.w	r1, [r8]
 8003fdc:	5162      	str	r2, [r4, r5]
 8003fde:	604b      	str	r3, [r1, #4]
 8003fe0:	4630      	mov	r0, r6
 8003fe2:	f000 f82f 	bl	8004044 <__malloc_unlock>
 8003fe6:	f104 000b 	add.w	r0, r4, #11
 8003fea:	1d23      	adds	r3, r4, #4
 8003fec:	f020 0007 	bic.w	r0, r0, #7
 8003ff0:	1ac2      	subs	r2, r0, r3
 8003ff2:	bf1c      	itt	ne
 8003ff4:	1a1b      	subne	r3, r3, r0
 8003ff6:	50a3      	strne	r3, [r4, r2]
 8003ff8:	e7af      	b.n	8003f5a <_malloc_r+0x22>
 8003ffa:	6862      	ldr	r2, [r4, #4]
 8003ffc:	42a3      	cmp	r3, r4
 8003ffe:	bf0c      	ite	eq
 8004000:	f8c8 2000 	streq.w	r2, [r8]
 8004004:	605a      	strne	r2, [r3, #4]
 8004006:	e7eb      	b.n	8003fe0 <_malloc_r+0xa8>
 8004008:	4623      	mov	r3, r4
 800400a:	6864      	ldr	r4, [r4, #4]
 800400c:	e7ae      	b.n	8003f6c <_malloc_r+0x34>
 800400e:	463c      	mov	r4, r7
 8004010:	687f      	ldr	r7, [r7, #4]
 8004012:	e7b6      	b.n	8003f82 <_malloc_r+0x4a>
 8004014:	461a      	mov	r2, r3
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	42a3      	cmp	r3, r4
 800401a:	d1fb      	bne.n	8004014 <_malloc_r+0xdc>
 800401c:	2300      	movs	r3, #0
 800401e:	6053      	str	r3, [r2, #4]
 8004020:	e7de      	b.n	8003fe0 <_malloc_r+0xa8>
 8004022:	230c      	movs	r3, #12
 8004024:	6033      	str	r3, [r6, #0]
 8004026:	4630      	mov	r0, r6
 8004028:	f000 f80c 	bl	8004044 <__malloc_unlock>
 800402c:	e794      	b.n	8003f58 <_malloc_r+0x20>
 800402e:	6005      	str	r5, [r0, #0]
 8004030:	e7d6      	b.n	8003fe0 <_malloc_r+0xa8>
 8004032:	bf00      	nop
 8004034:	20012fac 	.word	0x20012fac

08004038 <__malloc_lock>:
 8004038:	4801      	ldr	r0, [pc, #4]	@ (8004040 <__malloc_lock+0x8>)
 800403a:	f7ff bf01 	b.w	8003e40 <__retarget_lock_acquire_recursive>
 800403e:	bf00      	nop
 8004040:	20012fa4 	.word	0x20012fa4

08004044 <__malloc_unlock>:
 8004044:	4801      	ldr	r0, [pc, #4]	@ (800404c <__malloc_unlock+0x8>)
 8004046:	f7ff befc 	b.w	8003e42 <__retarget_lock_release_recursive>
 800404a:	bf00      	nop
 800404c:	20012fa4 	.word	0x20012fa4

08004050 <__ssputs_r>:
 8004050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004054:	688e      	ldr	r6, [r1, #8]
 8004056:	461f      	mov	r7, r3
 8004058:	42be      	cmp	r6, r7
 800405a:	680b      	ldr	r3, [r1, #0]
 800405c:	4682      	mov	sl, r0
 800405e:	460c      	mov	r4, r1
 8004060:	4690      	mov	r8, r2
 8004062:	d82d      	bhi.n	80040c0 <__ssputs_r+0x70>
 8004064:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004068:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800406c:	d026      	beq.n	80040bc <__ssputs_r+0x6c>
 800406e:	6965      	ldr	r5, [r4, #20]
 8004070:	6909      	ldr	r1, [r1, #16]
 8004072:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004076:	eba3 0901 	sub.w	r9, r3, r1
 800407a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800407e:	1c7b      	adds	r3, r7, #1
 8004080:	444b      	add	r3, r9
 8004082:	106d      	asrs	r5, r5, #1
 8004084:	429d      	cmp	r5, r3
 8004086:	bf38      	it	cc
 8004088:	461d      	movcc	r5, r3
 800408a:	0553      	lsls	r3, r2, #21
 800408c:	d527      	bpl.n	80040de <__ssputs_r+0x8e>
 800408e:	4629      	mov	r1, r5
 8004090:	f7ff ff52 	bl	8003f38 <_malloc_r>
 8004094:	4606      	mov	r6, r0
 8004096:	b360      	cbz	r0, 80040f2 <__ssputs_r+0xa2>
 8004098:	6921      	ldr	r1, [r4, #16]
 800409a:	464a      	mov	r2, r9
 800409c:	f7ff fed2 	bl	8003e44 <memcpy>
 80040a0:	89a3      	ldrh	r3, [r4, #12]
 80040a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80040a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040aa:	81a3      	strh	r3, [r4, #12]
 80040ac:	6126      	str	r6, [r4, #16]
 80040ae:	6165      	str	r5, [r4, #20]
 80040b0:	444e      	add	r6, r9
 80040b2:	eba5 0509 	sub.w	r5, r5, r9
 80040b6:	6026      	str	r6, [r4, #0]
 80040b8:	60a5      	str	r5, [r4, #8]
 80040ba:	463e      	mov	r6, r7
 80040bc:	42be      	cmp	r6, r7
 80040be:	d900      	bls.n	80040c2 <__ssputs_r+0x72>
 80040c0:	463e      	mov	r6, r7
 80040c2:	6820      	ldr	r0, [r4, #0]
 80040c4:	4632      	mov	r2, r6
 80040c6:	4641      	mov	r1, r8
 80040c8:	f000 faa6 	bl	8004618 <memmove>
 80040cc:	68a3      	ldr	r3, [r4, #8]
 80040ce:	1b9b      	subs	r3, r3, r6
 80040d0:	60a3      	str	r3, [r4, #8]
 80040d2:	6823      	ldr	r3, [r4, #0]
 80040d4:	4433      	add	r3, r6
 80040d6:	6023      	str	r3, [r4, #0]
 80040d8:	2000      	movs	r0, #0
 80040da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040de:	462a      	mov	r2, r5
 80040e0:	f000 fac4 	bl	800466c <_realloc_r>
 80040e4:	4606      	mov	r6, r0
 80040e6:	2800      	cmp	r0, #0
 80040e8:	d1e0      	bne.n	80040ac <__ssputs_r+0x5c>
 80040ea:	6921      	ldr	r1, [r4, #16]
 80040ec:	4650      	mov	r0, sl
 80040ee:	f7ff feb7 	bl	8003e60 <_free_r>
 80040f2:	230c      	movs	r3, #12
 80040f4:	f8ca 3000 	str.w	r3, [sl]
 80040f8:	89a3      	ldrh	r3, [r4, #12]
 80040fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040fe:	81a3      	strh	r3, [r4, #12]
 8004100:	f04f 30ff 	mov.w	r0, #4294967295
 8004104:	e7e9      	b.n	80040da <__ssputs_r+0x8a>
	...

08004108 <_svfiprintf_r>:
 8004108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800410c:	4698      	mov	r8, r3
 800410e:	898b      	ldrh	r3, [r1, #12]
 8004110:	061b      	lsls	r3, r3, #24
 8004112:	b09d      	sub	sp, #116	@ 0x74
 8004114:	4607      	mov	r7, r0
 8004116:	460d      	mov	r5, r1
 8004118:	4614      	mov	r4, r2
 800411a:	d510      	bpl.n	800413e <_svfiprintf_r+0x36>
 800411c:	690b      	ldr	r3, [r1, #16]
 800411e:	b973      	cbnz	r3, 800413e <_svfiprintf_r+0x36>
 8004120:	2140      	movs	r1, #64	@ 0x40
 8004122:	f7ff ff09 	bl	8003f38 <_malloc_r>
 8004126:	6028      	str	r0, [r5, #0]
 8004128:	6128      	str	r0, [r5, #16]
 800412a:	b930      	cbnz	r0, 800413a <_svfiprintf_r+0x32>
 800412c:	230c      	movs	r3, #12
 800412e:	603b      	str	r3, [r7, #0]
 8004130:	f04f 30ff 	mov.w	r0, #4294967295
 8004134:	b01d      	add	sp, #116	@ 0x74
 8004136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800413a:	2340      	movs	r3, #64	@ 0x40
 800413c:	616b      	str	r3, [r5, #20]
 800413e:	2300      	movs	r3, #0
 8004140:	9309      	str	r3, [sp, #36]	@ 0x24
 8004142:	2320      	movs	r3, #32
 8004144:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004148:	f8cd 800c 	str.w	r8, [sp, #12]
 800414c:	2330      	movs	r3, #48	@ 0x30
 800414e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80042ec <_svfiprintf_r+0x1e4>
 8004152:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004156:	f04f 0901 	mov.w	r9, #1
 800415a:	4623      	mov	r3, r4
 800415c:	469a      	mov	sl, r3
 800415e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004162:	b10a      	cbz	r2, 8004168 <_svfiprintf_r+0x60>
 8004164:	2a25      	cmp	r2, #37	@ 0x25
 8004166:	d1f9      	bne.n	800415c <_svfiprintf_r+0x54>
 8004168:	ebba 0b04 	subs.w	fp, sl, r4
 800416c:	d00b      	beq.n	8004186 <_svfiprintf_r+0x7e>
 800416e:	465b      	mov	r3, fp
 8004170:	4622      	mov	r2, r4
 8004172:	4629      	mov	r1, r5
 8004174:	4638      	mov	r0, r7
 8004176:	f7ff ff6b 	bl	8004050 <__ssputs_r>
 800417a:	3001      	adds	r0, #1
 800417c:	f000 80a7 	beq.w	80042ce <_svfiprintf_r+0x1c6>
 8004180:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004182:	445a      	add	r2, fp
 8004184:	9209      	str	r2, [sp, #36]	@ 0x24
 8004186:	f89a 3000 	ldrb.w	r3, [sl]
 800418a:	2b00      	cmp	r3, #0
 800418c:	f000 809f 	beq.w	80042ce <_svfiprintf_r+0x1c6>
 8004190:	2300      	movs	r3, #0
 8004192:	f04f 32ff 	mov.w	r2, #4294967295
 8004196:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800419a:	f10a 0a01 	add.w	sl, sl, #1
 800419e:	9304      	str	r3, [sp, #16]
 80041a0:	9307      	str	r3, [sp, #28]
 80041a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80041a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80041a8:	4654      	mov	r4, sl
 80041aa:	2205      	movs	r2, #5
 80041ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041b0:	484e      	ldr	r0, [pc, #312]	@ (80042ec <_svfiprintf_r+0x1e4>)
 80041b2:	f7fc f83d 	bl	8000230 <memchr>
 80041b6:	9a04      	ldr	r2, [sp, #16]
 80041b8:	b9d8      	cbnz	r0, 80041f2 <_svfiprintf_r+0xea>
 80041ba:	06d0      	lsls	r0, r2, #27
 80041bc:	bf44      	itt	mi
 80041be:	2320      	movmi	r3, #32
 80041c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80041c4:	0711      	lsls	r1, r2, #28
 80041c6:	bf44      	itt	mi
 80041c8:	232b      	movmi	r3, #43	@ 0x2b
 80041ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80041ce:	f89a 3000 	ldrb.w	r3, [sl]
 80041d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80041d4:	d015      	beq.n	8004202 <_svfiprintf_r+0xfa>
 80041d6:	9a07      	ldr	r2, [sp, #28]
 80041d8:	4654      	mov	r4, sl
 80041da:	2000      	movs	r0, #0
 80041dc:	f04f 0c0a 	mov.w	ip, #10
 80041e0:	4621      	mov	r1, r4
 80041e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80041e6:	3b30      	subs	r3, #48	@ 0x30
 80041e8:	2b09      	cmp	r3, #9
 80041ea:	d94b      	bls.n	8004284 <_svfiprintf_r+0x17c>
 80041ec:	b1b0      	cbz	r0, 800421c <_svfiprintf_r+0x114>
 80041ee:	9207      	str	r2, [sp, #28]
 80041f0:	e014      	b.n	800421c <_svfiprintf_r+0x114>
 80041f2:	eba0 0308 	sub.w	r3, r0, r8
 80041f6:	fa09 f303 	lsl.w	r3, r9, r3
 80041fa:	4313      	orrs	r3, r2
 80041fc:	9304      	str	r3, [sp, #16]
 80041fe:	46a2      	mov	sl, r4
 8004200:	e7d2      	b.n	80041a8 <_svfiprintf_r+0xa0>
 8004202:	9b03      	ldr	r3, [sp, #12]
 8004204:	1d19      	adds	r1, r3, #4
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	9103      	str	r1, [sp, #12]
 800420a:	2b00      	cmp	r3, #0
 800420c:	bfbb      	ittet	lt
 800420e:	425b      	neglt	r3, r3
 8004210:	f042 0202 	orrlt.w	r2, r2, #2
 8004214:	9307      	strge	r3, [sp, #28]
 8004216:	9307      	strlt	r3, [sp, #28]
 8004218:	bfb8      	it	lt
 800421a:	9204      	strlt	r2, [sp, #16]
 800421c:	7823      	ldrb	r3, [r4, #0]
 800421e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004220:	d10a      	bne.n	8004238 <_svfiprintf_r+0x130>
 8004222:	7863      	ldrb	r3, [r4, #1]
 8004224:	2b2a      	cmp	r3, #42	@ 0x2a
 8004226:	d132      	bne.n	800428e <_svfiprintf_r+0x186>
 8004228:	9b03      	ldr	r3, [sp, #12]
 800422a:	1d1a      	adds	r2, r3, #4
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	9203      	str	r2, [sp, #12]
 8004230:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004234:	3402      	adds	r4, #2
 8004236:	9305      	str	r3, [sp, #20]
 8004238:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80042fc <_svfiprintf_r+0x1f4>
 800423c:	7821      	ldrb	r1, [r4, #0]
 800423e:	2203      	movs	r2, #3
 8004240:	4650      	mov	r0, sl
 8004242:	f7fb fff5 	bl	8000230 <memchr>
 8004246:	b138      	cbz	r0, 8004258 <_svfiprintf_r+0x150>
 8004248:	9b04      	ldr	r3, [sp, #16]
 800424a:	eba0 000a 	sub.w	r0, r0, sl
 800424e:	2240      	movs	r2, #64	@ 0x40
 8004250:	4082      	lsls	r2, r0
 8004252:	4313      	orrs	r3, r2
 8004254:	3401      	adds	r4, #1
 8004256:	9304      	str	r3, [sp, #16]
 8004258:	f814 1b01 	ldrb.w	r1, [r4], #1
 800425c:	4824      	ldr	r0, [pc, #144]	@ (80042f0 <_svfiprintf_r+0x1e8>)
 800425e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004262:	2206      	movs	r2, #6
 8004264:	f7fb ffe4 	bl	8000230 <memchr>
 8004268:	2800      	cmp	r0, #0
 800426a:	d036      	beq.n	80042da <_svfiprintf_r+0x1d2>
 800426c:	4b21      	ldr	r3, [pc, #132]	@ (80042f4 <_svfiprintf_r+0x1ec>)
 800426e:	bb1b      	cbnz	r3, 80042b8 <_svfiprintf_r+0x1b0>
 8004270:	9b03      	ldr	r3, [sp, #12]
 8004272:	3307      	adds	r3, #7
 8004274:	f023 0307 	bic.w	r3, r3, #7
 8004278:	3308      	adds	r3, #8
 800427a:	9303      	str	r3, [sp, #12]
 800427c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800427e:	4433      	add	r3, r6
 8004280:	9309      	str	r3, [sp, #36]	@ 0x24
 8004282:	e76a      	b.n	800415a <_svfiprintf_r+0x52>
 8004284:	fb0c 3202 	mla	r2, ip, r2, r3
 8004288:	460c      	mov	r4, r1
 800428a:	2001      	movs	r0, #1
 800428c:	e7a8      	b.n	80041e0 <_svfiprintf_r+0xd8>
 800428e:	2300      	movs	r3, #0
 8004290:	3401      	adds	r4, #1
 8004292:	9305      	str	r3, [sp, #20]
 8004294:	4619      	mov	r1, r3
 8004296:	f04f 0c0a 	mov.w	ip, #10
 800429a:	4620      	mov	r0, r4
 800429c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80042a0:	3a30      	subs	r2, #48	@ 0x30
 80042a2:	2a09      	cmp	r2, #9
 80042a4:	d903      	bls.n	80042ae <_svfiprintf_r+0x1a6>
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d0c6      	beq.n	8004238 <_svfiprintf_r+0x130>
 80042aa:	9105      	str	r1, [sp, #20]
 80042ac:	e7c4      	b.n	8004238 <_svfiprintf_r+0x130>
 80042ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80042b2:	4604      	mov	r4, r0
 80042b4:	2301      	movs	r3, #1
 80042b6:	e7f0      	b.n	800429a <_svfiprintf_r+0x192>
 80042b8:	ab03      	add	r3, sp, #12
 80042ba:	9300      	str	r3, [sp, #0]
 80042bc:	462a      	mov	r2, r5
 80042be:	4b0e      	ldr	r3, [pc, #56]	@ (80042f8 <_svfiprintf_r+0x1f0>)
 80042c0:	a904      	add	r1, sp, #16
 80042c2:	4638      	mov	r0, r7
 80042c4:	f3af 8000 	nop.w
 80042c8:	1c42      	adds	r2, r0, #1
 80042ca:	4606      	mov	r6, r0
 80042cc:	d1d6      	bne.n	800427c <_svfiprintf_r+0x174>
 80042ce:	89ab      	ldrh	r3, [r5, #12]
 80042d0:	065b      	lsls	r3, r3, #25
 80042d2:	f53f af2d 	bmi.w	8004130 <_svfiprintf_r+0x28>
 80042d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80042d8:	e72c      	b.n	8004134 <_svfiprintf_r+0x2c>
 80042da:	ab03      	add	r3, sp, #12
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	462a      	mov	r2, r5
 80042e0:	4b05      	ldr	r3, [pc, #20]	@ (80042f8 <_svfiprintf_r+0x1f0>)
 80042e2:	a904      	add	r1, sp, #16
 80042e4:	4638      	mov	r0, r7
 80042e6:	f000 f879 	bl	80043dc <_printf_i>
 80042ea:	e7ed      	b.n	80042c8 <_svfiprintf_r+0x1c0>
 80042ec:	080048ec 	.word	0x080048ec
 80042f0:	080048f6 	.word	0x080048f6
 80042f4:	00000000 	.word	0x00000000
 80042f8:	08004051 	.word	0x08004051
 80042fc:	080048f2 	.word	0x080048f2

08004300 <_printf_common>:
 8004300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004304:	4616      	mov	r6, r2
 8004306:	4698      	mov	r8, r3
 8004308:	688a      	ldr	r2, [r1, #8]
 800430a:	690b      	ldr	r3, [r1, #16]
 800430c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004310:	4293      	cmp	r3, r2
 8004312:	bfb8      	it	lt
 8004314:	4613      	movlt	r3, r2
 8004316:	6033      	str	r3, [r6, #0]
 8004318:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800431c:	4607      	mov	r7, r0
 800431e:	460c      	mov	r4, r1
 8004320:	b10a      	cbz	r2, 8004326 <_printf_common+0x26>
 8004322:	3301      	adds	r3, #1
 8004324:	6033      	str	r3, [r6, #0]
 8004326:	6823      	ldr	r3, [r4, #0]
 8004328:	0699      	lsls	r1, r3, #26
 800432a:	bf42      	ittt	mi
 800432c:	6833      	ldrmi	r3, [r6, #0]
 800432e:	3302      	addmi	r3, #2
 8004330:	6033      	strmi	r3, [r6, #0]
 8004332:	6825      	ldr	r5, [r4, #0]
 8004334:	f015 0506 	ands.w	r5, r5, #6
 8004338:	d106      	bne.n	8004348 <_printf_common+0x48>
 800433a:	f104 0a19 	add.w	sl, r4, #25
 800433e:	68e3      	ldr	r3, [r4, #12]
 8004340:	6832      	ldr	r2, [r6, #0]
 8004342:	1a9b      	subs	r3, r3, r2
 8004344:	42ab      	cmp	r3, r5
 8004346:	dc26      	bgt.n	8004396 <_printf_common+0x96>
 8004348:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800434c:	6822      	ldr	r2, [r4, #0]
 800434e:	3b00      	subs	r3, #0
 8004350:	bf18      	it	ne
 8004352:	2301      	movne	r3, #1
 8004354:	0692      	lsls	r2, r2, #26
 8004356:	d42b      	bmi.n	80043b0 <_printf_common+0xb0>
 8004358:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800435c:	4641      	mov	r1, r8
 800435e:	4638      	mov	r0, r7
 8004360:	47c8      	blx	r9
 8004362:	3001      	adds	r0, #1
 8004364:	d01e      	beq.n	80043a4 <_printf_common+0xa4>
 8004366:	6823      	ldr	r3, [r4, #0]
 8004368:	6922      	ldr	r2, [r4, #16]
 800436a:	f003 0306 	and.w	r3, r3, #6
 800436e:	2b04      	cmp	r3, #4
 8004370:	bf02      	ittt	eq
 8004372:	68e5      	ldreq	r5, [r4, #12]
 8004374:	6833      	ldreq	r3, [r6, #0]
 8004376:	1aed      	subeq	r5, r5, r3
 8004378:	68a3      	ldr	r3, [r4, #8]
 800437a:	bf0c      	ite	eq
 800437c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004380:	2500      	movne	r5, #0
 8004382:	4293      	cmp	r3, r2
 8004384:	bfc4      	itt	gt
 8004386:	1a9b      	subgt	r3, r3, r2
 8004388:	18ed      	addgt	r5, r5, r3
 800438a:	2600      	movs	r6, #0
 800438c:	341a      	adds	r4, #26
 800438e:	42b5      	cmp	r5, r6
 8004390:	d11a      	bne.n	80043c8 <_printf_common+0xc8>
 8004392:	2000      	movs	r0, #0
 8004394:	e008      	b.n	80043a8 <_printf_common+0xa8>
 8004396:	2301      	movs	r3, #1
 8004398:	4652      	mov	r2, sl
 800439a:	4641      	mov	r1, r8
 800439c:	4638      	mov	r0, r7
 800439e:	47c8      	blx	r9
 80043a0:	3001      	adds	r0, #1
 80043a2:	d103      	bne.n	80043ac <_printf_common+0xac>
 80043a4:	f04f 30ff 	mov.w	r0, #4294967295
 80043a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043ac:	3501      	adds	r5, #1
 80043ae:	e7c6      	b.n	800433e <_printf_common+0x3e>
 80043b0:	18e1      	adds	r1, r4, r3
 80043b2:	1c5a      	adds	r2, r3, #1
 80043b4:	2030      	movs	r0, #48	@ 0x30
 80043b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80043ba:	4422      	add	r2, r4
 80043bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80043c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80043c4:	3302      	adds	r3, #2
 80043c6:	e7c7      	b.n	8004358 <_printf_common+0x58>
 80043c8:	2301      	movs	r3, #1
 80043ca:	4622      	mov	r2, r4
 80043cc:	4641      	mov	r1, r8
 80043ce:	4638      	mov	r0, r7
 80043d0:	47c8      	blx	r9
 80043d2:	3001      	adds	r0, #1
 80043d4:	d0e6      	beq.n	80043a4 <_printf_common+0xa4>
 80043d6:	3601      	adds	r6, #1
 80043d8:	e7d9      	b.n	800438e <_printf_common+0x8e>
	...

080043dc <_printf_i>:
 80043dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043e0:	7e0f      	ldrb	r7, [r1, #24]
 80043e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80043e4:	2f78      	cmp	r7, #120	@ 0x78
 80043e6:	4691      	mov	r9, r2
 80043e8:	4680      	mov	r8, r0
 80043ea:	460c      	mov	r4, r1
 80043ec:	469a      	mov	sl, r3
 80043ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80043f2:	d807      	bhi.n	8004404 <_printf_i+0x28>
 80043f4:	2f62      	cmp	r7, #98	@ 0x62
 80043f6:	d80a      	bhi.n	800440e <_printf_i+0x32>
 80043f8:	2f00      	cmp	r7, #0
 80043fa:	f000 80d1 	beq.w	80045a0 <_printf_i+0x1c4>
 80043fe:	2f58      	cmp	r7, #88	@ 0x58
 8004400:	f000 80b8 	beq.w	8004574 <_printf_i+0x198>
 8004404:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004408:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800440c:	e03a      	b.n	8004484 <_printf_i+0xa8>
 800440e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004412:	2b15      	cmp	r3, #21
 8004414:	d8f6      	bhi.n	8004404 <_printf_i+0x28>
 8004416:	a101      	add	r1, pc, #4	@ (adr r1, 800441c <_printf_i+0x40>)
 8004418:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800441c:	08004475 	.word	0x08004475
 8004420:	08004489 	.word	0x08004489
 8004424:	08004405 	.word	0x08004405
 8004428:	08004405 	.word	0x08004405
 800442c:	08004405 	.word	0x08004405
 8004430:	08004405 	.word	0x08004405
 8004434:	08004489 	.word	0x08004489
 8004438:	08004405 	.word	0x08004405
 800443c:	08004405 	.word	0x08004405
 8004440:	08004405 	.word	0x08004405
 8004444:	08004405 	.word	0x08004405
 8004448:	08004587 	.word	0x08004587
 800444c:	080044b3 	.word	0x080044b3
 8004450:	08004541 	.word	0x08004541
 8004454:	08004405 	.word	0x08004405
 8004458:	08004405 	.word	0x08004405
 800445c:	080045a9 	.word	0x080045a9
 8004460:	08004405 	.word	0x08004405
 8004464:	080044b3 	.word	0x080044b3
 8004468:	08004405 	.word	0x08004405
 800446c:	08004405 	.word	0x08004405
 8004470:	08004549 	.word	0x08004549
 8004474:	6833      	ldr	r3, [r6, #0]
 8004476:	1d1a      	adds	r2, r3, #4
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	6032      	str	r2, [r6, #0]
 800447c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004480:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004484:	2301      	movs	r3, #1
 8004486:	e09c      	b.n	80045c2 <_printf_i+0x1e6>
 8004488:	6833      	ldr	r3, [r6, #0]
 800448a:	6820      	ldr	r0, [r4, #0]
 800448c:	1d19      	adds	r1, r3, #4
 800448e:	6031      	str	r1, [r6, #0]
 8004490:	0606      	lsls	r6, r0, #24
 8004492:	d501      	bpl.n	8004498 <_printf_i+0xbc>
 8004494:	681d      	ldr	r5, [r3, #0]
 8004496:	e003      	b.n	80044a0 <_printf_i+0xc4>
 8004498:	0645      	lsls	r5, r0, #25
 800449a:	d5fb      	bpl.n	8004494 <_printf_i+0xb8>
 800449c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80044a0:	2d00      	cmp	r5, #0
 80044a2:	da03      	bge.n	80044ac <_printf_i+0xd0>
 80044a4:	232d      	movs	r3, #45	@ 0x2d
 80044a6:	426d      	negs	r5, r5
 80044a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044ac:	4858      	ldr	r0, [pc, #352]	@ (8004610 <_printf_i+0x234>)
 80044ae:	230a      	movs	r3, #10
 80044b0:	e011      	b.n	80044d6 <_printf_i+0xfa>
 80044b2:	6821      	ldr	r1, [r4, #0]
 80044b4:	6833      	ldr	r3, [r6, #0]
 80044b6:	0608      	lsls	r0, r1, #24
 80044b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80044bc:	d402      	bmi.n	80044c4 <_printf_i+0xe8>
 80044be:	0649      	lsls	r1, r1, #25
 80044c0:	bf48      	it	mi
 80044c2:	b2ad      	uxthmi	r5, r5
 80044c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80044c6:	4852      	ldr	r0, [pc, #328]	@ (8004610 <_printf_i+0x234>)
 80044c8:	6033      	str	r3, [r6, #0]
 80044ca:	bf14      	ite	ne
 80044cc:	230a      	movne	r3, #10
 80044ce:	2308      	moveq	r3, #8
 80044d0:	2100      	movs	r1, #0
 80044d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80044d6:	6866      	ldr	r6, [r4, #4]
 80044d8:	60a6      	str	r6, [r4, #8]
 80044da:	2e00      	cmp	r6, #0
 80044dc:	db05      	blt.n	80044ea <_printf_i+0x10e>
 80044de:	6821      	ldr	r1, [r4, #0]
 80044e0:	432e      	orrs	r6, r5
 80044e2:	f021 0104 	bic.w	r1, r1, #4
 80044e6:	6021      	str	r1, [r4, #0]
 80044e8:	d04b      	beq.n	8004582 <_printf_i+0x1a6>
 80044ea:	4616      	mov	r6, r2
 80044ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80044f0:	fb03 5711 	mls	r7, r3, r1, r5
 80044f4:	5dc7      	ldrb	r7, [r0, r7]
 80044f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80044fa:	462f      	mov	r7, r5
 80044fc:	42bb      	cmp	r3, r7
 80044fe:	460d      	mov	r5, r1
 8004500:	d9f4      	bls.n	80044ec <_printf_i+0x110>
 8004502:	2b08      	cmp	r3, #8
 8004504:	d10b      	bne.n	800451e <_printf_i+0x142>
 8004506:	6823      	ldr	r3, [r4, #0]
 8004508:	07df      	lsls	r7, r3, #31
 800450a:	d508      	bpl.n	800451e <_printf_i+0x142>
 800450c:	6923      	ldr	r3, [r4, #16]
 800450e:	6861      	ldr	r1, [r4, #4]
 8004510:	4299      	cmp	r1, r3
 8004512:	bfde      	ittt	le
 8004514:	2330      	movle	r3, #48	@ 0x30
 8004516:	f806 3c01 	strble.w	r3, [r6, #-1]
 800451a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800451e:	1b92      	subs	r2, r2, r6
 8004520:	6122      	str	r2, [r4, #16]
 8004522:	f8cd a000 	str.w	sl, [sp]
 8004526:	464b      	mov	r3, r9
 8004528:	aa03      	add	r2, sp, #12
 800452a:	4621      	mov	r1, r4
 800452c:	4640      	mov	r0, r8
 800452e:	f7ff fee7 	bl	8004300 <_printf_common>
 8004532:	3001      	adds	r0, #1
 8004534:	d14a      	bne.n	80045cc <_printf_i+0x1f0>
 8004536:	f04f 30ff 	mov.w	r0, #4294967295
 800453a:	b004      	add	sp, #16
 800453c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004540:	6823      	ldr	r3, [r4, #0]
 8004542:	f043 0320 	orr.w	r3, r3, #32
 8004546:	6023      	str	r3, [r4, #0]
 8004548:	4832      	ldr	r0, [pc, #200]	@ (8004614 <_printf_i+0x238>)
 800454a:	2778      	movs	r7, #120	@ 0x78
 800454c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004550:	6823      	ldr	r3, [r4, #0]
 8004552:	6831      	ldr	r1, [r6, #0]
 8004554:	061f      	lsls	r7, r3, #24
 8004556:	f851 5b04 	ldr.w	r5, [r1], #4
 800455a:	d402      	bmi.n	8004562 <_printf_i+0x186>
 800455c:	065f      	lsls	r7, r3, #25
 800455e:	bf48      	it	mi
 8004560:	b2ad      	uxthmi	r5, r5
 8004562:	6031      	str	r1, [r6, #0]
 8004564:	07d9      	lsls	r1, r3, #31
 8004566:	bf44      	itt	mi
 8004568:	f043 0320 	orrmi.w	r3, r3, #32
 800456c:	6023      	strmi	r3, [r4, #0]
 800456e:	b11d      	cbz	r5, 8004578 <_printf_i+0x19c>
 8004570:	2310      	movs	r3, #16
 8004572:	e7ad      	b.n	80044d0 <_printf_i+0xf4>
 8004574:	4826      	ldr	r0, [pc, #152]	@ (8004610 <_printf_i+0x234>)
 8004576:	e7e9      	b.n	800454c <_printf_i+0x170>
 8004578:	6823      	ldr	r3, [r4, #0]
 800457a:	f023 0320 	bic.w	r3, r3, #32
 800457e:	6023      	str	r3, [r4, #0]
 8004580:	e7f6      	b.n	8004570 <_printf_i+0x194>
 8004582:	4616      	mov	r6, r2
 8004584:	e7bd      	b.n	8004502 <_printf_i+0x126>
 8004586:	6833      	ldr	r3, [r6, #0]
 8004588:	6825      	ldr	r5, [r4, #0]
 800458a:	6961      	ldr	r1, [r4, #20]
 800458c:	1d18      	adds	r0, r3, #4
 800458e:	6030      	str	r0, [r6, #0]
 8004590:	062e      	lsls	r6, r5, #24
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	d501      	bpl.n	800459a <_printf_i+0x1be>
 8004596:	6019      	str	r1, [r3, #0]
 8004598:	e002      	b.n	80045a0 <_printf_i+0x1c4>
 800459a:	0668      	lsls	r0, r5, #25
 800459c:	d5fb      	bpl.n	8004596 <_printf_i+0x1ba>
 800459e:	8019      	strh	r1, [r3, #0]
 80045a0:	2300      	movs	r3, #0
 80045a2:	6123      	str	r3, [r4, #16]
 80045a4:	4616      	mov	r6, r2
 80045a6:	e7bc      	b.n	8004522 <_printf_i+0x146>
 80045a8:	6833      	ldr	r3, [r6, #0]
 80045aa:	1d1a      	adds	r2, r3, #4
 80045ac:	6032      	str	r2, [r6, #0]
 80045ae:	681e      	ldr	r6, [r3, #0]
 80045b0:	6862      	ldr	r2, [r4, #4]
 80045b2:	2100      	movs	r1, #0
 80045b4:	4630      	mov	r0, r6
 80045b6:	f7fb fe3b 	bl	8000230 <memchr>
 80045ba:	b108      	cbz	r0, 80045c0 <_printf_i+0x1e4>
 80045bc:	1b80      	subs	r0, r0, r6
 80045be:	6060      	str	r0, [r4, #4]
 80045c0:	6863      	ldr	r3, [r4, #4]
 80045c2:	6123      	str	r3, [r4, #16]
 80045c4:	2300      	movs	r3, #0
 80045c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045ca:	e7aa      	b.n	8004522 <_printf_i+0x146>
 80045cc:	6923      	ldr	r3, [r4, #16]
 80045ce:	4632      	mov	r2, r6
 80045d0:	4649      	mov	r1, r9
 80045d2:	4640      	mov	r0, r8
 80045d4:	47d0      	blx	sl
 80045d6:	3001      	adds	r0, #1
 80045d8:	d0ad      	beq.n	8004536 <_printf_i+0x15a>
 80045da:	6823      	ldr	r3, [r4, #0]
 80045dc:	079b      	lsls	r3, r3, #30
 80045de:	d413      	bmi.n	8004608 <_printf_i+0x22c>
 80045e0:	68e0      	ldr	r0, [r4, #12]
 80045e2:	9b03      	ldr	r3, [sp, #12]
 80045e4:	4298      	cmp	r0, r3
 80045e6:	bfb8      	it	lt
 80045e8:	4618      	movlt	r0, r3
 80045ea:	e7a6      	b.n	800453a <_printf_i+0x15e>
 80045ec:	2301      	movs	r3, #1
 80045ee:	4632      	mov	r2, r6
 80045f0:	4649      	mov	r1, r9
 80045f2:	4640      	mov	r0, r8
 80045f4:	47d0      	blx	sl
 80045f6:	3001      	adds	r0, #1
 80045f8:	d09d      	beq.n	8004536 <_printf_i+0x15a>
 80045fa:	3501      	adds	r5, #1
 80045fc:	68e3      	ldr	r3, [r4, #12]
 80045fe:	9903      	ldr	r1, [sp, #12]
 8004600:	1a5b      	subs	r3, r3, r1
 8004602:	42ab      	cmp	r3, r5
 8004604:	dcf2      	bgt.n	80045ec <_printf_i+0x210>
 8004606:	e7eb      	b.n	80045e0 <_printf_i+0x204>
 8004608:	2500      	movs	r5, #0
 800460a:	f104 0619 	add.w	r6, r4, #25
 800460e:	e7f5      	b.n	80045fc <_printf_i+0x220>
 8004610:	080048fd 	.word	0x080048fd
 8004614:	0800490e 	.word	0x0800490e

08004618 <memmove>:
 8004618:	4288      	cmp	r0, r1
 800461a:	b510      	push	{r4, lr}
 800461c:	eb01 0402 	add.w	r4, r1, r2
 8004620:	d902      	bls.n	8004628 <memmove+0x10>
 8004622:	4284      	cmp	r4, r0
 8004624:	4623      	mov	r3, r4
 8004626:	d807      	bhi.n	8004638 <memmove+0x20>
 8004628:	1e43      	subs	r3, r0, #1
 800462a:	42a1      	cmp	r1, r4
 800462c:	d008      	beq.n	8004640 <memmove+0x28>
 800462e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004632:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004636:	e7f8      	b.n	800462a <memmove+0x12>
 8004638:	4402      	add	r2, r0
 800463a:	4601      	mov	r1, r0
 800463c:	428a      	cmp	r2, r1
 800463e:	d100      	bne.n	8004642 <memmove+0x2a>
 8004640:	bd10      	pop	{r4, pc}
 8004642:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004646:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800464a:	e7f7      	b.n	800463c <memmove+0x24>

0800464c <_sbrk_r>:
 800464c:	b538      	push	{r3, r4, r5, lr}
 800464e:	4d06      	ldr	r5, [pc, #24]	@ (8004668 <_sbrk_r+0x1c>)
 8004650:	2300      	movs	r3, #0
 8004652:	4604      	mov	r4, r0
 8004654:	4608      	mov	r0, r1
 8004656:	602b      	str	r3, [r5, #0]
 8004658:	f7fc f956 	bl	8000908 <_sbrk>
 800465c:	1c43      	adds	r3, r0, #1
 800465e:	d102      	bne.n	8004666 <_sbrk_r+0x1a>
 8004660:	682b      	ldr	r3, [r5, #0]
 8004662:	b103      	cbz	r3, 8004666 <_sbrk_r+0x1a>
 8004664:	6023      	str	r3, [r4, #0]
 8004666:	bd38      	pop	{r3, r4, r5, pc}
 8004668:	20012fa0 	.word	0x20012fa0

0800466c <_realloc_r>:
 800466c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004670:	4607      	mov	r7, r0
 8004672:	4614      	mov	r4, r2
 8004674:	460d      	mov	r5, r1
 8004676:	b921      	cbnz	r1, 8004682 <_realloc_r+0x16>
 8004678:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800467c:	4611      	mov	r1, r2
 800467e:	f7ff bc5b 	b.w	8003f38 <_malloc_r>
 8004682:	b92a      	cbnz	r2, 8004690 <_realloc_r+0x24>
 8004684:	f7ff fbec 	bl	8003e60 <_free_r>
 8004688:	4625      	mov	r5, r4
 800468a:	4628      	mov	r0, r5
 800468c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004690:	f000 f81a 	bl	80046c8 <_malloc_usable_size_r>
 8004694:	4284      	cmp	r4, r0
 8004696:	4606      	mov	r6, r0
 8004698:	d802      	bhi.n	80046a0 <_realloc_r+0x34>
 800469a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800469e:	d8f4      	bhi.n	800468a <_realloc_r+0x1e>
 80046a0:	4621      	mov	r1, r4
 80046a2:	4638      	mov	r0, r7
 80046a4:	f7ff fc48 	bl	8003f38 <_malloc_r>
 80046a8:	4680      	mov	r8, r0
 80046aa:	b908      	cbnz	r0, 80046b0 <_realloc_r+0x44>
 80046ac:	4645      	mov	r5, r8
 80046ae:	e7ec      	b.n	800468a <_realloc_r+0x1e>
 80046b0:	42b4      	cmp	r4, r6
 80046b2:	4622      	mov	r2, r4
 80046b4:	4629      	mov	r1, r5
 80046b6:	bf28      	it	cs
 80046b8:	4632      	movcs	r2, r6
 80046ba:	f7ff fbc3 	bl	8003e44 <memcpy>
 80046be:	4629      	mov	r1, r5
 80046c0:	4638      	mov	r0, r7
 80046c2:	f7ff fbcd 	bl	8003e60 <_free_r>
 80046c6:	e7f1      	b.n	80046ac <_realloc_r+0x40>

080046c8 <_malloc_usable_size_r>:
 80046c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046cc:	1f18      	subs	r0, r3, #4
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	bfbc      	itt	lt
 80046d2:	580b      	ldrlt	r3, [r1, r0]
 80046d4:	18c0      	addlt	r0, r0, r3
 80046d6:	4770      	bx	lr

080046d8 <_init>:
 80046d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046da:	bf00      	nop
 80046dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046de:	bc08      	pop	{r3}
 80046e0:	469e      	mov	lr, r3
 80046e2:	4770      	bx	lr

080046e4 <_fini>:
 80046e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046e6:	bf00      	nop
 80046e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046ea:	bc08      	pop	{r3}
 80046ec:	469e      	mov	lr, r3
 80046ee:	4770      	bx	lr
