
Sigmundr_integration_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cbb8  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  0800cd80  0800cd80  0001cd80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ce98  0800ce98  0001ce98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800cea0  0800cea0  0001cea0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800cea4  0800cea4  0001cea4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  0800cea8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000029d4  20000074  0800cf1c  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  20002a48  0800cf1c  00022a48  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   00024059  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004004  00000000  00000000  000440fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001ad8  00000000  00000000  00048108  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001910  00000000  00000000  00049be0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d3b8  00000000  00000000  0004b4f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00007702  00000000  00000000  000588a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005ffaa  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007548  00000000  00000000  00060028  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000074 	.word	0x20000074
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800cd68 	.word	0x0800cd68

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000078 	.word	0x20000078
 8000204:	0800cd68 	.word	0x0800cd68

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f092 0f00 	teq	r2, #0
 80004f2:	bf14      	ite	ne
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e720      	b.n	800034c <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aedc 	beq.w	80002fa <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6c1      	b.n	80002fa <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2f>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae0:	bf24      	itt	cs
 8000ae2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aea:	d90d      	bls.n	8000b08 <__aeabi_d2f+0x30>
 8000aec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000afc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b00:	bf08      	it	eq
 8000b02:	f020 0001 	biceq.w	r0, r0, #1
 8000b06:	4770      	bx	lr
 8000b08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b0c:	d121      	bne.n	8000b52 <__aeabi_d2f+0x7a>
 8000b0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b12:	bfbc      	itt	lt
 8000b14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	4770      	bxlt	lr
 8000b1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b22:	f1c2 0218 	rsb	r2, r2, #24
 8000b26:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b32:	bf18      	it	ne
 8000b34:	f040 0001 	orrne.w	r0, r0, #1
 8000b38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b44:	ea40 000c 	orr.w	r0, r0, ip
 8000b48:	fa23 f302 	lsr.w	r3, r3, r2
 8000b4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b50:	e7cc      	b.n	8000aec <__aeabi_d2f+0x14>
 8000b52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b56:	d107      	bne.n	8000b68 <__aeabi_d2f+0x90>
 8000b58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b5c:	bf1e      	ittt	ne
 8000b5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b66:	4770      	bxne	lr
 8000b68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_ldivmod>:
 8000b78:	b97b      	cbnz	r3, 8000b9a <__aeabi_ldivmod+0x22>
 8000b7a:	b972      	cbnz	r2, 8000b9a <__aeabi_ldivmod+0x22>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bfbe      	ittt	lt
 8000b80:	2000      	movlt	r0, #0
 8000b82:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b86:	e006      	blt.n	8000b96 <__aeabi_ldivmod+0x1e>
 8000b88:	bf08      	it	eq
 8000b8a:	2800      	cmpeq	r0, #0
 8000b8c:	bf1c      	itt	ne
 8000b8e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b92:	f04f 30ff 	movne.w	r0, #4294967295
 8000b96:	f000 b9c5 	b.w	8000f24 <__aeabi_idiv0>
 8000b9a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b9e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba2:	2900      	cmp	r1, #0
 8000ba4:	db09      	blt.n	8000bba <__aeabi_ldivmod+0x42>
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	db1a      	blt.n	8000be0 <__aeabi_ldivmod+0x68>
 8000baa:	f000 f84d 	bl	8000c48 <__udivmoddi4>
 8000bae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb6:	b004      	add	sp, #16
 8000bb8:	4770      	bx	lr
 8000bba:	4240      	negs	r0, r0
 8000bbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	db1b      	blt.n	8000bfc <__aeabi_ldivmod+0x84>
 8000bc4:	f000 f840 	bl	8000c48 <__udivmoddi4>
 8000bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd0:	b004      	add	sp, #16
 8000bd2:	4240      	negs	r0, r0
 8000bd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd8:	4252      	negs	r2, r2
 8000bda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bde:	4770      	bx	lr
 8000be0:	4252      	negs	r2, r2
 8000be2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000be6:	f000 f82f 	bl	8000c48 <__udivmoddi4>
 8000bea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf2:	b004      	add	sp, #16
 8000bf4:	4240      	negs	r0, r0
 8000bf6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bfa:	4770      	bx	lr
 8000bfc:	4252      	negs	r2, r2
 8000bfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c02:	f000 f821 	bl	8000c48 <__udivmoddi4>
 8000c06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0e:	b004      	add	sp, #16
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b97a 	b.w	8000f24 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	468c      	mov	ip, r1
 8000c4e:	460d      	mov	r5, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	9e08      	ldr	r6, [sp, #32]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d151      	bne.n	8000cfc <__udivmoddi4+0xb4>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d96d      	bls.n	8000d3a <__udivmoddi4+0xf2>
 8000c5e:	fab2 fe82 	clz	lr, r2
 8000c62:	f1be 0f00 	cmp.w	lr, #0
 8000c66:	d00b      	beq.n	8000c80 <__udivmoddi4+0x38>
 8000c68:	f1ce 0c20 	rsb	ip, lr, #32
 8000c6c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c70:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c74:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c78:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c7c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c80:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c84:	0c25      	lsrs	r5, r4, #16
 8000c86:	fbbc f8fa 	udiv	r8, ip, sl
 8000c8a:	fa1f f987 	uxth.w	r9, r7
 8000c8e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c92:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c96:	fb08 f309 	mul.w	r3, r8, r9
 8000c9a:	42ab      	cmp	r3, r5
 8000c9c:	d90a      	bls.n	8000cb4 <__udivmoddi4+0x6c>
 8000c9e:	19ed      	adds	r5, r5, r7
 8000ca0:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ca4:	f080 8123 	bcs.w	8000eee <__udivmoddi4+0x2a6>
 8000ca8:	42ab      	cmp	r3, r5
 8000caa:	f240 8120 	bls.w	8000eee <__udivmoddi4+0x2a6>
 8000cae:	f1a8 0802 	sub.w	r8, r8, #2
 8000cb2:	443d      	add	r5, r7
 8000cb4:	1aed      	subs	r5, r5, r3
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cbc:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cc0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cc4:	fb00 f909 	mul.w	r9, r0, r9
 8000cc8:	45a1      	cmp	r9, r4
 8000cca:	d909      	bls.n	8000ce0 <__udivmoddi4+0x98>
 8000ccc:	19e4      	adds	r4, r4, r7
 8000cce:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd2:	f080 810a 	bcs.w	8000eea <__udivmoddi4+0x2a2>
 8000cd6:	45a1      	cmp	r9, r4
 8000cd8:	f240 8107 	bls.w	8000eea <__udivmoddi4+0x2a2>
 8000cdc:	3802      	subs	r0, #2
 8000cde:	443c      	add	r4, r7
 8000ce0:	eba4 0409 	sub.w	r4, r4, r9
 8000ce4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce8:	2100      	movs	r1, #0
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d061      	beq.n	8000db2 <__udivmoddi4+0x16a>
 8000cee:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	6034      	str	r4, [r6, #0]
 8000cf6:	6073      	str	r3, [r6, #4]
 8000cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfc:	428b      	cmp	r3, r1
 8000cfe:	d907      	bls.n	8000d10 <__udivmoddi4+0xc8>
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d054      	beq.n	8000dae <__udivmoddi4+0x166>
 8000d04:	2100      	movs	r1, #0
 8000d06:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d10:	fab3 f183 	clz	r1, r3
 8000d14:	2900      	cmp	r1, #0
 8000d16:	f040 808e 	bne.w	8000e36 <__udivmoddi4+0x1ee>
 8000d1a:	42ab      	cmp	r3, r5
 8000d1c:	d302      	bcc.n	8000d24 <__udivmoddi4+0xdc>
 8000d1e:	4282      	cmp	r2, r0
 8000d20:	f200 80fa 	bhi.w	8000f18 <__udivmoddi4+0x2d0>
 8000d24:	1a84      	subs	r4, r0, r2
 8000d26:	eb65 0503 	sbc.w	r5, r5, r3
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	46ac      	mov	ip, r5
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d03f      	beq.n	8000db2 <__udivmoddi4+0x16a>
 8000d32:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	b912      	cbnz	r2, 8000d42 <__udivmoddi4+0xfa>
 8000d3c:	2701      	movs	r7, #1
 8000d3e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d42:	fab7 fe87 	clz	lr, r7
 8000d46:	f1be 0f00 	cmp.w	lr, #0
 8000d4a:	d134      	bne.n	8000db6 <__udivmoddi4+0x16e>
 8000d4c:	1beb      	subs	r3, r5, r7
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	2101      	movs	r1, #1
 8000d56:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d5a:	0c25      	lsrs	r5, r4, #16
 8000d5c:	fb02 3318 	mls	r3, r2, r8, r3
 8000d60:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d64:	fb0c f308 	mul.w	r3, ip, r8
 8000d68:	42ab      	cmp	r3, r5
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x134>
 8000d6c:	19ed      	adds	r5, r5, r7
 8000d6e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x132>
 8000d74:	42ab      	cmp	r3, r5
 8000d76:	f200 80d1 	bhi.w	8000f1c <__udivmoddi4+0x2d4>
 8000d7a:	4680      	mov	r8, r0
 8000d7c:	1aed      	subs	r5, r5, r3
 8000d7e:	b2a3      	uxth	r3, r4
 8000d80:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d84:	fb02 5510 	mls	r5, r2, r0, r5
 8000d88:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d8c:	fb0c fc00 	mul.w	ip, ip, r0
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x15c>
 8000d94:	19e4      	adds	r4, r4, r7
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x15a>
 8000d9c:	45a4      	cmp	ip, r4
 8000d9e:	f200 80b8 	bhi.w	8000f12 <__udivmoddi4+0x2ca>
 8000da2:	4618      	mov	r0, r3
 8000da4:	eba4 040c 	sub.w	r4, r4, ip
 8000da8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dac:	e79d      	b.n	8000cea <__udivmoddi4+0xa2>
 8000dae:	4631      	mov	r1, r6
 8000db0:	4630      	mov	r0, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	f1ce 0420 	rsb	r4, lr, #32
 8000dba:	fa05 f30e 	lsl.w	r3, r5, lr
 8000dbe:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dc2:	fa20 f804 	lsr.w	r8, r0, r4
 8000dc6:	0c3a      	lsrs	r2, r7, #16
 8000dc8:	fa25 f404 	lsr.w	r4, r5, r4
 8000dcc:	ea48 0803 	orr.w	r8, r8, r3
 8000dd0:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dd4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000dd8:	fb02 4411 	mls	r4, r2, r1, r4
 8000ddc:	fa1f fc87 	uxth.w	ip, r7
 8000de0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000de4:	fb01 f30c 	mul.w	r3, r1, ip
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	fa00 f40e 	lsl.w	r4, r0, lr
 8000dee:	d909      	bls.n	8000e04 <__udivmoddi4+0x1bc>
 8000df0:	19ed      	adds	r5, r5, r7
 8000df2:	f101 30ff 	add.w	r0, r1, #4294967295
 8000df6:	f080 808a 	bcs.w	8000f0e <__udivmoddi4+0x2c6>
 8000dfa:	42ab      	cmp	r3, r5
 8000dfc:	f240 8087 	bls.w	8000f0e <__udivmoddi4+0x2c6>
 8000e00:	3902      	subs	r1, #2
 8000e02:	443d      	add	r5, r7
 8000e04:	1aeb      	subs	r3, r5, r3
 8000e06:	fa1f f588 	uxth.w	r5, r8
 8000e0a:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e0e:	fb02 3310 	mls	r3, r2, r0, r3
 8000e12:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e16:	fb00 f30c 	mul.w	r3, r0, ip
 8000e1a:	42ab      	cmp	r3, r5
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x1e6>
 8000e1e:	19ed      	adds	r5, r5, r7
 8000e20:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e24:	d26f      	bcs.n	8000f06 <__udivmoddi4+0x2be>
 8000e26:	42ab      	cmp	r3, r5
 8000e28:	d96d      	bls.n	8000f06 <__udivmoddi4+0x2be>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	443d      	add	r5, r7
 8000e2e:	1aeb      	subs	r3, r5, r3
 8000e30:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e34:	e78f      	b.n	8000d56 <__udivmoddi4+0x10e>
 8000e36:	f1c1 0720 	rsb	r7, r1, #32
 8000e3a:	fa22 f807 	lsr.w	r8, r2, r7
 8000e3e:	408b      	lsls	r3, r1
 8000e40:	fa05 f401 	lsl.w	r4, r5, r1
 8000e44:	ea48 0303 	orr.w	r3, r8, r3
 8000e48:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e4c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e50:	40fd      	lsrs	r5, r7
 8000e52:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e56:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e5a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e5e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e62:	fa1f f883 	uxth.w	r8, r3
 8000e66:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e6a:	fb09 f408 	mul.w	r4, r9, r8
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	fa02 f201 	lsl.w	r2, r2, r1
 8000e74:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x244>
 8000e7a:	18ed      	adds	r5, r5, r3
 8000e7c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e80:	d243      	bcs.n	8000f0a <__udivmoddi4+0x2c2>
 8000e82:	42ac      	cmp	r4, r5
 8000e84:	d941      	bls.n	8000f0a <__udivmoddi4+0x2c2>
 8000e86:	f1a9 0902 	sub.w	r9, r9, #2
 8000e8a:	441d      	add	r5, r3
 8000e8c:	1b2d      	subs	r5, r5, r4
 8000e8e:	fa1f fe8e 	uxth.w	lr, lr
 8000e92:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e96:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e9a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e9e:	fb00 f808 	mul.w	r8, r0, r8
 8000ea2:	45a0      	cmp	r8, r4
 8000ea4:	d907      	bls.n	8000eb6 <__udivmoddi4+0x26e>
 8000ea6:	18e4      	adds	r4, r4, r3
 8000ea8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000eac:	d229      	bcs.n	8000f02 <__udivmoddi4+0x2ba>
 8000eae:	45a0      	cmp	r8, r4
 8000eb0:	d927      	bls.n	8000f02 <__udivmoddi4+0x2ba>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	441c      	add	r4, r3
 8000eb6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eba:	eba4 0408 	sub.w	r4, r4, r8
 8000ebe:	fba0 8902 	umull	r8, r9, r0, r2
 8000ec2:	454c      	cmp	r4, r9
 8000ec4:	46c6      	mov	lr, r8
 8000ec6:	464d      	mov	r5, r9
 8000ec8:	d315      	bcc.n	8000ef6 <__udivmoddi4+0x2ae>
 8000eca:	d012      	beq.n	8000ef2 <__udivmoddi4+0x2aa>
 8000ecc:	b156      	cbz	r6, 8000ee4 <__udivmoddi4+0x29c>
 8000ece:	ebba 030e 	subs.w	r3, sl, lr
 8000ed2:	eb64 0405 	sbc.w	r4, r4, r5
 8000ed6:	fa04 f707 	lsl.w	r7, r4, r7
 8000eda:	40cb      	lsrs	r3, r1
 8000edc:	431f      	orrs	r7, r3
 8000ede:	40cc      	lsrs	r4, r1
 8000ee0:	6037      	str	r7, [r6, #0]
 8000ee2:	6074      	str	r4, [r6, #4]
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eea:	4618      	mov	r0, r3
 8000eec:	e6f8      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000eee:	4690      	mov	r8, r2
 8000ef0:	e6e0      	b.n	8000cb4 <__udivmoddi4+0x6c>
 8000ef2:	45c2      	cmp	sl, r8
 8000ef4:	d2ea      	bcs.n	8000ecc <__udivmoddi4+0x284>
 8000ef6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000efa:	eb69 0503 	sbc.w	r5, r9, r3
 8000efe:	3801      	subs	r0, #1
 8000f00:	e7e4      	b.n	8000ecc <__udivmoddi4+0x284>
 8000f02:	4628      	mov	r0, r5
 8000f04:	e7d7      	b.n	8000eb6 <__udivmoddi4+0x26e>
 8000f06:	4640      	mov	r0, r8
 8000f08:	e791      	b.n	8000e2e <__udivmoddi4+0x1e6>
 8000f0a:	4681      	mov	r9, r0
 8000f0c:	e7be      	b.n	8000e8c <__udivmoddi4+0x244>
 8000f0e:	4601      	mov	r1, r0
 8000f10:	e778      	b.n	8000e04 <__udivmoddi4+0x1bc>
 8000f12:	3802      	subs	r0, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	e745      	b.n	8000da4 <__udivmoddi4+0x15c>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e708      	b.n	8000d2e <__udivmoddi4+0xe6>
 8000f1c:	f1a8 0802 	sub.w	r8, r8, #2
 8000f20:	443d      	add	r5, r7
 8000f22:	e72b      	b.n	8000d7c <__udivmoddi4+0x134>

08000f24 <__aeabi_idiv0>:
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f2c:	4a0e      	ldr	r2, [pc, #56]	; (8000f68 <HAL_Init+0x40>)
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <HAL_Init+0x40>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f38:	4a0b      	ldr	r2, [pc, #44]	; (8000f68 <HAL_Init+0x40>)
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <HAL_Init+0x40>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f44:	4a08      	ldr	r2, [pc, #32]	; (8000f68 <HAL_Init+0x40>)
 8000f46:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <HAL_Init+0x40>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f50:	2003      	movs	r0, #3
 8000f52:	f000 fbe1 	bl	8001718 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f000 f808 	bl	8000f6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f5c:	f00b f830 	bl	800bfc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40023c00 	.word	0x40023c00

08000f6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f74:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <HAL_InitTick+0x54>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <HAL_InitTick+0x58>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 fc07 	bl	800179e <HAL_SYSTICK_Config>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e00e      	b.n	8000fb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b0f      	cmp	r3, #15
 8000f9e:	d80a      	bhi.n	8000fb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa8:	f000 fbc1 	bl	800172e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fac:	4a06      	ldr	r2, [pc, #24]	; (8000fc8 <HAL_InitTick+0x5c>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	e000      	b.n	8000fb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000008 	.word	0x20000008
 8000fc4:	20000004 	.word	0x20000004
 8000fc8:	20000000 	.word	0x20000000

08000fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <HAL_IncTick+0x20>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <HAL_IncTick+0x24>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4413      	add	r3, r2
 8000fdc:	4a04      	ldr	r2, [pc, #16]	; (8000ff0 <HAL_IncTick+0x24>)
 8000fde:	6013      	str	r3, [r2, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	20000004 	.word	0x20000004
 8000ff0:	200002f0 	.word	0x200002f0

08000ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff8:	4b03      	ldr	r3, [pc, #12]	; (8001008 <HAL_GetTick+0x14>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	200002f0 	.word	0x200002f0

0800100c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001014:	f7ff ffee 	bl	8000ff4 <HAL_GetTick>
 8001018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001024:	d005      	beq.n	8001032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001026:	4b09      	ldr	r3, [pc, #36]	; (800104c <HAL_Delay+0x40>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	461a      	mov	r2, r3
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4413      	add	r3, r2
 8001030:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001032:	bf00      	nop
 8001034:	f7ff ffde 	bl	8000ff4 <HAL_GetTick>
 8001038:	4602      	mov	r2, r0
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	1ad2      	subs	r2, r2, r3
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	429a      	cmp	r2, r3
 8001042:	d3f7      	bcc.n	8001034 <HAL_Delay+0x28>
  {
  }
}
 8001044:	bf00      	nop
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000004 	.word	0x20000004

08001050 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001058:	2300      	movs	r3, #0
 800105a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d101      	bne.n	8001066 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
 8001064:	e033      	b.n	80010ce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106a:	2b00      	cmp	r3, #0
 800106c:	d109      	bne.n	8001082 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f00a ffce 	bl	800c010 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001086:	f003 0310 	and.w	r3, r3, #16
 800108a:	2b00      	cmp	r3, #0
 800108c:	d118      	bne.n	80010c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001092:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001096:	f023 0302 	bic.w	r3, r3, #2
 800109a:	f043 0202 	orr.w	r2, r3, #2
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f000 f94c 	bl	8001340 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f023 0303 	bic.w	r3, r3, #3
 80010b6:	f043 0201 	orr.w	r2, r3, #1
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	641a      	str	r2, [r3, #64]	; 0x40
 80010be:	e001      	b.n	80010c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80010d8:	b490      	push	{r4, r7}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80010e2:	2300      	movs	r3, #0
 80010e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d101      	bne.n	80010f4 <HAL_ADC_ConfigChannel+0x1c>
 80010f0:	2302      	movs	r3, #2
 80010f2:	e115      	b.n	8001320 <HAL_ADC_ConfigChannel+0x248>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2201      	movs	r2, #1
 80010f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b09      	cmp	r3, #9
 8001102:	d926      	bls.n	8001152 <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	68d9      	ldr	r1, [r3, #12]
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	b29b      	uxth	r3, r3
 8001114:	4618      	mov	r0, r3
 8001116:	4603      	mov	r3, r0
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4403      	add	r3, r0
 800111c:	3b1e      	subs	r3, #30
 800111e:	2007      	movs	r0, #7
 8001120:	fa00 f303 	lsl.w	r3, r0, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	400b      	ands	r3, r1
 8001128:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	68d9      	ldr	r1, [r3, #12]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	6898      	ldr	r0, [r3, #8]
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	b29b      	uxth	r3, r3
 800113e:	461c      	mov	r4, r3
 8001140:	4623      	mov	r3, r4
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	4423      	add	r3, r4
 8001146:	3b1e      	subs	r3, #30
 8001148:	fa00 f303 	lsl.w	r3, r0, r3
 800114c:	430b      	orrs	r3, r1
 800114e:	60d3      	str	r3, [r2, #12]
 8001150:	e023      	b.n	800119a <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	6919      	ldr	r1, [r3, #16]
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	b29b      	uxth	r3, r3
 8001162:	4618      	mov	r0, r3
 8001164:	4603      	mov	r3, r0
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	4403      	add	r3, r0
 800116a:	2007      	movs	r0, #7
 800116c:	fa00 f303 	lsl.w	r3, r0, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	400b      	ands	r3, r1
 8001174:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	6919      	ldr	r1, [r3, #16]
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	6898      	ldr	r0, [r3, #8]
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	b29b      	uxth	r3, r3
 800118a:	461c      	mov	r4, r3
 800118c:	4623      	mov	r3, r4
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	4423      	add	r3, r4
 8001192:	fa00 f303 	lsl.w	r3, r0, r3
 8001196:	430b      	orrs	r3, r1
 8001198:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	2b06      	cmp	r3, #6
 80011a0:	d824      	bhi.n	80011ec <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6819      	ldr	r1, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	4613      	mov	r3, r2
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	4413      	add	r3, r2
 80011b6:	3b05      	subs	r3, #5
 80011b8:	221f      	movs	r2, #31
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	43db      	mvns	r3, r3
 80011c0:	4003      	ands	r3, r0
 80011c2:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6819      	ldr	r1, [r3, #0]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	461c      	mov	r4, r3
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685a      	ldr	r2, [r3, #4]
 80011da:	4613      	mov	r3, r2
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	4413      	add	r3, r2
 80011e0:	3b05      	subs	r3, #5
 80011e2:	fa04 f303 	lsl.w	r3, r4, r3
 80011e6:	4303      	orrs	r3, r0
 80011e8:	634b      	str	r3, [r1, #52]	; 0x34
 80011ea:	e04c      	b.n	8001286 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	2b0c      	cmp	r3, #12
 80011f2:	d824      	bhi.n	800123e <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6819      	ldr	r1, [r3, #0]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685a      	ldr	r2, [r3, #4]
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	3b23      	subs	r3, #35	; 0x23
 800120a:	221f      	movs	r2, #31
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	4003      	ands	r3, r0
 8001214:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6819      	ldr	r1, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	b29b      	uxth	r3, r3
 8001226:	461c      	mov	r4, r3
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685a      	ldr	r2, [r3, #4]
 800122c:	4613      	mov	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	3b23      	subs	r3, #35	; 0x23
 8001234:	fa04 f303 	lsl.w	r3, r4, r3
 8001238:	4303      	orrs	r3, r0
 800123a:	630b      	str	r3, [r1, #48]	; 0x30
 800123c:	e023      	b.n	8001286 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6819      	ldr	r1, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685a      	ldr	r2, [r3, #4]
 800124c:	4613      	mov	r3, r2
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	4413      	add	r3, r2
 8001252:	3b41      	subs	r3, #65	; 0x41
 8001254:	221f      	movs	r2, #31
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	43db      	mvns	r3, r3
 800125c:	4003      	ands	r3, r0
 800125e:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6819      	ldr	r1, [r3, #0]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	b29b      	uxth	r3, r3
 8001270:	461c      	mov	r4, r3
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685a      	ldr	r2, [r3, #4]
 8001276:	4613      	mov	r3, r2
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	4413      	add	r3, r2
 800127c:	3b41      	subs	r3, #65	; 0x41
 800127e:	fa04 f303 	lsl.w	r3, r4, r3
 8001282:	4303      	orrs	r3, r0
 8001284:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001286:	4b29      	ldr	r3, [pc, #164]	; (800132c <HAL_ADC_ConfigChannel+0x254>)
 8001288:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a28      	ldr	r2, [pc, #160]	; (8001330 <HAL_ADC_ConfigChannel+0x258>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d10f      	bne.n	80012b4 <HAL_ADC_ConfigChannel+0x1dc>
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2b12      	cmp	r3, #18
 800129a:	d10b      	bne.n	80012b4 <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a1d      	ldr	r2, [pc, #116]	; (8001330 <HAL_ADC_ConfigChannel+0x258>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d12b      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x23e>
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a1c      	ldr	r2, [pc, #112]	; (8001334 <HAL_ADC_ConfigChannel+0x25c>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d003      	beq.n	80012d0 <HAL_ADC_ConfigChannel+0x1f8>
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2b11      	cmp	r3, #17
 80012ce:	d122      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a11      	ldr	r2, [pc, #68]	; (8001334 <HAL_ADC_ConfigChannel+0x25c>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d111      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012f2:	4b11      	ldr	r3, [pc, #68]	; (8001338 <HAL_ADC_ConfigChannel+0x260>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a11      	ldr	r2, [pc, #68]	; (800133c <HAL_ADC_ConfigChannel+0x264>)
 80012f8:	fba2 2303 	umull	r2, r3, r2, r3
 80012fc:	0c9a      	lsrs	r2, r3, #18
 80012fe:	4613      	mov	r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	4413      	add	r3, r2
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001308:	e002      	b.n	8001310 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	3b01      	subs	r3, #1
 800130e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f9      	bne.n	800130a <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800131e:	2300      	movs	r3, #0
}
 8001320:	4618      	mov	r0, r3
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bc90      	pop	{r4, r7}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40012300 	.word	0x40012300
 8001330:	40012000 	.word	0x40012000
 8001334:	10000012 	.word	0x10000012
 8001338:	20000008 	.word	0x20000008
 800133c:	431bde83 	.word	0x431bde83

08001340 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001348:	4b79      	ldr	r3, [pc, #484]	; (8001530 <ADC_Init+0x1f0>)
 800134a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	685a      	ldr	r2, [r3, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	431a      	orrs	r2, r3
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	6812      	ldr	r2, [r2, #0]
 800136e:	6852      	ldr	r2, [r2, #4]
 8001370:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001374:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6812      	ldr	r2, [r2, #0]
 800137e:	6851      	ldr	r1, [r2, #4]
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	6912      	ldr	r2, [r2, #16]
 8001384:	0212      	lsls	r2, r2, #8
 8001386:	430a      	orrs	r2, r1
 8001388:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	6812      	ldr	r2, [r2, #0]
 8001392:	6852      	ldr	r2, [r2, #4]
 8001394:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001398:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	6812      	ldr	r2, [r2, #0]
 80013a2:	6851      	ldr	r1, [r2, #4]
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	6892      	ldr	r2, [r2, #8]
 80013a8:	430a      	orrs	r2, r1
 80013aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	6892      	ldr	r2, [r2, #8]
 80013b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	6812      	ldr	r2, [r2, #0]
 80013c4:	6891      	ldr	r1, [r2, #8]
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	68d2      	ldr	r2, [r2, #12]
 80013ca:	430a      	orrs	r2, r1
 80013cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013d2:	4a58      	ldr	r2, [pc, #352]	; (8001534 <ADC_Init+0x1f4>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d022      	beq.n	800141e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	6892      	ldr	r2, [r2, #8]
 80013e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	6812      	ldr	r2, [r2, #0]
 80013f0:	6891      	ldr	r1, [r2, #8]
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80013f6:	430a      	orrs	r2, r1
 80013f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	6812      	ldr	r2, [r2, #0]
 8001402:	6892      	ldr	r2, [r2, #8]
 8001404:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001408:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	6891      	ldr	r1, [r2, #8]
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001418:	430a      	orrs	r2, r1
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	e00f      	b.n	800143e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	6812      	ldr	r2, [r2, #0]
 8001426:	6892      	ldr	r2, [r2, #8]
 8001428:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800142c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	6892      	ldr	r2, [r2, #8]
 8001438:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800143c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	6892      	ldr	r2, [r2, #8]
 8001448:	f022 0202 	bic.w	r2, r2, #2
 800144c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	6812      	ldr	r2, [r2, #0]
 8001456:	6891      	ldr	r1, [r2, #8]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	7e12      	ldrb	r2, [r2, #24]
 800145c:	0052      	lsls	r2, r2, #1
 800145e:	430a      	orrs	r2, r1
 8001460:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d01b      	beq.n	80014a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	6812      	ldr	r2, [r2, #0]
 8001474:	6852      	ldr	r2, [r2, #4]
 8001476:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800147a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	6812      	ldr	r2, [r2, #0]
 8001484:	6852      	ldr	r2, [r2, #4]
 8001486:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800148a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	6851      	ldr	r1, [r2, #4]
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800149a:	3a01      	subs	r2, #1
 800149c:	0352      	lsls	r2, r2, #13
 800149e:	430a      	orrs	r2, r1
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	e007      	b.n	80014b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	6812      	ldr	r2, [r2, #0]
 80014ac:	6852      	ldr	r2, [r2, #4]
 80014ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80014be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80014c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	69d2      	ldr	r2, [r2, #28]
 80014d2:	3a01      	subs	r2, #1
 80014d4:	0512      	lsls	r2, r2, #20
 80014d6:	430a      	orrs	r2, r1
 80014d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	6892      	ldr	r2, [r2, #8]
 80014e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80014e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	6812      	ldr	r2, [r2, #0]
 80014f2:	6891      	ldr	r1, [r2, #8]
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80014fa:	0252      	lsls	r2, r2, #9
 80014fc:	430a      	orrs	r2, r1
 80014fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6812      	ldr	r2, [r2, #0]
 8001508:	6892      	ldr	r2, [r2, #8]
 800150a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800150e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	6812      	ldr	r2, [r2, #0]
 8001518:	6891      	ldr	r1, [r2, #8]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	6952      	ldr	r2, [r2, #20]
 800151e:	0292      	lsls	r2, r2, #10
 8001520:	430a      	orrs	r2, r1
 8001522:	609a      	str	r2, [r3, #8]
}
 8001524:	bf00      	nop
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	40012300 	.word	0x40012300
 8001534:	0f000001 	.word	0x0f000001

08001538 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001548:	4b0c      	ldr	r3, [pc, #48]	; (800157c <__NVIC_SetPriorityGrouping+0x44>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800154e:	68ba      	ldr	r2, [r7, #8]
 8001550:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001554:	4013      	ands	r3, r2
 8001556:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001560:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001568:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800156a:	4a04      	ldr	r2, [pc, #16]	; (800157c <__NVIC_SetPriorityGrouping+0x44>)
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	60d3      	str	r3, [r2, #12]
}
 8001570:	bf00      	nop
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001584:	4b04      	ldr	r3, [pc, #16]	; (8001598 <__NVIC_GetPriorityGrouping+0x18>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	0a1b      	lsrs	r3, r3, #8
 800158a:	f003 0307 	and.w	r3, r3, #7
}
 800158e:	4618      	mov	r0, r3
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	db0b      	blt.n	80015c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ae:	4909      	ldr	r1, [pc, #36]	; (80015d4 <__NVIC_EnableIRQ+0x38>)
 80015b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b4:	095b      	lsrs	r3, r3, #5
 80015b6:	79fa      	ldrb	r2, [r7, #7]
 80015b8:	f002 021f 	and.w	r2, r2, #31
 80015bc:	2001      	movs	r0, #1
 80015be:	fa00 f202 	lsl.w	r2, r0, r2
 80015c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000e100 	.word	0xe000e100

080015d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	db10      	blt.n	800160c <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ea:	490b      	ldr	r1, [pc, #44]	; (8001618 <__NVIC_DisableIRQ+0x40>)
 80015ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f0:	095b      	lsrs	r3, r3, #5
 80015f2:	79fa      	ldrb	r2, [r7, #7]
 80015f4:	f002 021f 	and.w	r2, r2, #31
 80015f8:	2001      	movs	r0, #1
 80015fa:	fa00 f202 	lsl.w	r2, r0, r2
 80015fe:	3320      	adds	r3, #32
 8001600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001604:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001608:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	e000e100 	.word	0xe000e100

0800161c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	6039      	str	r1, [r7, #0]
 8001626:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162c:	2b00      	cmp	r3, #0
 800162e:	db0a      	blt.n	8001646 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001630:	490d      	ldr	r1, [pc, #52]	; (8001668 <__NVIC_SetPriority+0x4c>)
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	683a      	ldr	r2, [r7, #0]
 8001638:	b2d2      	uxtb	r2, r2
 800163a:	0112      	lsls	r2, r2, #4
 800163c:	b2d2      	uxtb	r2, r2
 800163e:	440b      	add	r3, r1
 8001640:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001644:	e00a      	b.n	800165c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001646:	4909      	ldr	r1, [pc, #36]	; (800166c <__NVIC_SetPriority+0x50>)
 8001648:	79fb      	ldrb	r3, [r7, #7]
 800164a:	f003 030f 	and.w	r3, r3, #15
 800164e:	3b04      	subs	r3, #4
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	0112      	lsls	r2, r2, #4
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	440b      	add	r3, r1
 800165a:	761a      	strb	r2, [r3, #24]
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	e000e100 	.word	0xe000e100
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001670:	b480      	push	{r7}
 8001672:	b089      	sub	sp, #36	; 0x24
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f003 0307 	and.w	r3, r3, #7
 8001682:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f1c3 0307 	rsb	r3, r3, #7
 800168a:	2b04      	cmp	r3, #4
 800168c:	bf28      	it	cs
 800168e:	2304      	movcs	r3, #4
 8001690:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	3304      	adds	r3, #4
 8001696:	2b06      	cmp	r3, #6
 8001698:	d902      	bls.n	80016a0 <NVIC_EncodePriority+0x30>
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	3b03      	subs	r3, #3
 800169e:	e000      	b.n	80016a2 <NVIC_EncodePriority+0x32>
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a4:	2201      	movs	r2, #1
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	1e5a      	subs	r2, r3, #1
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	401a      	ands	r2, r3
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016b6:	2101      	movs	r1, #1
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	fa01 f303 	lsl.w	r3, r1, r3
 80016be:	1e59      	subs	r1, r3, #1
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c4:	4313      	orrs	r3, r2
         );
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3724      	adds	r7, #36	; 0x24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
	...

080016d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016e4:	d301      	bcc.n	80016ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016e6:	2301      	movs	r3, #1
 80016e8:	e00f      	b.n	800170a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ea:	4a0a      	ldr	r2, [pc, #40]	; (8001714 <SysTick_Config+0x40>)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016f2:	210f      	movs	r1, #15
 80016f4:	f04f 30ff 	mov.w	r0, #4294967295
 80016f8:	f7ff ff90 	bl	800161c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016fc:	4b05      	ldr	r3, [pc, #20]	; (8001714 <SysTick_Config+0x40>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001702:	4b04      	ldr	r3, [pc, #16]	; (8001714 <SysTick_Config+0x40>)
 8001704:	2207      	movs	r2, #7
 8001706:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	e000e010 	.word	0xe000e010

08001718 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ff09 	bl	8001538 <__NVIC_SetPriorityGrouping>
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800172e:	b580      	push	{r7, lr}
 8001730:	b086      	sub	sp, #24
 8001732:	af00      	add	r7, sp, #0
 8001734:	4603      	mov	r3, r0
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
 800173a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001740:	f7ff ff1e 	bl	8001580 <__NVIC_GetPriorityGrouping>
 8001744:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	68b9      	ldr	r1, [r7, #8]
 800174a:	6978      	ldr	r0, [r7, #20]
 800174c:	f7ff ff90 	bl	8001670 <NVIC_EncodePriority>
 8001750:	4602      	mov	r2, r0
 8001752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001756:	4611      	mov	r1, r2
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff5f 	bl	800161c <__NVIC_SetPriority>
}
 800175e:	bf00      	nop
 8001760:	3718      	adds	r7, #24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
 800176c:	4603      	mov	r3, r0
 800176e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff ff11 	bl	800159c <__NVIC_EnableIRQ>
}
 800177a:	bf00      	nop
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	4603      	mov	r3, r0
 800178a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800178c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff ff21 	bl	80015d8 <__NVIC_DisableIRQ>
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b082      	sub	sp, #8
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7ff ff94 	bl	80016d4 <SysTick_Config>
 80017ac:	4603      	mov	r3, r0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80017c4:	f7ff fc16 	bl	8000ff4 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e099      	b.n	8001908 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2202      	movs	r2, #2
 80017e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	6812      	ldr	r2, [r2, #0]
 80017ec:	6812      	ldr	r2, [r2, #0]
 80017ee:	f022 0201 	bic.w	r2, r2, #1
 80017f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017f4:	e00f      	b.n	8001816 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017f6:	f7ff fbfd 	bl	8000ff4 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b05      	cmp	r3, #5
 8001802:	d908      	bls.n	8001816 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2220      	movs	r2, #32
 8001808:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2203      	movs	r2, #3
 800180e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e078      	b.n	8001908 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0301 	and.w	r3, r3, #1
 8001820:	2b00      	cmp	r3, #0
 8001822:	d1e8      	bne.n	80017f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800182c:	697a      	ldr	r2, [r7, #20]
 800182e:	4b38      	ldr	r3, [pc, #224]	; (8001910 <HAL_DMA_Init+0x158>)
 8001830:	4013      	ands	r3, r2
 8001832:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685a      	ldr	r2, [r3, #4]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001842:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800184e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800185a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a1b      	ldr	r3, [r3, #32]
 8001860:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001862:	697a      	ldr	r2, [r7, #20]
 8001864:	4313      	orrs	r3, r2
 8001866:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186c:	2b04      	cmp	r3, #4
 800186e:	d107      	bne.n	8001880 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001878:	4313      	orrs	r3, r2
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	4313      	orrs	r3, r2
 800187e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	697a      	ldr	r2, [r7, #20]
 8001886:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	f023 0307 	bic.w	r3, r3, #7
 8001896:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	4313      	orrs	r3, r2
 80018a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a6:	2b04      	cmp	r3, #4
 80018a8:	d117      	bne.n	80018da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ae:	697a      	ldr	r2, [r7, #20]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d00e      	beq.n	80018da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f000 fa99 	bl	8001df4 <DMA_CheckFifoParam>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2240      	movs	r2, #64	; 0x40
 80018cc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80018d6:	2301      	movs	r3, #1
 80018d8:	e016      	b.n	8001908 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	697a      	ldr	r2, [r7, #20]
 80018e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f000 fa50 	bl	8001d88 <DMA_CalcBaseAndBitshift>
 80018e8:	4603      	mov	r3, r0
 80018ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018f0:	223f      	movs	r2, #63	; 0x3f
 80018f2:	409a      	lsls	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2201      	movs	r2, #1
 8001902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	f010803f 	.word	0xf010803f

08001914 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b086      	sub	sp, #24
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
 8001920:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001922:	2300      	movs	r3, #0
 8001924:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800192a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001932:	2b01      	cmp	r3, #1
 8001934:	d101      	bne.n	800193a <HAL_DMA_Start_IT+0x26>
 8001936:	2302      	movs	r3, #2
 8001938:	e048      	b.n	80019cc <HAL_DMA_Start_IT+0xb8>
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001948:	b2db      	uxtb	r3, r3
 800194a:	2b01      	cmp	r3, #1
 800194c:	d137      	bne.n	80019be <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2202      	movs	r2, #2
 8001952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2200      	movs	r2, #0
 800195a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f000 f9e2 	bl	8001d2c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800196c:	223f      	movs	r2, #63	; 0x3f
 800196e:	409a      	lsls	r2, r3
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68fa      	ldr	r2, [r7, #12]
 800197a:	6812      	ldr	r2, [r2, #0]
 800197c:	6812      	ldr	r2, [r2, #0]
 800197e:	f042 0216 	orr.w	r2, r2, #22
 8001982:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	6812      	ldr	r2, [r2, #0]
 800198c:	6952      	ldr	r2, [r2, #20]
 800198e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001992:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001998:	2b00      	cmp	r3, #0
 800199a:	d007      	beq.n	80019ac <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	68fa      	ldr	r2, [r7, #12]
 80019a2:	6812      	ldr	r2, [r2, #0]
 80019a4:	6812      	ldr	r2, [r2, #0]
 80019a6:	f042 0208 	orr.w	r2, r2, #8
 80019aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	68fa      	ldr	r2, [r7, #12]
 80019b2:	6812      	ldr	r2, [r2, #0]
 80019b4:	6812      	ldr	r2, [r2, #0]
 80019b6:	f042 0201 	orr.w	r2, r2, #1
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	e005      	b.n	80019ca <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80019c6:	2302      	movs	r3, #2
 80019c8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80019ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3718      	adds	r7, #24
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d004      	beq.n	80019f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2280      	movs	r2, #128	; 0x80
 80019ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e00c      	b.n	8001a0c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2205      	movs	r2, #5
 80019f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	6812      	ldr	r2, [r2, #0]
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	f022 0201 	bic.w	r2, r2, #1
 8001a08:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a24:	4b92      	ldr	r3, [pc, #584]	; (8001c70 <HAL_DMA_IRQHandler+0x258>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a92      	ldr	r2, [pc, #584]	; (8001c74 <HAL_DMA_IRQHandler+0x25c>)
 8001a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a2e:	0a9b      	lsrs	r3, r3, #10
 8001a30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a42:	2208      	movs	r2, #8
 8001a44:	409a      	lsls	r2, r3
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d01a      	beq.n	8001a84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d013      	beq.n	8001a84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	6812      	ldr	r2, [r2, #0]
 8001a64:	6812      	ldr	r2, [r2, #0]
 8001a66:	f022 0204 	bic.w	r2, r2, #4
 8001a6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a70:	2208      	movs	r2, #8
 8001a72:	409a      	lsls	r2, r3
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a7c:	f043 0201 	orr.w	r2, r3, #1
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a88:	2201      	movs	r2, #1
 8001a8a:	409a      	lsls	r2, r3
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d012      	beq.n	8001aba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d00b      	beq.n	8001aba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	409a      	lsls	r2, r3
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ab2:	f043 0202 	orr.w	r2, r3, #2
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001abe:	2204      	movs	r2, #4
 8001ac0:	409a      	lsls	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d012      	beq.n	8001af0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d00b      	beq.n	8001af0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001adc:	2204      	movs	r2, #4
 8001ade:	409a      	lsls	r2, r3
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ae8:	f043 0204 	orr.w	r2, r3, #4
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001af4:	2210      	movs	r2, #16
 8001af6:	409a      	lsls	r2, r3
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	4013      	ands	r3, r2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d043      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d03c      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b12:	2210      	movs	r2, #16
 8001b14:	409a      	lsls	r2, r3
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d018      	beq.n	8001b5a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d108      	bne.n	8001b48 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d024      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	4798      	blx	r3
 8001b46:	e01f      	b.n	8001b88 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d01b      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	4798      	blx	r3
 8001b58:	e016      	b.n	8001b88 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d107      	bne.n	8001b78 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	6812      	ldr	r2, [r2, #0]
 8001b70:	6812      	ldr	r2, [r2, #0]
 8001b72:	f022 0208 	bic.w	r2, r2, #8
 8001b76:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b8c:	2220      	movs	r2, #32
 8001b8e:	409a      	lsls	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	f000 808e 	beq.w	8001cb6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0310 	and.w	r3, r3, #16
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	f000 8086 	beq.w	8001cb6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bae:	2220      	movs	r2, #32
 8001bb0:	409a      	lsls	r2, r3
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	2b05      	cmp	r3, #5
 8001bc0:	d136      	bne.n	8001c30 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	6812      	ldr	r2, [r2, #0]
 8001bca:	6812      	ldr	r2, [r2, #0]
 8001bcc:	f022 0216 	bic.w	r2, r2, #22
 8001bd0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	6812      	ldr	r2, [r2, #0]
 8001bda:	6952      	ldr	r2, [r2, #20]
 8001bdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001be0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d103      	bne.n	8001bf2 <HAL_DMA_IRQHandler+0x1da>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d007      	beq.n	8001c02 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	6812      	ldr	r2, [r2, #0]
 8001bfa:	6812      	ldr	r2, [r2, #0]
 8001bfc:	f022 0208 	bic.w	r2, r2, #8
 8001c00:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c06:	223f      	movs	r2, #63	; 0x3f
 8001c08:	409a      	lsls	r2, r3
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d07d      	beq.n	8001d22 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	4798      	blx	r3
        }
        return;
 8001c2e:	e078      	b.n	8001d22 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d01c      	beq.n	8001c78 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d108      	bne.n	8001c5e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d030      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	4798      	blx	r3
 8001c5c:	e02b      	b.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d027      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	4798      	blx	r3
 8001c6e:	e022      	b.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
 8001c70:	20000008 	.word	0x20000008
 8001c74:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d10f      	bne.n	8001ca6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	6812      	ldr	r2, [r2, #0]
 8001c8e:	6812      	ldr	r2, [r2, #0]
 8001c90:	f022 0210 	bic.w	r2, r2, #16
 8001c94:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d003      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d032      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d022      	beq.n	8001d10 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2205      	movs	r2, #5
 8001cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	6812      	ldr	r2, [r2, #0]
 8001cda:	6812      	ldr	r2, [r2, #0]
 8001cdc:	f022 0201 	bic.w	r2, r2, #1
 8001ce0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d807      	bhi.n	8001cfe <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d1f2      	bne.n	8001ce2 <HAL_DMA_IRQHandler+0x2ca>
 8001cfc:	e000      	b.n	8001d00 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001cfe:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d005      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	4798      	blx	r3
 8001d20:	e000      	b.n	8001d24 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001d22:	bf00      	nop
    }
  }
}
 8001d24:	3718      	adds	r7, #24
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop

08001d2c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
 8001d38:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	68fa      	ldr	r2, [r7, #12]
 8001d40:	6812      	ldr	r2, [r2, #0]
 8001d42:	6812      	ldr	r2, [r2, #0]
 8001d44:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d48:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	2b40      	cmp	r3, #64	; 0x40
 8001d58:	d108      	bne.n	8001d6c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001d6a:	e007      	b.n	8001d7c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	68ba      	ldr	r2, [r7, #8]
 8001d72:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	60da      	str	r2, [r3, #12]
}
 8001d7c:	bf00      	nop
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	3b10      	subs	r3, #16
 8001d98:	4a14      	ldr	r2, [pc, #80]	; (8001dec <DMA_CalcBaseAndBitshift+0x64>)
 8001d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d9e:	091b      	lsrs	r3, r3, #4
 8001da0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001da2:	4a13      	ldr	r2, [pc, #76]	; (8001df0 <DMA_CalcBaseAndBitshift+0x68>)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	4413      	add	r3, r2
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	461a      	mov	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2b03      	cmp	r3, #3
 8001db4:	d909      	bls.n	8001dca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001dbe:	f023 0303 	bic.w	r3, r3, #3
 8001dc2:	1d1a      	adds	r2, r3, #4
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	659a      	str	r2, [r3, #88]	; 0x58
 8001dc8:	e007      	b.n	8001dda <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001dd2:	f023 0303 	bic.w	r3, r3, #3
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3714      	adds	r7, #20
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	aaaaaaab 	.word	0xaaaaaaab
 8001df0:	0800cddc 	.word	0x0800cddc

08001df4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e04:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	699b      	ldr	r3, [r3, #24]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d11f      	bne.n	8001e4e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	2b03      	cmp	r3, #3
 8001e12:	d855      	bhi.n	8001ec0 <DMA_CheckFifoParam+0xcc>
 8001e14:	a201      	add	r2, pc, #4	; (adr r2, 8001e1c <DMA_CheckFifoParam+0x28>)
 8001e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e1a:	bf00      	nop
 8001e1c:	08001e2d 	.word	0x08001e2d
 8001e20:	08001e3f 	.word	0x08001e3f
 8001e24:	08001e2d 	.word	0x08001e2d
 8001e28:	08001ec1 	.word	0x08001ec1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d045      	beq.n	8001ec4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e3c:	e042      	b.n	8001ec4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e42:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e46:	d13f      	bne.n	8001ec8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e4c:	e03c      	b.n	8001ec8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e56:	d121      	bne.n	8001e9c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	2b03      	cmp	r3, #3
 8001e5c:	d836      	bhi.n	8001ecc <DMA_CheckFifoParam+0xd8>
 8001e5e:	a201      	add	r2, pc, #4	; (adr r2, 8001e64 <DMA_CheckFifoParam+0x70>)
 8001e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e64:	08001e75 	.word	0x08001e75
 8001e68:	08001e7b 	.word	0x08001e7b
 8001e6c:	08001e75 	.word	0x08001e75
 8001e70:	08001e8d 	.word	0x08001e8d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	73fb      	strb	r3, [r7, #15]
      break;
 8001e78:	e02f      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d024      	beq.n	8001ed0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e8a:	e021      	b.n	8001ed0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e90:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e94:	d11e      	bne.n	8001ed4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e9a:	e01b      	b.n	8001ed4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d902      	bls.n	8001ea8 <DMA_CheckFifoParam+0xb4>
 8001ea2:	2b03      	cmp	r3, #3
 8001ea4:	d003      	beq.n	8001eae <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001ea6:	e018      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8001eac:	e015      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d00e      	beq.n	8001ed8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	73fb      	strb	r3, [r7, #15]
      break;
 8001ebe:	e00b      	b.n	8001ed8 <DMA_CheckFifoParam+0xe4>
      break;
 8001ec0:	bf00      	nop
 8001ec2:	e00a      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
      break;
 8001ec4:	bf00      	nop
 8001ec6:	e008      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
      break;
 8001ec8:	bf00      	nop
 8001eca:	e006      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
      break;
 8001ecc:	bf00      	nop
 8001ece:	e004      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
      break;
 8001ed0:	bf00      	nop
 8001ed2:	e002      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
      break;   
 8001ed4:	bf00      	nop
 8001ed6:	e000      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
      break;
 8001ed8:	bf00      	nop
    }
  } 
  
  return status; 
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b089      	sub	sp, #36	; 0x24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]
 8001f02:	e165      	b.n	80021d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f04:	2201      	movs	r2, #1
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	4013      	ands	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	f040 8154 	bne.w	80021ca <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d003      	beq.n	8001f32 <HAL_GPIO_Init+0x4a>
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b12      	cmp	r3, #18
 8001f30:	d123      	bne.n	8001f7a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	08da      	lsrs	r2, r3, #3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	3208      	adds	r2, #8
 8001f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	220f      	movs	r2, #15
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	4013      	ands	r3, r2
 8001f54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	691a      	ldr	r2, [r3, #16]
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	f003 0307 	and.w	r3, r3, #7
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	08da      	lsrs	r2, r3, #3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3208      	adds	r2, #8
 8001f74:	69b9      	ldr	r1, [r7, #24]
 8001f76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	2203      	movs	r2, #3
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f003 0203 	and.w	r2, r3, #3
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d00b      	beq.n	8001fce <HAL_GPIO_Init+0xe6>
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d007      	beq.n	8001fce <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fc2:	2b11      	cmp	r3, #17
 8001fc4:	d003      	beq.n	8001fce <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b12      	cmp	r3, #18
 8001fcc:	d130      	bne.n	8002030 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	2203      	movs	r2, #3
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	68da      	ldr	r2, [r3, #12]
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002004:	2201      	movs	r2, #1
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	43db      	mvns	r3, r3
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4013      	ands	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	091b      	lsrs	r3, r3, #4
 800201a:	f003 0201 	and.w	r2, r3, #1
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4313      	orrs	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	2203      	movs	r2, #3
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	43db      	mvns	r3, r3
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	4013      	ands	r3, r2
 8002046:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002068:	2b00      	cmp	r3, #0
 800206a:	f000 80ae 	beq.w	80021ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	4a5c      	ldr	r2, [pc, #368]	; (80021e4 <HAL_GPIO_Init+0x2fc>)
 8002074:	4b5b      	ldr	r3, [pc, #364]	; (80021e4 <HAL_GPIO_Init+0x2fc>)
 8002076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800207c:	6453      	str	r3, [r2, #68]	; 0x44
 800207e:	4b59      	ldr	r3, [pc, #356]	; (80021e4 <HAL_GPIO_Init+0x2fc>)
 8002080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002086:	60fb      	str	r3, [r7, #12]
 8002088:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800208a:	4a57      	ldr	r2, [pc, #348]	; (80021e8 <HAL_GPIO_Init+0x300>)
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	089b      	lsrs	r3, r3, #2
 8002090:	3302      	adds	r3, #2
 8002092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002096:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	f003 0303 	and.w	r3, r3, #3
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	220f      	movs	r2, #15
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43db      	mvns	r3, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4013      	ands	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a4e      	ldr	r2, [pc, #312]	; (80021ec <HAL_GPIO_Init+0x304>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d025      	beq.n	8002102 <HAL_GPIO_Init+0x21a>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a4d      	ldr	r2, [pc, #308]	; (80021f0 <HAL_GPIO_Init+0x308>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d01f      	beq.n	80020fe <HAL_GPIO_Init+0x216>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a4c      	ldr	r2, [pc, #304]	; (80021f4 <HAL_GPIO_Init+0x30c>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d019      	beq.n	80020fa <HAL_GPIO_Init+0x212>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a4b      	ldr	r2, [pc, #300]	; (80021f8 <HAL_GPIO_Init+0x310>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d013      	beq.n	80020f6 <HAL_GPIO_Init+0x20e>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a4a      	ldr	r2, [pc, #296]	; (80021fc <HAL_GPIO_Init+0x314>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d00d      	beq.n	80020f2 <HAL_GPIO_Init+0x20a>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a49      	ldr	r2, [pc, #292]	; (8002200 <HAL_GPIO_Init+0x318>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d007      	beq.n	80020ee <HAL_GPIO_Init+0x206>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a48      	ldr	r2, [pc, #288]	; (8002204 <HAL_GPIO_Init+0x31c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d101      	bne.n	80020ea <HAL_GPIO_Init+0x202>
 80020e6:	2306      	movs	r3, #6
 80020e8:	e00c      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020ea:	2307      	movs	r3, #7
 80020ec:	e00a      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020ee:	2305      	movs	r3, #5
 80020f0:	e008      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020f2:	2304      	movs	r3, #4
 80020f4:	e006      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020f6:	2303      	movs	r3, #3
 80020f8:	e004      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020fa:	2302      	movs	r3, #2
 80020fc:	e002      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020fe:	2301      	movs	r3, #1
 8002100:	e000      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 8002102:	2300      	movs	r3, #0
 8002104:	69fa      	ldr	r2, [r7, #28]
 8002106:	f002 0203 	and.w	r2, r2, #3
 800210a:	0092      	lsls	r2, r2, #2
 800210c:	4093      	lsls	r3, r2
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4313      	orrs	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002114:	4934      	ldr	r1, [pc, #208]	; (80021e8 <HAL_GPIO_Init+0x300>)
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	089b      	lsrs	r3, r3, #2
 800211a:	3302      	adds	r3, #2
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002122:	4b39      	ldr	r3, [pc, #228]	; (8002208 <HAL_GPIO_Init+0x320>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	43db      	mvns	r3, r3
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	4013      	ands	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	4313      	orrs	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002146:	4a30      	ldr	r2, [pc, #192]	; (8002208 <HAL_GPIO_Init+0x320>)
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800214c:	4b2e      	ldr	r3, [pc, #184]	; (8002208 <HAL_GPIO_Init+0x320>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	43db      	mvns	r3, r3
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4013      	ands	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d003      	beq.n	8002170 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	4313      	orrs	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002170:	4a25      	ldr	r2, [pc, #148]	; (8002208 <HAL_GPIO_Init+0x320>)
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002176:	4b24      	ldr	r3, [pc, #144]	; (8002208 <HAL_GPIO_Init+0x320>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	43db      	mvns	r3, r3
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	4013      	ands	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d003      	beq.n	800219a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	4313      	orrs	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800219a:	4a1b      	ldr	r2, [pc, #108]	; (8002208 <HAL_GPIO_Init+0x320>)
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021a0:	4b19      	ldr	r3, [pc, #100]	; (8002208 <HAL_GPIO_Init+0x320>)
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	43db      	mvns	r3, r3
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4013      	ands	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d003      	beq.n	80021c4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021c4:	4a10      	ldr	r2, [pc, #64]	; (8002208 <HAL_GPIO_Init+0x320>)
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	3301      	adds	r3, #1
 80021ce:	61fb      	str	r3, [r7, #28]
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	2b0f      	cmp	r3, #15
 80021d4:	f67f ae96 	bls.w	8001f04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021d8:	bf00      	nop
 80021da:	3724      	adds	r7, #36	; 0x24
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	40023800 	.word	0x40023800
 80021e8:	40013800 	.word	0x40013800
 80021ec:	40020000 	.word	0x40020000
 80021f0:	40020400 	.word	0x40020400
 80021f4:	40020800 	.word	0x40020800
 80021f8:	40020c00 	.word	0x40020c00
 80021fc:	40021000 	.word	0x40021000
 8002200:	40021400 	.word	0x40021400
 8002204:	40021800 	.word	0x40021800
 8002208:	40013c00 	.word	0x40013c00

0800220c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	460b      	mov	r3, r1
 8002216:	807b      	strh	r3, [r7, #2]
 8002218:	4613      	mov	r3, r2
 800221a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800221c:	787b      	ldrb	r3, [r7, #1]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002222:	887a      	ldrh	r2, [r7, #2]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002228:	e003      	b.n	8002232 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800222a:	887b      	ldrh	r3, [r7, #2]
 800222c:	041a      	lsls	r2, r3, #16
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	619a      	str	r2, [r3, #24]
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
	...

08002240 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800224a:	4b08      	ldr	r3, [pc, #32]	; (800226c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800224c:	695a      	ldr	r2, [r3, #20]
 800224e:	88fb      	ldrh	r3, [r7, #6]
 8002250:	4013      	ands	r3, r2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d006      	beq.n	8002264 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002256:	4a05      	ldr	r2, [pc, #20]	; (800226c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002258:	88fb      	ldrh	r3, [r7, #6]
 800225a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800225c:	88fb      	ldrh	r3, [r7, #6]
 800225e:	4618      	mov	r0, r3
 8002260:	f000 f806 	bl	8002270 <HAL_GPIO_EXTI_Callback>
  }
}
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40013c00 	.word	0x40013c00

08002270 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	4603      	mov	r3, r0
 8002278:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800227a:	bf00      	nop
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
	...

08002288 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002288:	b590      	push	{r4, r7, lr}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e10f      	b.n	80024ba <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d106      	bne.n	80022b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f009 ff8a 	bl	800c1c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2224      	movs	r2, #36	; 0x24
 80022b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	6812      	ldr	r2, [r2, #0]
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	f022 0201 	bic.w	r2, r2, #1
 80022ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022cc:	f000 f9f2 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 80022d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	4a7b      	ldr	r2, [pc, #492]	; (80024c4 <HAL_I2C_Init+0x23c>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d807      	bhi.n	80022ec <HAL_I2C_Init+0x64>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	4a7a      	ldr	r2, [pc, #488]	; (80024c8 <HAL_I2C_Init+0x240>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	bf94      	ite	ls
 80022e4:	2301      	movls	r3, #1
 80022e6:	2300      	movhi	r3, #0
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	e006      	b.n	80022fa <HAL_I2C_Init+0x72>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	4a77      	ldr	r2, [pc, #476]	; (80024cc <HAL_I2C_Init+0x244>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	bf94      	ite	ls
 80022f4:	2301      	movls	r3, #1
 80022f6:	2300      	movhi	r3, #0
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e0db      	b.n	80024ba <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	4a72      	ldr	r2, [pc, #456]	; (80024d0 <HAL_I2C_Init+0x248>)
 8002306:	fba2 2303 	umull	r2, r3, r2, r3
 800230a:	0c9b      	lsrs	r3, r3, #18
 800230c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6812      	ldr	r2, [r2, #0]
 8002316:	6852      	ldr	r2, [r2, #4]
 8002318:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	430a      	orrs	r2, r1
 8002320:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	4863      	ldr	r0, [pc, #396]	; (80024c4 <HAL_I2C_Init+0x23c>)
 8002336:	4283      	cmp	r3, r0
 8002338:	d802      	bhi.n	8002340 <HAL_I2C_Init+0xb8>
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	3301      	adds	r3, #1
 800233e:	e009      	b.n	8002354 <HAL_I2C_Init+0xcc>
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002346:	fb00 f303 	mul.w	r3, r0, r3
 800234a:	4862      	ldr	r0, [pc, #392]	; (80024d4 <HAL_I2C_Init+0x24c>)
 800234c:	fba0 0303 	umull	r0, r3, r0, r3
 8002350:	099b      	lsrs	r3, r3, #6
 8002352:	3301      	adds	r3, #1
 8002354:	430b      	orrs	r3, r1
 8002356:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6818      	ldr	r0, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002366:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	4955      	ldr	r1, [pc, #340]	; (80024c4 <HAL_I2C_Init+0x23c>)
 8002370:	428b      	cmp	r3, r1
 8002372:	d80d      	bhi.n	8002390 <HAL_I2C_Init+0x108>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	1e59      	subs	r1, r3, #1
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002382:	3301      	adds	r3, #1
 8002384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002388:	2b04      	cmp	r3, #4
 800238a:	bf38      	it	cc
 800238c:	2304      	movcc	r3, #4
 800238e:	e04f      	b.n	8002430 <HAL_I2C_Init+0x1a8>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d111      	bne.n	80023bc <HAL_I2C_Init+0x134>
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	1e5c      	subs	r4, r3, #1
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6859      	ldr	r1, [r3, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	440b      	add	r3, r1
 80023a6:	fbb4 f3f3 	udiv	r3, r4, r3
 80023aa:	3301      	adds	r3, #1
 80023ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	bf0c      	ite	eq
 80023b4:	2301      	moveq	r3, #1
 80023b6:	2300      	movne	r3, #0
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	e012      	b.n	80023e2 <HAL_I2C_Init+0x15a>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	1e5c      	subs	r4, r3, #1
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6859      	ldr	r1, [r3, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	440b      	add	r3, r1
 80023ca:	0099      	lsls	r1, r3, #2
 80023cc:	440b      	add	r3, r1
 80023ce:	fbb4 f3f3 	udiv	r3, r4, r3
 80023d2:	3301      	adds	r3, #1
 80023d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023d8:	2b00      	cmp	r3, #0
 80023da:	bf0c      	ite	eq
 80023dc:	2301      	moveq	r3, #1
 80023de:	2300      	movne	r3, #0
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <HAL_I2C_Init+0x162>
 80023e6:	2301      	movs	r3, #1
 80023e8:	e022      	b.n	8002430 <HAL_I2C_Init+0x1a8>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10e      	bne.n	8002410 <HAL_I2C_Init+0x188>
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	1e5c      	subs	r4, r3, #1
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6859      	ldr	r1, [r3, #4]
 80023fa:	460b      	mov	r3, r1
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	440b      	add	r3, r1
 8002400:	fbb4 f3f3 	udiv	r3, r4, r3
 8002404:	3301      	adds	r3, #1
 8002406:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800240a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800240e:	e00f      	b.n	8002430 <HAL_I2C_Init+0x1a8>
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	1e5c      	subs	r4, r3, #1
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6859      	ldr	r1, [r3, #4]
 8002418:	460b      	mov	r3, r1
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	440b      	add	r3, r1
 800241e:	0099      	lsls	r1, r3, #2
 8002420:	440b      	add	r3, r1
 8002422:	fbb4 f3f3 	udiv	r3, r4, r3
 8002426:	3301      	adds	r3, #1
 8002428:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800242c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002430:	4313      	orrs	r3, r2
 8002432:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	6812      	ldr	r2, [r2, #0]
 800243c:	6812      	ldr	r2, [r2, #0]
 800243e:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	69d0      	ldr	r0, [r2, #28]
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	6a12      	ldr	r2, [r2, #32]
 800244a:	4302      	orrs	r2, r0
 800244c:	430a      	orrs	r2, r1
 800244e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800245e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	6908      	ldr	r0, [r1, #16]
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	68c9      	ldr	r1, [r1, #12]
 800246a:	4301      	orrs	r1, r0
 800246c:	430b      	orrs	r3, r1
 800246e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	6812      	ldr	r2, [r2, #0]
 8002478:	68d2      	ldr	r2, [r2, #12]
 800247a:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	6950      	ldr	r0, [r2, #20]
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6992      	ldr	r2, [r2, #24]
 8002486:	4302      	orrs	r2, r0
 8002488:	430a      	orrs	r2, r1
 800248a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	6812      	ldr	r2, [r2, #0]
 8002494:	6812      	ldr	r2, [r2, #0]
 8002496:	f042 0201 	orr.w	r2, r2, #1
 800249a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2220      	movs	r2, #32
 80024a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3714      	adds	r7, #20
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd90      	pop	{r4, r7, pc}
 80024c2:	bf00      	nop
 80024c4:	000186a0 	.word	0x000186a0
 80024c8:	001e847f 	.word	0x001e847f
 80024cc:	003d08ff 	.word	0x003d08ff
 80024d0:	431bde83 	.word	0x431bde83
 80024d4:	10624dd3 	.word	0x10624dd3

080024d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e0ca      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024ec:	4b67      	ldr	r3, [pc, #412]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 020f 	and.w	r2, r3, #15
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d20c      	bcs.n	8002514 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024fa:	4b64      	ldr	r3, [pc, #400]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002502:	4b62      	ldr	r3, [pc, #392]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 020f 	and.w	r2, r3, #15
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d001      	beq.n	8002514 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e0b6      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d020      	beq.n	8002562 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 0304 	and.w	r3, r3, #4
 8002528:	2b00      	cmp	r3, #0
 800252a:	d005      	beq.n	8002538 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800252c:	4a58      	ldr	r2, [pc, #352]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 800252e:	4b58      	ldr	r3, [pc, #352]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002536:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0308 	and.w	r3, r3, #8
 8002540:	2b00      	cmp	r3, #0
 8002542:	d005      	beq.n	8002550 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002544:	4a52      	ldr	r2, [pc, #328]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002546:	4b52      	ldr	r3, [pc, #328]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800254e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002550:	494f      	ldr	r1, [pc, #316]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002552:	4b4f      	ldr	r3, [pc, #316]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	4313      	orrs	r3, r2
 8002560:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	2b00      	cmp	r3, #0
 800256c:	d044      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d107      	bne.n	8002586 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002576:	4b46      	ldr	r3, [pc, #280]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d119      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e07d      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	2b02      	cmp	r3, #2
 800258c:	d003      	beq.n	8002596 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002592:	2b03      	cmp	r3, #3
 8002594:	d107      	bne.n	80025a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002596:	4b3e      	ldr	r3, [pc, #248]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d109      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e06d      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025a6:	4b3a      	ldr	r3, [pc, #232]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d101      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e065      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025b6:	4936      	ldr	r1, [pc, #216]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 80025b8:	4b35      	ldr	r3, [pc, #212]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f023 0203 	bic.w	r2, r3, #3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025c8:	f7fe fd14 	bl	8000ff4 <HAL_GetTick>
 80025cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ce:	e00a      	b.n	80025e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025d0:	f7fe fd10 	bl	8000ff4 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	f241 3288 	movw	r2, #5000	; 0x1388
 80025de:	4293      	cmp	r3, r2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e04d      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025e6:	4b2a      	ldr	r3, [pc, #168]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f003 020c 	and.w	r2, r3, #12
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d1eb      	bne.n	80025d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025f8:	4b24      	ldr	r3, [pc, #144]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 020f 	and.w	r2, r3, #15
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	429a      	cmp	r2, r3
 8002604:	d90c      	bls.n	8002620 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002606:	4b21      	ldr	r3, [pc, #132]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800260e:	4b1f      	ldr	r3, [pc, #124]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 020f 	and.w	r2, r3, #15
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	429a      	cmp	r2, r3
 800261a:	d001      	beq.n	8002620 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e030      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0304 	and.w	r3, r3, #4
 8002628:	2b00      	cmp	r3, #0
 800262a:	d008      	beq.n	800263e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800262c:	4918      	ldr	r1, [pc, #96]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 800262e:	4b18      	ldr	r3, [pc, #96]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	4313      	orrs	r3, r2
 800263c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	2b00      	cmp	r3, #0
 8002648:	d009      	beq.n	800265e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800264a:	4911      	ldr	r1, [pc, #68]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 800264c:	4b10      	ldr	r3, [pc, #64]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	00db      	lsls	r3, r3, #3
 800265a:	4313      	orrs	r3, r2
 800265c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800265e:	f000 fb7b 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 8002662:	4601      	mov	r1, r0
 8002664:	4b0a      	ldr	r3, [pc, #40]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	091b      	lsrs	r3, r3, #4
 800266a:	f003 030f 	and.w	r3, r3, #15
 800266e:	4a09      	ldr	r2, [pc, #36]	; (8002694 <HAL_RCC_ClockConfig+0x1bc>)
 8002670:	5cd3      	ldrb	r3, [r2, r3]
 8002672:	fa21 f303 	lsr.w	r3, r1, r3
 8002676:	4a08      	ldr	r2, [pc, #32]	; (8002698 <HAL_RCC_ClockConfig+0x1c0>)
 8002678:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800267a:	2000      	movs	r0, #0
 800267c:	f7fe fc76 	bl	8000f6c <HAL_InitTick>

  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40023c00 	.word	0x40023c00
 8002690:	40023800 	.word	0x40023800
 8002694:	0800ce78 	.word	0x0800ce78
 8002698:	20000008 	.word	0x20000008

0800269c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026a0:	4b03      	ldr	r3, [pc, #12]	; (80026b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80026a2:	681b      	ldr	r3, [r3, #0]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	20000008 	.word	0x20000008

080026b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80026b8:	f7ff fff0 	bl	800269c <HAL_RCC_GetHCLKFreq>
 80026bc:	4601      	mov	r1, r0
 80026be:	4b05      	ldr	r3, [pc, #20]	; (80026d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	0a9b      	lsrs	r3, r3, #10
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	4a03      	ldr	r2, [pc, #12]	; (80026d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026ca:	5cd3      	ldrb	r3, [r2, r3]
 80026cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40023800 	.word	0x40023800
 80026d8:	0800ce88 	.word	0x0800ce88

080026dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80026e0:	f7ff ffdc 	bl	800269c <HAL_RCC_GetHCLKFreq>
 80026e4:	4601      	mov	r1, r0
 80026e6:	4b05      	ldr	r3, [pc, #20]	; (80026fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	0b5b      	lsrs	r3, r3, #13
 80026ec:	f003 0307 	and.w	r3, r3, #7
 80026f0:	4a03      	ldr	r2, [pc, #12]	; (8002700 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026f2:	5cd3      	ldrb	r3, [r2, r3]
 80026f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40023800 	.word	0x40023800
 8002700:	0800ce88 	.word	0x0800ce88

08002704 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b08c      	sub	sp, #48	; 0x30
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800270c:	2300      	movs	r3, #0
 800270e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8002710:	2300      	movs	r3, #0
 8002712:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002714:	2300      	movs	r3, #0
 8002716:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002718:	2300      	movs	r3, #0
 800271a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800271c:	2300      	movs	r3, #0
 800271e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002720:	2300      	movs	r3, #0
 8002722:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002728:	2300      	movs	r3, #0
 800272a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 800272c:	2300      	movs	r3, #0
 800272e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0301 	and.w	r3, r3, #1
 8002738:	2b00      	cmp	r3, #0
 800273a:	d010      	beq.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800273c:	496f      	ldr	r1, [pc, #444]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800273e:	4b6f      	ldr	r3, [pc, #444]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002740:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002744:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800274c:	4313      	orrs	r3, r2
 800274e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800275a:	2301      	movs	r3, #1
 800275c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d010      	beq.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800276a:	4964      	ldr	r1, [pc, #400]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800276c:	4b63      	ldr	r3, [pc, #396]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800276e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002772:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800277a:	4313      	orrs	r3, r2
 800277c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002788:	2301      	movs	r3, #1
 800278a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0304 	and.w	r3, r3, #4
 8002794:	2b00      	cmp	r3, #0
 8002796:	d017      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002798:	4958      	ldr	r1, [pc, #352]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800279a:	4b58      	ldr	r3, [pc, #352]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800279c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a8:	4313      	orrs	r3, r2
 80027aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80027b6:	d101      	bne.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80027b8:	2301      	movs	r3, #1
 80027ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80027c4:	2301      	movs	r3, #1
 80027c6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0308 	and.w	r3, r3, #8
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d017      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80027d4:	4949      	ldr	r1, [pc, #292]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80027d6:	4b49      	ldr	r3, [pc, #292]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80027d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027dc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e4:	4313      	orrs	r3, r2
 80027e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027f2:	d101      	bne.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80027f4:	2301      	movs	r3, #1
 80027f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d101      	bne.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002800:	2301      	movs	r3, #1
 8002802:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0320 	and.w	r3, r3, #32
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 808a 	beq.w	8002926 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	60bb      	str	r3, [r7, #8]
 8002816:	4a39      	ldr	r2, [pc, #228]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002818:	4b38      	ldr	r3, [pc, #224]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800281a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002820:	6413      	str	r3, [r2, #64]	; 0x40
 8002822:	4b36      	ldr	r3, [pc, #216]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800282a:	60bb      	str	r3, [r7, #8]
 800282c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800282e:	4a34      	ldr	r2, [pc, #208]	; (8002900 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002830:	4b33      	ldr	r3, [pc, #204]	; (8002900 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002838:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800283a:	f7fe fbdb 	bl	8000ff4 <HAL_GetTick>
 800283e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002840:	e008      	b.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002842:	f7fe fbd7 	bl	8000ff4 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d901      	bls.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e278      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002854:	4b2a      	ldr	r3, [pc, #168]	; (8002900 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0f0      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002860:	4b26      	ldr	r3, [pc, #152]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002864:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002868:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800286a:	6a3b      	ldr	r3, [r7, #32]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d02f      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002874:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002878:	6a3b      	ldr	r3, [r7, #32]
 800287a:	429a      	cmp	r2, r3
 800287c:	d028      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800287e:	4b1f      	ldr	r3, [pc, #124]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002882:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002886:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002888:	4b1e      	ldr	r3, [pc, #120]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800288a:	2201      	movs	r2, #1
 800288c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800288e:	4b1d      	ldr	r3, [pc, #116]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002890:	2200      	movs	r2, #0
 8002892:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002894:	4a19      	ldr	r2, [pc, #100]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002896:	6a3b      	ldr	r3, [r7, #32]
 8002898:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800289a:	4b18      	ldr	r3, [pc, #96]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800289c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d114      	bne.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80028a6:	f7fe fba5 	bl	8000ff4 <HAL_GetTick>
 80028aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ac:	e00a      	b.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028ae:	f7fe fba1 	bl	8000ff4 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028bc:	4293      	cmp	r3, r2
 80028be:	d901      	bls.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e240      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028c4:	4b0d      	ldr	r3, [pc, #52]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d0ee      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80028dc:	d114      	bne.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80028de:	4907      	ldr	r1, [pc, #28]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028e0:	4b06      	ldr	r3, [pc, #24]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80028f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028f4:	4313      	orrs	r3, r2
 80028f6:	608b      	str	r3, [r1, #8]
 80028f8:	e00c      	b.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80028fa:	bf00      	nop
 80028fc:	40023800 	.word	0x40023800
 8002900:	40007000 	.word	0x40007000
 8002904:	42470e40 	.word	0x42470e40
 8002908:	4a4a      	ldr	r2, [pc, #296]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800290a:	4b4a      	ldr	r3, [pc, #296]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002912:	6093      	str	r3, [r2, #8]
 8002914:	4947      	ldr	r1, [pc, #284]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002916:	4b47      	ldr	r3, [pc, #284]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002918:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002922:	4313      	orrs	r3, r2
 8002924:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0310 	and.w	r3, r3, #16
 800292e:	2b00      	cmp	r3, #0
 8002930:	d004      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002932:	4a41      	ldr	r2, [pc, #260]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800293a:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00a      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002948:	493a      	ldr	r1, [pc, #232]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800294a:	4b3a      	ldr	r3, [pc, #232]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800294c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002950:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002958:	4313      	orrs	r3, r2
 800295a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00a      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800296a:	4932      	ldr	r1, [pc, #200]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800296c:	4b31      	ldr	r3, [pc, #196]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800296e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002972:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800297a:	4313      	orrs	r3, r2
 800297c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002988:	2b00      	cmp	r3, #0
 800298a:	d011      	beq.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800298c:	4929      	ldr	r1, [pc, #164]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800298e:	4b29      	ldr	r3, [pc, #164]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002990:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002994:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800299c:	4313      	orrs	r3, r2
 800299e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029aa:	d101      	bne.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80029ac:	2301      	movs	r3, #1
 80029ae:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00a      	beq.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80029bc:	491d      	ldr	r1, [pc, #116]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029be:	4b1d      	ldr	r3, [pc, #116]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029c4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029cc:	4313      	orrs	r3, r2
 80029ce:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d011      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80029de:	4915      	ldr	r1, [pc, #84]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029e0:	4b14      	ldr	r3, [pc, #80]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029e6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029ee:	4313      	orrs	r3, r2
 80029f0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029fc:	d101      	bne.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80029fe:	2301      	movs	r3, #1
 8002a00:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d005      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a10:	f040 80ff 	bne.w	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002a14:	4b09      	ldr	r3, [pc, #36]	; (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002a1a:	f7fe faeb 	bl	8000ff4 <HAL_GetTick>
 8002a1e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a20:	e00e      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002a22:	f7fe fae7 	bl	8000ff4 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d907      	bls.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e188      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002a34:	40023800 	.word	0x40023800
 8002a38:	424711e0 	.word	0x424711e0
 8002a3c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a40:	4b7e      	ldr	r3, [pc, #504]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1ea      	bne.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d003      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d009      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d028      	beq.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d124      	bne.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002a74:	4b71      	ldr	r3, [pc, #452]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a7a:	0c1b      	lsrs	r3, r3, #16
 8002a7c:	f003 0303 	and.w	r3, r3, #3
 8002a80:	3301      	adds	r3, #1
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002a86:	4b6d      	ldr	r3, [pc, #436]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a8c:	0e1b      	lsrs	r3, r3, #24
 8002a8e:	f003 030f 	and.w	r3, r3, #15
 8002a92:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8002a94:	4969      	ldr	r1, [pc, #420]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685a      	ldr	r2, [r3, #4]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	019b      	lsls	r3, r3, #6
 8002aa0:	431a      	orrs	r2, r3
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	085b      	lsrs	r3, r3, #1
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	041b      	lsls	r3, r3, #16
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	061b      	lsls	r3, r3, #24
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	071b      	lsls	r3, r3, #28
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0304 	and.w	r3, r3, #4
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d004      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ad2:	d00a      	beq.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d035      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ae4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ae8:	d130      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002aea:	4b54      	ldr	r3, [pc, #336]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002aec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002af0:	0c1b      	lsrs	r3, r3, #16
 8002af2:	f003 0303 	and.w	r3, r3, #3
 8002af6:	3301      	adds	r3, #1
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002afc:	4b4f      	ldr	r3, [pc, #316]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b02:	0f1b      	lsrs	r3, r3, #28
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8002b0a:	494c      	ldr	r1, [pc, #304]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	019b      	lsls	r3, r3, #6
 8002b16:	431a      	orrs	r2, r3
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	085b      	lsrs	r3, r3, #1
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	041b      	lsls	r3, r3, #16
 8002b20:	431a      	orrs	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	061b      	lsls	r3, r3, #24
 8002b28:	431a      	orrs	r2, r3
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	071b      	lsls	r3, r3, #28
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002b34:	4941      	ldr	r1, [pc, #260]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b36:	4b41      	ldr	r3, [pc, #260]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b3c:	f023 021f 	bic.w	r2, r3, #31
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b44:	3b01      	subs	r3, #1
 8002b46:	4313      	orrs	r3, r2
 8002b48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d029      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b60:	d124      	bne.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002b62:	4b36      	ldr	r3, [pc, #216]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b68:	0c1b      	lsrs	r3, r3, #16
 8002b6a:	f003 0303 	and.w	r3, r3, #3
 8002b6e:	3301      	adds	r3, #1
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002b74:	4b31      	ldr	r3, [pc, #196]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b7a:	0f1b      	lsrs	r3, r3, #28
 8002b7c:	f003 0307 	and.w	r3, r3, #7
 8002b80:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002b82:	492e      	ldr	r1, [pc, #184]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	019b      	lsls	r3, r3, #6
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	085b      	lsrs	r3, r3, #1
 8002b96:	3b01      	subs	r3, #1
 8002b98:	041b      	lsls	r3, r3, #16
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	061b      	lsls	r3, r3, #24
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	071b      	lsls	r3, r3, #28
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d016      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002bb8:	4920      	ldr	r1, [pc, #128]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685a      	ldr	r2, [r3, #4]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	019b      	lsls	r3, r3, #6
 8002bc4:	431a      	orrs	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	085b      	lsrs	r3, r3, #1
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	041b      	lsls	r3, r3, #16
 8002bd0:	431a      	orrs	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	061b      	lsls	r3, r3, #24
 8002bd8:	431a      	orrs	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	071b      	lsls	r3, r3, #28
 8002be0:	4313      	orrs	r3, r2
 8002be2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002be6:	4b16      	ldr	r3, [pc, #88]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002be8:	2201      	movs	r2, #1
 8002bea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002bec:	f7fe fa02 	bl	8000ff4 <HAL_GetTick>
 8002bf0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002bf4:	f7fe f9fe 	bl	8000ff4 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e09f      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c06:	4b0d      	ldr	r3, [pc, #52]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0f0      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8002c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	f040 8095 	bne.w	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002c1a:	4b0a      	ldr	r3, [pc, #40]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002c20:	f7fe f9e8 	bl	8000ff4 <HAL_GetTick>
 8002c24:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002c26:	e00f      	b.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002c28:	f7fe f9e4 	bl	8000ff4 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d908      	bls.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e085      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002c3a:	bf00      	nop
 8002c3c:	40023800 	.word	0x40023800
 8002c40:	42470068 	.word	0x42470068
 8002c44:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002c48:	4b41      	ldr	r3, [pc, #260]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c54:	d0e8      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0304 	and.w	r3, r3, #4
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d009      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d02b      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d127      	bne.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002c7e:	4b34      	ldr	r3, [pc, #208]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c84:	0c1b      	lsrs	r3, r3, #16
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8002c90:	492f      	ldr	r1, [pc, #188]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	699a      	ldr	r2, [r3, #24]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	019b      	lsls	r3, r3, #6
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	085b      	lsrs	r3, r3, #1
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	041b      	lsls	r3, r3, #16
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cac:	061b      	lsls	r3, r3, #24
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002cb4:	4926      	ldr	r1, [pc, #152]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002cb6:	4b26      	ldr	r3, [pc, #152]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002cb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002cbc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc4:	3b01      	subs	r3, #1
 8002cc6:	021b      	lsls	r3, r3, #8
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d01d      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ce2:	d118      	bne.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002ce4:	4b1a      	ldr	r3, [pc, #104]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cea:	0e1b      	lsrs	r3, r3, #24
 8002cec:	f003 030f 	and.w	r3, r3, #15
 8002cf0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002cf2:	4917      	ldr	r1, [pc, #92]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	699a      	ldr	r2, [r3, #24]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	69db      	ldr	r3, [r3, #28]
 8002cfc:	019b      	lsls	r3, r3, #6
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a1b      	ldr	r3, [r3, #32]
 8002d04:	085b      	lsrs	r3, r3, #1
 8002d06:	3b01      	subs	r3, #1
 8002d08:	041b      	lsls	r3, r3, #16
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	061b      	lsls	r3, r3, #24
 8002d10:	4313      	orrs	r3, r2
 8002d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002d16:	4b0f      	ldr	r3, [pc, #60]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002d18:	2201      	movs	r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d1c:	f7fe f96a 	bl	8000ff4 <HAL_GetTick>
 8002d20:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002d22:	e008      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002d24:	f7fe f966 	bl	8000ff4 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e007      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002d36:	4b06      	ldr	r3, [pc, #24]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d42:	d1ef      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3730      	adds	r7, #48	; 0x30
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40023800 	.word	0x40023800
 8002d54:	42470070 	.word	0x42470070

08002d58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d5c:	b091      	sub	sp, #68	; 0x44
 8002d5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t pllr = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8002d70:	2300      	movs	r3, #0
 8002d72:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d74:	4b9e      	ldr	r3, [pc, #632]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f003 030c 	and.w	r3, r3, #12
 8002d7c:	2b0c      	cmp	r3, #12
 8002d7e:	f200 812d 	bhi.w	8002fdc <HAL_RCC_GetSysClockFreq+0x284>
 8002d82:	a201      	add	r2, pc, #4	; (adr r2, 8002d88 <HAL_RCC_GetSysClockFreq+0x30>)
 8002d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d88:	08002dbd 	.word	0x08002dbd
 8002d8c:	08002fdd 	.word	0x08002fdd
 8002d90:	08002fdd 	.word	0x08002fdd
 8002d94:	08002fdd 	.word	0x08002fdd
 8002d98:	08002dc3 	.word	0x08002dc3
 8002d9c:	08002fdd 	.word	0x08002fdd
 8002da0:	08002fdd 	.word	0x08002fdd
 8002da4:	08002fdd 	.word	0x08002fdd
 8002da8:	08002dc9 	.word	0x08002dc9
 8002dac:	08002fdd 	.word	0x08002fdd
 8002db0:	08002fdd 	.word	0x08002fdd
 8002db4:	08002fdd 	.word	0x08002fdd
 8002db8:	08002edf 	.word	0x08002edf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002dbc:	4b8d      	ldr	r3, [pc, #564]	; (8002ff4 <HAL_RCC_GetSysClockFreq+0x29c>)
 8002dbe:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002dc0:	e10f      	b.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dc2:	4b8d      	ldr	r3, [pc, #564]	; (8002ff8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002dc4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002dc6:	e10c      	b.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dc8:	4b89      	ldr	r3, [pc, #548]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002dd0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dd2:	4b87      	ldr	r3, [pc, #540]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d023      	beq.n	8002e26 <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dde:	4b84      	ldr	r3, [pc, #528]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	099b      	lsrs	r3, r3, #6
 8002de4:	f04f 0400 	mov.w	r4, #0
 8002de8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002dec:	f04f 0200 	mov.w	r2, #0
 8002df0:	ea03 0301 	and.w	r3, r3, r1
 8002df4:	ea04 0402 	and.w	r4, r4, r2
 8002df8:	4a7f      	ldr	r2, [pc, #508]	; (8002ff8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002dfa:	fb02 f104 	mul.w	r1, r2, r4
 8002dfe:	2200      	movs	r2, #0
 8002e00:	fb02 f203 	mul.w	r2, r2, r3
 8002e04:	440a      	add	r2, r1
 8002e06:	497c      	ldr	r1, [pc, #496]	; (8002ff8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002e08:	fba3 0101 	umull	r0, r1, r3, r1
 8002e0c:	1853      	adds	r3, r2, r1
 8002e0e:	4619      	mov	r1, r3
 8002e10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e12:	f04f 0400 	mov.w	r4, #0
 8002e16:	461a      	mov	r2, r3
 8002e18:	4623      	mov	r3, r4
 8002e1a:	f7fd fefd 	bl	8000c18 <__aeabi_uldivmod>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	460c      	mov	r4, r1
 8002e22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e24:	e04d      	b.n	8002ec2 <HAL_RCC_GetSysClockFreq+0x16a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e26:	4b72      	ldr	r3, [pc, #456]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	099b      	lsrs	r3, r3, #6
 8002e2c:	f04f 0400 	mov.w	r4, #0
 8002e30:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	ea01 0103 	and.w	r1, r1, r3
 8002e3c:	ea02 0204 	and.w	r2, r2, r4
 8002e40:	460b      	mov	r3, r1
 8002e42:	4614      	mov	r4, r2
 8002e44:	0160      	lsls	r0, r4, #5
 8002e46:	6278      	str	r0, [r7, #36]	; 0x24
 8002e48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e4a:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002e4e:	6278      	str	r0, [r7, #36]	; 0x24
 8002e50:	015b      	lsls	r3, r3, #5
 8002e52:	623b      	str	r3, [r7, #32]
 8002e54:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002e58:	1a5b      	subs	r3, r3, r1
 8002e5a:	eb64 0402 	sbc.w	r4, r4, r2
 8002e5e:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8002e62:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8002e66:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8002e6a:	ebb8 0803 	subs.w	r8, r8, r3
 8002e6e:	eb69 0904 	sbc.w	r9, r9, r4
 8002e72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e76:	61fb      	str	r3, [r7, #28]
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e7e:	61fb      	str	r3, [r7, #28]
 8002e80:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002e84:	61bb      	str	r3, [r7, #24]
 8002e86:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002e8a:	eb18 0801 	adds.w	r8, r8, r1
 8002e8e:	eb49 0902 	adc.w	r9, r9, r2
 8002e92:	ea4f 2389 	mov.w	r3, r9, lsl #10
 8002e96:	617b      	str	r3, [r7, #20]
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	ea43 5398 	orr.w	r3, r3, r8, lsr #22
 8002e9e:	617b      	str	r3, [r7, #20]
 8002ea0:	ea4f 2388 	mov.w	r3, r8, lsl #10
 8002ea4:	613b      	str	r3, [r7, #16]
 8002ea6:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002eaa:	4640      	mov	r0, r8
 8002eac:	4649      	mov	r1, r9
 8002eae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eb0:	f04f 0400 	mov.w	r4, #0
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	4623      	mov	r3, r4
 8002eb8:	f7fd feae 	bl	8000c18 <__aeabi_uldivmod>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	460c      	mov	r4, r1
 8002ec0:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ec2:	4b4b      	ldr	r3, [pc, #300]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	0c1b      	lsrs	r3, r3, #16
 8002ec8:	f003 0303 	and.w	r3, r3, #3
 8002ecc:	3301      	adds	r3, #1
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002ed2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eda:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002edc:	e081      	b.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ede:	4b44      	ldr	r3, [pc, #272]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ee6:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ee8:	4b41      	ldr	r3, [pc, #260]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d023      	beq.n	8002f3c <HAL_RCC_GetSysClockFreq+0x1e4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ef4:	4b3e      	ldr	r3, [pc, #248]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	099b      	lsrs	r3, r3, #6
 8002efa:	f04f 0400 	mov.w	r4, #0
 8002efe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f02:	f04f 0200 	mov.w	r2, #0
 8002f06:	ea03 0301 	and.w	r3, r3, r1
 8002f0a:	ea04 0402 	and.w	r4, r4, r2
 8002f0e:	4a3a      	ldr	r2, [pc, #232]	; (8002ff8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002f10:	fb02 f104 	mul.w	r1, r2, r4
 8002f14:	2200      	movs	r2, #0
 8002f16:	fb02 f203 	mul.w	r2, r2, r3
 8002f1a:	440a      	add	r2, r1
 8002f1c:	4936      	ldr	r1, [pc, #216]	; (8002ff8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002f1e:	fba3 0101 	umull	r0, r1, r3, r1
 8002f22:	1853      	adds	r3, r2, r1
 8002f24:	4619      	mov	r1, r3
 8002f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f28:	f04f 0400 	mov.w	r4, #0
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	4623      	mov	r3, r4
 8002f30:	f7fd fe72 	bl	8000c18 <__aeabi_uldivmod>
 8002f34:	4603      	mov	r3, r0
 8002f36:	460c      	mov	r4, r1
 8002f38:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f3a:	e043      	b.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x26c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f3c:	4b2c      	ldr	r3, [pc, #176]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	099b      	lsrs	r3, r3, #6
 8002f42:	f04f 0400 	mov.w	r4, #0
 8002f46:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	ea01 0103 	and.w	r1, r1, r3
 8002f52:	ea02 0204 	and.w	r2, r2, r4
 8002f56:	460b      	mov	r3, r1
 8002f58:	4614      	mov	r4, r2
 8002f5a:	0160      	lsls	r0, r4, #5
 8002f5c:	60f8      	str	r0, [r7, #12]
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002f64:	60f8      	str	r0, [r7, #12]
 8002f66:	015b      	lsls	r3, r3, #5
 8002f68:	60bb      	str	r3, [r7, #8]
 8002f6a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002f6e:	1a5b      	subs	r3, r3, r1
 8002f70:	eb64 0402 	sbc.w	r4, r4, r2
 8002f74:	01a6      	lsls	r6, r4, #6
 8002f76:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8002f7a:	019d      	lsls	r5, r3, #6
 8002f7c:	1aed      	subs	r5, r5, r3
 8002f7e:	eb66 0604 	sbc.w	r6, r6, r4
 8002f82:	00f3      	lsls	r3, r6, #3
 8002f84:	607b      	str	r3, [r7, #4]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002f8c:	607b      	str	r3, [r7, #4]
 8002f8e:	00eb      	lsls	r3, r5, #3
 8002f90:	603b      	str	r3, [r7, #0]
 8002f92:	e897 0060 	ldmia.w	r7, {r5, r6}
 8002f96:	186d      	adds	r5, r5, r1
 8002f98:	eb46 0602 	adc.w	r6, r6, r2
 8002f9c:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8002fa0:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8002fa4:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8002fa8:	4655      	mov	r5, sl
 8002faa:	465e      	mov	r6, fp
 8002fac:	4628      	mov	r0, r5
 8002fae:	4631      	mov	r1, r6
 8002fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fb2:	f04f 0400 	mov.w	r4, #0
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	4623      	mov	r3, r4
 8002fba:	f7fd fe2d 	bl	8000c18 <__aeabi_uldivmod>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	460c      	mov	r4, r1
 8002fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002fc4:	4b0a      	ldr	r3, [pc, #40]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	0f1b      	lsrs	r3, r3, #28
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	62fb      	str	r3, [r7, #44]	; 0x2c

      sysclockfreq = pllvco/pllr;
 8002fd0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002fda:	e002      	b.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fdc:	4b05      	ldr	r3, [pc, #20]	; (8002ff4 <HAL_RCC_GetSysClockFreq+0x29c>)
 8002fde:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002fe0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3744      	adds	r7, #68	; 0x44
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fee:	bf00      	nop
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	00f42400 	.word	0x00f42400
 8002ff8:	017d7840 	.word	0x017d7840

08002ffc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003004:	2300      	movs	r3, #0
 8003006:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b00      	cmp	r3, #0
 8003012:	f000 8083 	beq.w	800311c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003016:	4b95      	ldr	r3, [pc, #596]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	2b04      	cmp	r3, #4
 8003020:	d019      	beq.n	8003056 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003022:	4b92      	ldr	r3, [pc, #584]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800302a:	2b08      	cmp	r3, #8
 800302c:	d106      	bne.n	800303c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800302e:	4b8f      	ldr	r3, [pc, #572]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003036:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800303a:	d00c      	beq.n	8003056 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800303c:	4b8b      	ldr	r3, [pc, #556]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003044:	2b0c      	cmp	r3, #12
 8003046:	d112      	bne.n	800306e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003048:	4b88      	ldr	r3, [pc, #544]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003050:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003054:	d10b      	bne.n	800306e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003056:	4b85      	ldr	r3, [pc, #532]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d05b      	beq.n	800311a <HAL_RCC_OscConfig+0x11e>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d157      	bne.n	800311a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e216      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003076:	d106      	bne.n	8003086 <HAL_RCC_OscConfig+0x8a>
 8003078:	4a7c      	ldr	r2, [pc, #496]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800307a:	4b7c      	ldr	r3, [pc, #496]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003082:	6013      	str	r3, [r2, #0]
 8003084:	e01d      	b.n	80030c2 <HAL_RCC_OscConfig+0xc6>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800308e:	d10c      	bne.n	80030aa <HAL_RCC_OscConfig+0xae>
 8003090:	4a76      	ldr	r2, [pc, #472]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003092:	4b76      	ldr	r3, [pc, #472]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800309a:	6013      	str	r3, [r2, #0]
 800309c:	4a73      	ldr	r2, [pc, #460]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800309e:	4b73      	ldr	r3, [pc, #460]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030a6:	6013      	str	r3, [r2, #0]
 80030a8:	e00b      	b.n	80030c2 <HAL_RCC_OscConfig+0xc6>
 80030aa:	4a70      	ldr	r2, [pc, #448]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030ac:	4b6f      	ldr	r3, [pc, #444]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030b4:	6013      	str	r3, [r2, #0]
 80030b6:	4a6d      	ldr	r2, [pc, #436]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030b8:	4b6c      	ldr	r3, [pc, #432]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030c0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d013      	beq.n	80030f2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ca:	f7fd ff93 	bl	8000ff4 <HAL_GetTick>
 80030ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030d0:	e008      	b.n	80030e4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030d2:	f7fd ff8f 	bl	8000ff4 <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b64      	cmp	r3, #100	; 0x64
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e1db      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e4:	4b61      	ldr	r3, [pc, #388]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0f0      	beq.n	80030d2 <HAL_RCC_OscConfig+0xd6>
 80030f0:	e014      	b.n	800311c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f2:	f7fd ff7f 	bl	8000ff4 <HAL_GetTick>
 80030f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030f8:	e008      	b.n	800310c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030fa:	f7fd ff7b 	bl	8000ff4 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b64      	cmp	r3, #100	; 0x64
 8003106:	d901      	bls.n	800310c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e1c7      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800310c:	4b57      	ldr	r3, [pc, #348]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1f0      	bne.n	80030fa <HAL_RCC_OscConfig+0xfe>
 8003118:	e000      	b.n	800311c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800311a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0302 	and.w	r3, r3, #2
 8003124:	2b00      	cmp	r3, #0
 8003126:	d06f      	beq.n	8003208 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003128:	4b50      	ldr	r3, [pc, #320]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f003 030c 	and.w	r3, r3, #12
 8003130:	2b00      	cmp	r3, #0
 8003132:	d017      	beq.n	8003164 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003134:	4b4d      	ldr	r3, [pc, #308]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800313c:	2b08      	cmp	r3, #8
 800313e:	d105      	bne.n	800314c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003140:	4b4a      	ldr	r3, [pc, #296]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00b      	beq.n	8003164 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800314c:	4b47      	ldr	r3, [pc, #284]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003154:	2b0c      	cmp	r3, #12
 8003156:	d11c      	bne.n	8003192 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003158:	4b44      	ldr	r3, [pc, #272]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d116      	bne.n	8003192 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003164:	4b41      	ldr	r3, [pc, #260]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d005      	beq.n	800317c <HAL_RCC_OscConfig+0x180>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d001      	beq.n	800317c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e18f      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800317c:	493b      	ldr	r1, [pc, #236]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800317e:	4b3b      	ldr	r3, [pc, #236]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	00db      	lsls	r3, r3, #3
 800318c:	4313      	orrs	r3, r2
 800318e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003190:	e03a      	b.n	8003208 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d020      	beq.n	80031dc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800319a:	4b35      	ldr	r3, [pc, #212]	; (8003270 <HAL_RCC_OscConfig+0x274>)
 800319c:	2201      	movs	r2, #1
 800319e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a0:	f7fd ff28 	bl	8000ff4 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031a8:	f7fd ff24 	bl	8000ff4 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e170      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ba:	4b2c      	ldr	r3, [pc, #176]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d0f0      	beq.n	80031a8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031c6:	4929      	ldr	r1, [pc, #164]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80031c8:	4b28      	ldr	r3, [pc, #160]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	691b      	ldr	r3, [r3, #16]
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	4313      	orrs	r3, r2
 80031d8:	600b      	str	r3, [r1, #0]
 80031da:	e015      	b.n	8003208 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031dc:	4b24      	ldr	r3, [pc, #144]	; (8003270 <HAL_RCC_OscConfig+0x274>)
 80031de:	2200      	movs	r2, #0
 80031e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e2:	f7fd ff07 	bl	8000ff4 <HAL_GetTick>
 80031e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031e8:	e008      	b.n	80031fc <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031ea:	f7fd ff03 	bl	8000ff4 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d901      	bls.n	80031fc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e14f      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031fc:	4b1b      	ldr	r3, [pc, #108]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1f0      	bne.n	80031ea <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0308 	and.w	r3, r3, #8
 8003210:	2b00      	cmp	r3, #0
 8003212:	d037      	beq.n	8003284 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	695b      	ldr	r3, [r3, #20]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d016      	beq.n	800324a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800321c:	4b15      	ldr	r3, [pc, #84]	; (8003274 <HAL_RCC_OscConfig+0x278>)
 800321e:	2201      	movs	r2, #1
 8003220:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003222:	f7fd fee7 	bl	8000ff4 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003228:	e008      	b.n	800323c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800322a:	f7fd fee3 	bl	8000ff4 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d901      	bls.n	800323c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e12f      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800323c:	4b0b      	ldr	r3, [pc, #44]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800323e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0f0      	beq.n	800322a <HAL_RCC_OscConfig+0x22e>
 8003248:	e01c      	b.n	8003284 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800324a:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <HAL_RCC_OscConfig+0x278>)
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003250:	f7fd fed0 	bl	8000ff4 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003256:	e00f      	b.n	8003278 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003258:	f7fd fecc 	bl	8000ff4 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d908      	bls.n	8003278 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e118      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
 800326a:	bf00      	nop
 800326c:	40023800 	.word	0x40023800
 8003270:	42470000 	.word	0x42470000
 8003274:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003278:	4b8a      	ldr	r3, [pc, #552]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800327a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1e9      	bne.n	8003258 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 8097 	beq.w	80033c0 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003292:	2300      	movs	r3, #0
 8003294:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003296:	4b83      	ldr	r3, [pc, #524]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10f      	bne.n	80032c2 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032a2:	2300      	movs	r3, #0
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	4a7f      	ldr	r2, [pc, #508]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80032a8:	4b7e      	ldr	r3, [pc, #504]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80032aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032b0:	6413      	str	r3, [r2, #64]	; 0x40
 80032b2:	4b7c      	ldr	r3, [pc, #496]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ba:	60fb      	str	r3, [r7, #12]
 80032bc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80032be:	2301      	movs	r3, #1
 80032c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032c2:	4b79      	ldr	r3, [pc, #484]	; (80034a8 <HAL_RCC_OscConfig+0x4ac>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d118      	bne.n	8003300 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032ce:	4a76      	ldr	r2, [pc, #472]	; (80034a8 <HAL_RCC_OscConfig+0x4ac>)
 80032d0:	4b75      	ldr	r3, [pc, #468]	; (80034a8 <HAL_RCC_OscConfig+0x4ac>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032da:	f7fd fe8b 	bl	8000ff4 <HAL_GetTick>
 80032de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032e0:	e008      	b.n	80032f4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032e2:	f7fd fe87 	bl	8000ff4 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e0d3      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f4:	4b6c      	ldr	r3, [pc, #432]	; (80034a8 <HAL_RCC_OscConfig+0x4ac>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d0f0      	beq.n	80032e2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d106      	bne.n	8003316 <HAL_RCC_OscConfig+0x31a>
 8003308:	4a66      	ldr	r2, [pc, #408]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800330a:	4b66      	ldr	r3, [pc, #408]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800330c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800330e:	f043 0301 	orr.w	r3, r3, #1
 8003312:	6713      	str	r3, [r2, #112]	; 0x70
 8003314:	e01c      	b.n	8003350 <HAL_RCC_OscConfig+0x354>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	2b05      	cmp	r3, #5
 800331c:	d10c      	bne.n	8003338 <HAL_RCC_OscConfig+0x33c>
 800331e:	4a61      	ldr	r2, [pc, #388]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003320:	4b60      	ldr	r3, [pc, #384]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003324:	f043 0304 	orr.w	r3, r3, #4
 8003328:	6713      	str	r3, [r2, #112]	; 0x70
 800332a:	4a5e      	ldr	r2, [pc, #376]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800332c:	4b5d      	ldr	r3, [pc, #372]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800332e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003330:	f043 0301 	orr.w	r3, r3, #1
 8003334:	6713      	str	r3, [r2, #112]	; 0x70
 8003336:	e00b      	b.n	8003350 <HAL_RCC_OscConfig+0x354>
 8003338:	4a5a      	ldr	r2, [pc, #360]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800333a:	4b5a      	ldr	r3, [pc, #360]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800333c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800333e:	f023 0301 	bic.w	r3, r3, #1
 8003342:	6713      	str	r3, [r2, #112]	; 0x70
 8003344:	4a57      	ldr	r2, [pc, #348]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003346:	4b57      	ldr	r3, [pc, #348]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800334a:	f023 0304 	bic.w	r3, r3, #4
 800334e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d015      	beq.n	8003384 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003358:	f7fd fe4c 	bl	8000ff4 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800335e:	e00a      	b.n	8003376 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003360:	f7fd fe48 	bl	8000ff4 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	f241 3288 	movw	r2, #5000	; 0x1388
 800336e:	4293      	cmp	r3, r2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e092      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003376:	4b4b      	ldr	r3, [pc, #300]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800337a:	f003 0302 	and.w	r3, r3, #2
 800337e:	2b00      	cmp	r3, #0
 8003380:	d0ee      	beq.n	8003360 <HAL_RCC_OscConfig+0x364>
 8003382:	e014      	b.n	80033ae <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003384:	f7fd fe36 	bl	8000ff4 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800338a:	e00a      	b.n	80033a2 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800338c:	f7fd fe32 	bl	8000ff4 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	f241 3288 	movw	r2, #5000	; 0x1388
 800339a:	4293      	cmp	r3, r2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e07c      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033a2:	4b40      	ldr	r3, [pc, #256]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1ee      	bne.n	800338c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033ae:	7dfb      	ldrb	r3, [r7, #23]
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d105      	bne.n	80033c0 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033b4:	4a3b      	ldr	r2, [pc, #236]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80033b6:	4b3b      	ldr	r3, [pc, #236]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80033b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d068      	beq.n	800349a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033c8:	4b36      	ldr	r3, [pc, #216]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 030c 	and.w	r3, r3, #12
 80033d0:	2b08      	cmp	r3, #8
 80033d2:	d060      	beq.n	8003496 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d145      	bne.n	8003468 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033dc:	4b33      	ldr	r3, [pc, #204]	; (80034ac <HAL_RCC_OscConfig+0x4b0>)
 80033de:	2200      	movs	r2, #0
 80033e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e2:	f7fd fe07 	bl	8000ff4 <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033e8:	e008      	b.n	80033fc <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033ea:	f7fd fe03 	bl	8000ff4 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e04f      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033fc:	4b29      	ldr	r3, [pc, #164]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1f0      	bne.n	80033ea <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003408:	4926      	ldr	r1, [pc, #152]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	69da      	ldr	r2, [r3, #28]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003418:	019b      	lsls	r3, r3, #6
 800341a:	431a      	orrs	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003420:	085b      	lsrs	r3, r3, #1
 8003422:	3b01      	subs	r3, #1
 8003424:	041b      	lsls	r3, r3, #16
 8003426:	431a      	orrs	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342c:	061b      	lsls	r3, r3, #24
 800342e:	431a      	orrs	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003434:	071b      	lsls	r3, r3, #28
 8003436:	4313      	orrs	r3, r2
 8003438:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800343a:	4b1c      	ldr	r3, [pc, #112]	; (80034ac <HAL_RCC_OscConfig+0x4b0>)
 800343c:	2201      	movs	r2, #1
 800343e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003440:	f7fd fdd8 	bl	8000ff4 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003448:	f7fd fdd4 	bl	8000ff4 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e020      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800345a:	4b12      	ldr	r3, [pc, #72]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d0f0      	beq.n	8003448 <HAL_RCC_OscConfig+0x44c>
 8003466:	e018      	b.n	800349a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003468:	4b10      	ldr	r3, [pc, #64]	; (80034ac <HAL_RCC_OscConfig+0x4b0>)
 800346a:	2200      	movs	r2, #0
 800346c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800346e:	f7fd fdc1 	bl	8000ff4 <HAL_GetTick>
 8003472:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003474:	e008      	b.n	8003488 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003476:	f7fd fdbd 	bl	8000ff4 <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b02      	cmp	r3, #2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e009      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003488:	4b06      	ldr	r3, [pc, #24]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1f0      	bne.n	8003476 <HAL_RCC_OscConfig+0x47a>
 8003494:	e001      	b.n	800349a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e000      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3718      	adds	r7, #24
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40023800 	.word	0x40023800
 80034a8:	40007000 	.word	0x40007000
 80034ac:	42470060 	.word	0x42470060

080034b0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e083      	b.n	80035ca <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	7f5b      	ldrb	r3, [r3, #29]
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d105      	bne.n	80034d8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f008 fec0 	bl	800c258 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2202      	movs	r2, #2
 80034dc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	22ca      	movs	r2, #202	; 0xca
 80034e4:	625a      	str	r2, [r3, #36]	; 0x24
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2253      	movs	r2, #83	; 0x53
 80034ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 fa59 	bl	80039a6 <RTC_EnterInitMode>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d008      	beq.n	800350c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	22ff      	movs	r2, #255	; 0xff
 8003500:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2204      	movs	r2, #4
 8003506:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e05e      	b.n	80035ca <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800351a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800351e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6812      	ldr	r2, [r2, #0]
 8003528:	6891      	ldr	r1, [r2, #8]
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	6850      	ldr	r0, [r2, #4]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	6912      	ldr	r2, [r2, #16]
 8003532:	4310      	orrs	r0, r2
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	6952      	ldr	r2, [r2, #20]
 8003538:	4302      	orrs	r2, r0
 800353a:	430a      	orrs	r2, r1
 800353c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	68d2      	ldr	r2, [r2, #12]
 8003546:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	6812      	ldr	r2, [r2, #0]
 8003550:	6911      	ldr	r1, [r2, #16]
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	6892      	ldr	r2, [r2, #8]
 8003556:	0412      	lsls	r2, r2, #16
 8003558:	430a      	orrs	r2, r1
 800355a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6812      	ldr	r2, [r2, #0]
 8003564:	68d2      	ldr	r2, [r2, #12]
 8003566:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800356a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 0320 	and.w	r3, r3, #32
 8003576:	2b00      	cmp	r3, #0
 8003578:	d10e      	bne.n	8003598 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 f9eb 	bl	8003956 <HAL_RTC_WaitForSynchro>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d008      	beq.n	8003598 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	22ff      	movs	r2, #255	; 0xff
 800358c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2204      	movs	r2, #4
 8003592:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e018      	b.n	80035ca <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6812      	ldr	r2, [r2, #0]
 80035a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80035a2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80035a6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	6812      	ldr	r2, [r2, #0]
 80035b0:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	6992      	ldr	r2, [r2, #24]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	22ff      	movs	r2, #255	; 0xff
 80035c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80035c8:	2300      	movs	r3, #0
  }
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80035d2:	b590      	push	{r4, r7, lr}
 80035d4:	b087      	sub	sp, #28
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	60f8      	str	r0, [r7, #12]
 80035da:	60b9      	str	r1, [r7, #8]
 80035dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80035de:	2300      	movs	r3, #0
 80035e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	7f1b      	ldrb	r3, [r3, #28]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d101      	bne.n	80035ee <HAL_RTC_SetTime+0x1c>
 80035ea:	2302      	movs	r3, #2
 80035ec:	e0aa      	b.n	8003744 <HAL_RTC_SetTime+0x172>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2201      	movs	r2, #1
 80035f2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2202      	movs	r2, #2
 80035f8:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d126      	bne.n	800364e <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800360a:	2b00      	cmp	r3, #0
 800360c:	d102      	bne.n	8003614 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	2200      	movs	r2, #0
 8003612:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f000 f9f0 	bl	80039fe <RTC_ByteToBcd2>
 800361e:	4603      	mov	r3, r0
 8003620:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	785b      	ldrb	r3, [r3, #1]
 8003626:	4618      	mov	r0, r3
 8003628:	f000 f9e9 	bl	80039fe <RTC_ByteToBcd2>
 800362c:	4603      	mov	r3, r0
 800362e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003630:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	789b      	ldrb	r3, [r3, #2]
 8003636:	4618      	mov	r0, r3
 8003638:	f000 f9e1 	bl	80039fe <RTC_ByteToBcd2>
 800363c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800363e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	78db      	ldrb	r3, [r3, #3]
 8003646:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003648:	4313      	orrs	r3, r2
 800364a:	617b      	str	r3, [r7, #20]
 800364c:	e018      	b.n	8003680 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003658:	2b00      	cmp	r3, #0
 800365a:	d102      	bne.n	8003662 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2200      	movs	r2, #0
 8003660:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	785b      	ldrb	r3, [r3, #1]
 800366c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800366e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003670:	68ba      	ldr	r2, [r7, #8]
 8003672:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003674:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	78db      	ldrb	r3, [r3, #3]
 800367a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800367c:	4313      	orrs	r3, r2
 800367e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	22ca      	movs	r2, #202	; 0xca
 8003686:	625a      	str	r2, [r3, #36]	; 0x24
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2253      	movs	r2, #83	; 0x53
 800368e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f000 f988 	bl	80039a6 <RTC_EnterInitMode>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00b      	beq.n	80036b4 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	22ff      	movs	r2, #255	; 0xff
 80036a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2204      	movs	r2, #4
 80036a8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e047      	b.n	8003744 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80036be:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80036c2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	6812      	ldr	r2, [r2, #0]
 80036cc:	6892      	ldr	r2, [r2, #8]
 80036ce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036d2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	6812      	ldr	r2, [r2, #0]
 80036dc:	6891      	ldr	r1, [r2, #8]
 80036de:	68ba      	ldr	r2, [r7, #8]
 80036e0:	68d0      	ldr	r0, [r2, #12]
 80036e2:	68ba      	ldr	r2, [r7, #8]
 80036e4:	6912      	ldr	r2, [r2, #16]
 80036e6:	4302      	orrs	r2, r0
 80036e8:	430a      	orrs	r2, r1
 80036ea:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	6812      	ldr	r2, [r2, #0]
 80036f4:	68d2      	ldr	r2, [r2, #12]
 80036f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036fa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 0320 	and.w	r3, r3, #32
 8003706:	2b00      	cmp	r3, #0
 8003708:	d111      	bne.n	800372e <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 f923 	bl	8003956 <HAL_RTC_WaitForSynchro>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00b      	beq.n	800372e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	22ff      	movs	r2, #255	; 0xff
 800371c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2204      	movs	r2, #4
 8003722:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e00a      	b.n	8003744 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	22ff      	movs	r2, #255	; 0xff
 8003734:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2201      	movs	r2, #1
 800373a:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8003742:	2300      	movs	r3, #0
  }
}
 8003744:	4618      	mov	r0, r3
 8003746:	371c      	adds	r7, #28
 8003748:	46bd      	mov	sp, r7
 800374a:	bd90      	pop	{r4, r7, pc}

0800374c <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003758:	2300      	movs	r3, #0
 800375a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800377e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003782:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	0c1b      	lsrs	r3, r3, #16
 8003788:	b2db      	uxtb	r3, r3
 800378a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800378e:	b2da      	uxtb	r2, r3
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	0a1b      	lsrs	r3, r3, #8
 8003798:	b2db      	uxtb	r3, r3
 800379a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	0c1b      	lsrs	r3, r3, #16
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d11a      	bne.n	80037fe <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f000 f934 	bl	8003a3a <RTC_Bcd2ToByte>
 80037d2:	4603      	mov	r3, r0
 80037d4:	461a      	mov	r2, r3
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	785b      	ldrb	r3, [r3, #1]
 80037de:	4618      	mov	r0, r3
 80037e0:	f000 f92b 	bl	8003a3a <RTC_Bcd2ToByte>
 80037e4:	4603      	mov	r3, r0
 80037e6:	461a      	mov	r2, r3
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	789b      	ldrb	r3, [r3, #2]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f000 f922 	bl	8003a3a <RTC_Bcd2ToByte>
 80037f6:	4603      	mov	r3, r0
 80037f8:	461a      	mov	r2, r3
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3718      	adds	r7, #24
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003808:	b590      	push	{r4, r7, lr}
 800380a:	b087      	sub	sp, #28
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003814:	2300      	movs	r3, #0
 8003816:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	7f1b      	ldrb	r3, [r3, #28]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d101      	bne.n	8003824 <HAL_RTC_SetDate+0x1c>
 8003820:	2302      	movs	r3, #2
 8003822:	e094      	b.n	800394e <HAL_RTC_SetDate+0x146>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2201      	movs	r2, #1
 8003828:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2202      	movs	r2, #2
 800382e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10e      	bne.n	8003854 <HAL_RTC_SetDate+0x4c>
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	785b      	ldrb	r3, [r3, #1]
 800383a:	f003 0310 	and.w	r3, r3, #16
 800383e:	2b00      	cmp	r3, #0
 8003840:	d008      	beq.n	8003854 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	785b      	ldrb	r3, [r3, #1]
 8003846:	f023 0310 	bic.w	r3, r3, #16
 800384a:	b2db      	uxtb	r3, r3
 800384c:	330a      	adds	r3, #10
 800384e:	b2da      	uxtb	r2, r3
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d11c      	bne.n	8003894 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	78db      	ldrb	r3, [r3, #3]
 800385e:	4618      	mov	r0, r3
 8003860:	f000 f8cd 	bl	80039fe <RTC_ByteToBcd2>
 8003864:	4603      	mov	r3, r0
 8003866:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	785b      	ldrb	r3, [r3, #1]
 800386c:	4618      	mov	r0, r3
 800386e:	f000 f8c6 	bl	80039fe <RTC_ByteToBcd2>
 8003872:	4603      	mov	r3, r0
 8003874:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003876:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	789b      	ldrb	r3, [r3, #2]
 800387c:	4618      	mov	r0, r3
 800387e:	f000 f8be 	bl	80039fe <RTC_ByteToBcd2>
 8003882:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003884:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800388e:	4313      	orrs	r3, r2
 8003890:	617b      	str	r3, [r7, #20]
 8003892:	e00e      	b.n	80038b2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	78db      	ldrb	r3, [r3, #3]
 8003898:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	785b      	ldrb	r3, [r3, #1]
 800389e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80038a0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80038a2:	68ba      	ldr	r2, [r7, #8]
 80038a4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80038a6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80038ae:	4313      	orrs	r3, r2
 80038b0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	22ca      	movs	r2, #202	; 0xca
 80038b8:	625a      	str	r2, [r3, #36]	; 0x24
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2253      	movs	r2, #83	; 0x53
 80038c0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 f86f 	bl	80039a6 <RTC_EnterInitMode>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00b      	beq.n	80038e6 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	22ff      	movs	r2, #255	; 0xff
 80038d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2204      	movs	r2, #4
 80038da:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e033      	b.n	800394e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80038f0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80038f4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	6812      	ldr	r2, [r2, #0]
 80038fe:	68d2      	ldr	r2, [r2, #12]
 8003900:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003904:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f003 0320 	and.w	r3, r3, #32
 8003910:	2b00      	cmp	r3, #0
 8003912:	d111      	bne.n	8003938 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f000 f81e 	bl	8003956 <HAL_RTC_WaitForSynchro>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00b      	beq.n	8003938 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	22ff      	movs	r2, #255	; 0xff
 8003926:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2204      	movs	r2, #4
 800392c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e00a      	b.n	800394e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	22ff      	movs	r2, #255	; 0xff
 800393e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2201      	movs	r2, #1
 8003944:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800394c:	2300      	movs	r3, #0
  }
}
 800394e:	4618      	mov	r0, r3
 8003950:	371c      	adds	r7, #28
 8003952:	46bd      	mov	sp, r7
 8003954:	bd90      	pop	{r4, r7, pc}

08003956 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003956:	b580      	push	{r7, lr}
 8003958:	b084      	sub	sp, #16
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800395e:	2300      	movs	r3, #0
 8003960:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	6812      	ldr	r2, [r2, #0]
 800396a:	68d2      	ldr	r2, [r2, #12]
 800396c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003970:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003972:	f7fd fb3f 	bl	8000ff4 <HAL_GetTick>
 8003976:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003978:	e009      	b.n	800398e <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800397a:	f7fd fb3b 	bl	8000ff4 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003988:	d901      	bls.n	800398e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e007      	b.n	800399e <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	f003 0320 	and.w	r3, r3, #32
 8003998:	2b00      	cmp	r3, #0
 800399a:	d0ee      	beq.n	800397a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3710      	adds	r7, #16
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80039a6:	b580      	push	{r7, lr}
 80039a8:	b084      	sub	sp, #16
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d119      	bne.n	80039f4 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f04f 32ff 	mov.w	r2, #4294967295
 80039c8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80039ca:	f7fd fb13 	bl	8000ff4 <HAL_GetTick>
 80039ce:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80039d0:	e009      	b.n	80039e6 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80039d2:	f7fd fb0f 	bl	8000ff4 <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039e0:	d901      	bls.n	80039e6 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e007      	b.n	80039f6 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d0ee      	beq.n	80039d2 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80039fe:	b480      	push	{r7}
 8003a00:	b085      	sub	sp, #20
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	4603      	mov	r3, r0
 8003a06:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8003a0c:	e005      	b.n	8003a1a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	3301      	adds	r3, #1
 8003a12:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003a14:	79fb      	ldrb	r3, [r7, #7]
 8003a16:	3b0a      	subs	r3, #10
 8003a18:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8003a1a:	79fb      	ldrb	r3, [r7, #7]
 8003a1c:	2b09      	cmp	r3, #9
 8003a1e:	d8f6      	bhi.n	8003a0e <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	011b      	lsls	r3, r3, #4
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	79fb      	ldrb	r3, [r7, #7]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	b2db      	uxtb	r3, r3
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3714      	adds	r7, #20
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr

08003a3a <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003a3a:	b480      	push	{r7}
 8003a3c:	b085      	sub	sp, #20
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	4603      	mov	r3, r0
 8003a42:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003a44:	2300      	movs	r3, #0
 8003a46:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003a48:	79fb      	ldrb	r3, [r7, #7]
 8003a4a:	091b      	lsrs	r3, r3, #4
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	461a      	mov	r2, r3
 8003a50:	4613      	mov	r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	4413      	add	r3, r2
 8003a56:	005b      	lsls	r3, r3, #1
 8003a58:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003a5a:	79fb      	ldrb	r3, [r7, #7]
 8003a5c:	f003 030f 	and.w	r3, r3, #15
 8003a60:	b2da      	uxtb	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	4413      	add	r3, r2
 8003a68:	b2db      	uxtb	r3, r3
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3714      	adds	r7, #20
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr

08003a76 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b082      	sub	sp, #8
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e01d      	b.n	8003ac4 <HAL_SD_Init+0x4e>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d105      	bne.n	8003aa0 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f008 fbf2 	bl	800c284 <HAL_SD_MspInit>
#endif
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2203      	movs	r2, #3
 8003aa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f000 f80f 	bl	8003acc <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3708      	adds	r7, #8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003acc:	b5b0      	push	{r4, r5, r7, lr}
 8003ace:	b08e      	sub	sp, #56	; 0x38
 8003ad0:	af04      	add	r7, sp, #16
 8003ad2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003adc:	2300      	movs	r3, #0
 8003ade:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003aec:	2376      	movs	r3, #118	; 0x76
 8003aee:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681d      	ldr	r5, [r3, #0]
 8003af4:	466c      	mov	r4, sp
 8003af6:	f107 0318 	add.w	r3, r7, #24
 8003afa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003afe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003b02:	f107 030c 	add.w	r3, r7, #12
 8003b06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b08:	4628      	mov	r0, r5
 8003b0a:	f002 fe8d 	bl	8006828 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 8003b0e:	4b1c      	ldr	r3, [pc, #112]	; (8003b80 <HAL_SD_InitCard+0xb4>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	601a      	str	r2, [r3, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f002 fece 	bl	80068ba <SDIO_PowerState_ON>
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003b1e:	4b18      	ldr	r3, [pc, #96]	; (8003b80 <HAL_SD_InitCard+0xb4>)
 8003b20:	2201      	movs	r2, #1
 8003b22:	601a      	str	r2, [r3, #0]
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 8003b24:	2002      	movs	r0, #2
 8003b26:	f7fd fa71 	bl	800100c <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 ffea 	bl	8004b04 <SD_PowerON>
 8003b30:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d00b      	beq.n	8003b50 <HAL_SD_InitCard+0x84>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b46:	431a      	orrs	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e013      	b.n	8003b78 <HAL_SD_InitCard+0xac>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 ff0e 	bl	8004972 <SD_InitCard>
 8003b56:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00b      	beq.n	8003b76 <HAL_SD_InitCard+0xaa>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6c:	431a      	orrs	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e000      	b.n	8003b78 <HAL_SD_InitCard+0xac>
  }

  return HAL_OK;
 8003b76:	2300      	movs	r3, #0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3728      	adds	r7, #40	; 0x28
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bdb0      	pop	{r4, r5, r7, pc}
 8003b80:	422580a0 	.word	0x422580a0

08003b84 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read  
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b08c      	sub	sp, #48	; 0x30
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
 8003b90:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003b92:	2300      	movs	r3, #0
 8003b94:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d107      	bne.n	8003bac <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e0ab      	b.n	8003d04 <HAL_SD_ReadBlocks_DMA+0x180>
  }
  
  if(hsd->State == HAL_SD_STATE_READY)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	f040 80a4 	bne.w	8003d02 <HAL_SD_ReadBlocks_DMA+0x17e>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	441a      	add	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d907      	bls.n	8003bde <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e092      	b.n	8003d04 <HAL_SD_ReadBlocks_DMA+0x180>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2203      	movs	r2, #3
 8003be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2200      	movs	r2, #0
 8003bec:	62da      	str	r2, [r3, #44]	; 0x2c
    
#ifdef SDIO_STA_STBITERR
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	68fa      	ldr	r2, [r7, #12]
 8003bf4:	6812      	ldr	r2, [r2, #0]
 8003bf6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003bf8:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8003bfc:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
    
    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c02:	4a42      	ldr	r2, [pc, #264]	; (8003d0c <HAL_SD_ReadBlocks_DMA+0x188>)
 8003c04:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c0a:	4a41      	ldr	r2, [pc, #260]	; (8003d10 <HAL_SD_ReadBlocks_DMA+0x18c>)
 8003c0c:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c12:	2200      	movs	r2, #0
 8003c14:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	3380      	adds	r3, #128	; 0x80
 8003c20:	4619      	mov	r1, r3
 8003c22:	68ba      	ldr	r2, [r7, #8]
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	025b      	lsls	r3, r3, #9
 8003c28:	089b      	lsrs	r3, r3, #2
 8003c2a:	f7fd fe73 	bl	8001914 <HAL_DMA_Start_IT>
    
    /* Enable SD DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003c2e:	4b39      	ldr	r3, [pc, #228]	; (8003d14 <HAL_SD_ReadBlocks_DMA+0x190>)
 8003c30:	2201      	movs	r2, #1
 8003c32:	601a      	str	r2, [r3, #0]
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d002      	beq.n	8003c42 <HAL_SD_ReadBlocks_DMA+0xbe>
    {
      BlockAdd *= 512U;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	025b      	lsls	r3, r3, #9
 8003c40:	607b      	str	r3, [r7, #4]
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003c42:	f04f 33ff 	mov.w	r3, #4294967295
 8003c46:	617b      	str	r3, [r7, #20]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	025b      	lsls	r3, r3, #9
 8003c4c:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003c4e:	2390      	movs	r3, #144	; 0x90
 8003c50:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003c52:	2302      	movs	r3, #2
 8003c54:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003c56:	2300      	movs	r3, #0
 8003c58:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	62bb      	str	r3, [r7, #40]	; 0x28
    SDIO_ConfigData(hsd->Instance, &config);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f107 0214 	add.w	r2, r7, #20
 8003c66:	4611      	mov	r1, r2
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f002 fe8e 	bl	800698a <SDIO_ConfigData>

    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c76:	4618      	mov	r0, r3
 8003c78:	f002 feb3 	bl	80069e2 <SDMMC_CmdBlockLength>
 8003c7c:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d010      	beq.n	8003ca6 <HAL_SD_ReadBlocks_DMA+0x122>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003c8c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c94:	431a      	orrs	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e02e      	b.n	8003d04 <HAL_SD_ReadBlocks_DMA+0x180>
    }
        
    /* Read Blocks in DMA mode */
    if(NumberOfBlocks > 1U)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d90a      	bls.n	8003cc2 <HAL_SD_ReadBlocks_DMA+0x13e>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2282      	movs	r2, #130	; 0x82
 8003cb0:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	6879      	ldr	r1, [r7, #4]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f002 feda 	bl	8006a72 <SDMMC_CmdReadMultiBlock>
 8003cbe:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003cc0:	e009      	b.n	8003cd6 <HAL_SD_ReadBlocks_DMA+0x152>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2281      	movs	r2, #129	; 0x81
 8003cc6:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */ 
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	6879      	ldr	r1, [r7, #4]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f002 feab 	bl	8006a2a <SDMMC_CmdReadSingleBlock>
 8003cd4:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d010      	beq.n	8003cfe <HAL_SD_ReadBlocks_DMA+0x17a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003ce4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cec:	431a      	orrs	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e002      	b.n	8003d04 <HAL_SD_ReadBlocks_DMA+0x180>
    }

    return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	e000      	b.n	8003d04 <HAL_SD_ReadBlocks_DMA+0x180>
  }
  else
  {
    return HAL_BUSY;
 8003d02:	2302      	movs	r3, #2
  }
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3730      	adds	r7, #48	; 0x30
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	08004783 	.word	0x08004783
 8003d10:	080047f1 	.word	0x080047f1
 8003d14:	4225858c 	.word	0x4225858c

08003d18 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written  
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b08c      	sub	sp, #48	; 0x30
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
 8003d24:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003d26:	2300      	movs	r3, #0
 8003d28:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d107      	bne.n	8003d40 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d34:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e0ab      	b.n	8003e98 <HAL_SD_WriteBlocks_DMA+0x180>
  }
  
  if(hsd->State == HAL_SD_STATE_READY)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	f040 80a4 	bne.w	8003e96 <HAL_SD_WriteBlocks_DMA+0x17e>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	441a      	add	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d907      	bls.n	8003d72 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d66:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e092      	b.n	8003e98 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2203      	movs	r2, #3
 8003d76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Enable SD Error interrupts */  
#ifdef SDIO_STA_STBITERR
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));    
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));    
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	6812      	ldr	r2, [r2, #0]
 8003d8a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d8c:	f042 021a 	orr.w	r2, r2, #26
 8003d90:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
    
    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d96:	4a42      	ldr	r2, [pc, #264]	; (8003ea0 <HAL_SD_WriteBlocks_DMA+0x188>)
 8003d98:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9e:	4a41      	ldr	r2, [pc, #260]	; (8003ea4 <HAL_SD_WriteBlocks_DMA+0x18c>)
 8003da0:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da6:	2200      	movs	r2, #0
 8003da8:	651a      	str	r2, [r3, #80]	; 0x50
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d002      	beq.n	8003db8 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      BlockAdd *= 512U;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	025b      	lsls	r3, r3, #9
 8003db6:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f002 fe0e 	bl	80069e2 <SDMMC_CmdBlockLength>
 8003dc6:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d010      	beq.n	8003df0 <HAL_SD_WriteBlocks_DMA+0xd8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003dd6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dde:	431a      	orrs	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e053      	b.n	8003e98 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d90a      	bls.n	8003e0c <HAL_SD_WriteBlocks_DMA+0xf4>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	22a0      	movs	r2, #160	; 0xa0
 8003dfa:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6879      	ldr	r1, [r7, #4]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f002 fe7d 	bl	8006b02 <SDMMC_CmdWriteMultiBlock>
 8003e08:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003e0a:	e009      	b.n	8003e20 <HAL_SD_WriteBlocks_DMA+0x108>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2290      	movs	r2, #144	; 0x90
 8003e10:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f002 fe4e 	bl	8006aba <SDMMC_CmdWriteSingleBlock>
 8003e1e:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d010      	beq.n	8003e48 <HAL_SD_WriteBlocks_DMA+0x130>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003e2e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e36:	431a      	orrs	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e027      	b.n	8003e98 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003e48:	4b17      	ldr	r3, [pc, #92]	; (8003ea8 <HAL_SD_WriteBlocks_DMA+0x190>)
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8003e52:	68b9      	ldr	r1, [r7, #8]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	3380      	adds	r3, #128	; 0x80
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	025b      	lsls	r3, r3, #9
 8003e60:	089b      	lsrs	r3, r3, #2
 8003e62:	f7fd fd57 	bl	8001914 <HAL_DMA_Start_IT>
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003e66:	f04f 33ff 	mov.w	r3, #4294967295
 8003e6a:	617b      	str	r3, [r7, #20]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	025b      	lsls	r3, r3, #9
 8003e70:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003e72:	2390      	movs	r3, #144	; 0x90
 8003e74:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003e76:	2300      	movs	r3, #0
 8003e78:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	62bb      	str	r3, [r7, #40]	; 0x28
    SDIO_ConfigData(hsd->Instance, &config);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f107 0214 	add.w	r2, r7, #20
 8003e8a:	4611      	mov	r1, r2
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f002 fd7c 	bl	800698a <SDIO_ConfigData>
    
    return HAL_OK;
 8003e92:	2300      	movs	r3, #0
 8003e94:	e000      	b.n	8003e98 <HAL_SD_WriteBlocks_DMA+0x180>
  }
  else
  {
    return HAL_BUSY;
 8003e96:	2302      	movs	r3, #2
  }
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3730      	adds	r7, #48	; 0x30
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	08004759 	.word	0x08004759
 8003ea4:	080047f1 	.word	0x080047f1
 8003ea8:	4225858c 	.word	0x4225858c

08003eac <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b084      	sub	sp, #16
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	60fb      	str	r3, [r7, #12]
  
  /* Check for SDIO interrupt flags */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DATAEND) != RESET)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	f000 808b 	beq.w	8003fde <HAL_SD_IRQHandler+0x132>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND); 
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ed0:	639a      	str	r2, [r3, #56]	; 0x38
    
#ifdef SDIO_STA_STBITERR
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	6812      	ldr	r2, [r2, #0]
 8003eda:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003edc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8003ee0:	63da      	str	r2, [r3, #60]	; 0x3c
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
#endif
    
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee6:	f003 0308 	and.w	r3, r3, #8
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d03a      	beq.n	8003f64 <HAL_SD_IRQHandler+0xb8>
    {
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d105      	bne.n	8003f06 <HAL_SD_IRQHandler+0x5a>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efe:	f003 0320 	and.w	r3, r3, #32
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d011      	beq.n	8003f2a <HAL_SD_IRQHandler+0x7e>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f002 fe1e 	bl	8006b4c <SDMMC_CmdStopTransfer>
 8003f10:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d008      	beq.n	8003f2a <HAL_SD_IRQHandler+0x7e>
        {
          hsd->ErrorCode |= errorstate;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 f915 	bl	8004154 <HAL_SD_ErrorCallback>
#endif
        }
      }
      
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003f32:	639a      	str	r2, [r3, #56]	; 0x38
      
      hsd->State = HAL_SD_STATE_READY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d105      	bne.n	8003f54 <HAL_SD_IRQHandler+0xa8>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <HAL_SD_IRQHandler+0xb0>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f006 fca9 	bl	800a8ac <HAL_SD_RxCpltCallback>
      hsd->State = HAL_SD_STATE_READY;
      HAL_SD_ErrorCallback(hsd);
    }
  }
#endif
}
 8003f5a:	e0f3      	b.n	8004144 <HAL_SD_IRQHandler+0x298>
        HAL_SD_TxCpltCallback(hsd);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f006 fc9b 	bl	800a898 <HAL_SD_TxCpltCallback>
}
 8003f62:	e0ef      	b.n	8004144 <HAL_SD_IRQHandler+0x298>
    else if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f000 80e9 	beq.w	8004144 <HAL_SD_IRQHandler+0x298>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f76:	f003 0320 	and.w	r3, r3, #32
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d011      	beq.n	8003fa2 <HAL_SD_IRQHandler+0xf6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4618      	mov	r0, r3
 8003f84:	f002 fde2 	bl	8006b4c <SDMMC_CmdStopTransfer>
 8003f88:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d008      	beq.n	8003fa2 <HAL_SD_IRQHandler+0xf6>
          hsd->ErrorCode |= errorstate;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	431a      	orrs	r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f000 f8d9 	bl	8004154 <HAL_SD_ErrorCallback>
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) == RESET) && ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == RESET))
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f040 80ca 	bne.w	8004144 <HAL_SD_IRQHandler+0x298>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb4:	f003 0302 	and.w	r3, r3, #2
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f040 80c3 	bne.w	8004144 <HAL_SD_IRQHandler+0x298>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	6812      	ldr	r2, [r2, #0]
 8003fc6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003fc8:	f022 0208 	bic.w	r2, r2, #8
 8003fcc:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f006 fc5e 	bl	800a898 <HAL_SD_TxCpltCallback>
}
 8003fdc:	e0b2      	b.n	8004144 <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXFIFOHE) != RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d008      	beq.n	8003ffe <HAL_SD_IRQHandler+0x152>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_TXFIFOHE);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003ff4:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Write_IT(hsd);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 ffe0 	bl	8004fbc <SD_Write_IT>
}
 8003ffc:	e0a2      	b.n	8004144 <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXFIFOHF) != RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004004:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d008      	beq.n	800401e <HAL_SD_IRQHandler+0x172>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXFIFOHF);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004014:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Read_IT(hsd);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 ffa8 	bl	8004f6c <SD_Read_IT>
}
 800401c:	e092      	b.n	8004144 <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_TXUNDERR) != RESET)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004024:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8004028:	2b00      	cmp	r3, #0
 800402a:	f000 808b 	beq.w	8004144 <HAL_SD_IRQHandler+0x298>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL) != RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d005      	beq.n	8004048 <HAL_SD_IRQHandler+0x19c>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL; 
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004040:	f043 0202 	orr.w	r2, r3, #2
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DTIMEOUT) != RESET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800404e:	f003 0308 	and.w	r3, r3, #8
 8004052:	2b00      	cmp	r3, #0
 8004054:	d005      	beq.n	8004062 <HAL_SD_IRQHandler+0x1b6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT; 
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800405a:	f043 0208 	orr.w	r2, r3, #8
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXOVERR) != RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004068:	f003 0320 	and.w	r3, r3, #32
 800406c:	2b00      	cmp	r3, #0
 800406e:	d005      	beq.n	800407c <HAL_SD_IRQHandler+0x1d0>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN; 
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004074:	f043 0220 	orr.w	r2, r3, #32
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXUNDERR) != RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004082:	f003 0310 	and.w	r3, r3, #16
 8004086:	2b00      	cmp	r3, #0
 8004088:	d005      	beq.n	8004096 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN; 
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408e:	f043 0210 	orr.w	r2, r3, #16
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800409e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	6812      	ldr	r2, [r2, #0]
 80040a8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040aa:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80040ae:	63da      	str	r2, [r3, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d036      	beq.n	800412a <HAL_SD_IRQHandler+0x27e>
      if(hsd->hdmatx != NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d011      	beq.n	80040e8 <HAL_SD_IRQHandler+0x23c>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c8:	4a20      	ldr	r2, [pc, #128]	; (800414c <HAL_SD_IRQHandler+0x2a0>)
 80040ca:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7fd fc7f 	bl	80019d4 <HAL_DMA_Abort_IT>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d033      	beq.n	8004144 <HAL_SD_IRQHandler+0x298>
          SD_DMATxAbort(hsd->hdmatx);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	4618      	mov	r0, r3
 80040e2:	f000 fbca 	bl	800487a <SD_DMATxAbort>
}
 80040e6:	e02d      	b.n	8004144 <HAL_SD_IRQHandler+0x298>
      else if(hsd->hdmarx != NULL)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d011      	beq.n	8004114 <HAL_SD_IRQHandler+0x268>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f4:	4a16      	ldr	r2, [pc, #88]	; (8004150 <HAL_SD_IRQHandler+0x2a4>)
 80040f6:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040fc:	4618      	mov	r0, r3
 80040fe:	f7fd fc69 	bl	80019d4 <HAL_DMA_Abort_IT>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d01d      	beq.n	8004144 <HAL_SD_IRQHandler+0x298>
          SD_DMARxAbort(hsd->hdmarx);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800410c:	4618      	mov	r0, r3
 800410e:	f000 fbf2 	bl	80048f6 <SD_DMARxAbort>
}
 8004112:	e017      	b.n	8004144 <HAL_SD_IRQHandler+0x298>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_AbortCallback(hsd);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f006 fbae 	bl	800a884 <HAL_SD_AbortCallback>
}
 8004128:	e00c      	b.n	8004144 <HAL_SD_IRQHandler+0x298>
    else if((hsd->Context & SD_CONTEXT_IT) != RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800412e:	f003 0308 	and.w	r3, r3, #8
 8004132:	2b00      	cmp	r3, #0
 8004134:	d006      	beq.n	8004144 <HAL_SD_IRQHandler+0x298>
      hsd->State = HAL_SD_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      HAL_SD_ErrorCallback(hsd);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 f808 	bl	8004154 <HAL_SD_ErrorCallback>
}
 8004144:	bf00      	nop
 8004146:	3710      	adds	r7, #16
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	0800487b 	.word	0x0800487b
 8004150:	080048f7 	.word	0x080048f7

08004154 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */ 
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004168:	b490      	push	{r4, r7}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8004172:	2300      	movs	r3, #0
 8004174:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800417a:	0e1b      	lsrs	r3, r3, #24
 800417c:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	099b      	lsrs	r3, r3, #6
 8004182:	b2db      	uxtb	r3, r3
 8004184:	f003 0303 	and.w	r3, r3, #3
 8004188:	b2da      	uxtb	r2, r3
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	089b      	lsrs	r3, r3, #2
 8004192:	b2db      	uxtb	r3, r3
 8004194:	f003 030f 	and.w	r3, r3, #15
 8004198:	b2da      	uxtb	r2, r3
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	f003 0303 	and.w	r3, r3, #3
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041b0:	0c1b      	lsrs	r3, r3, #16
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	b2da      	uxtb	r2, r3
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041c2:	0a1b      	lsrs	r3, r3, #8
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	b2da      	uxtb	r2, r3
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80041e4:	0e1b      	lsrs	r3, r3, #24
 80041e6:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80041f8:	0c1b      	lsrs	r3, r3, #16
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	88db      	ldrh	r3, [r3, #6]
 8004202:	b29a      	uxth	r2, r3
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	091b      	lsrs	r3, r3, #4
 8004208:	b29b      	uxth	r3, r3
 800420a:	f003 030f 	and.w	r3, r3, #15
 800420e:	b29b      	uxth	r3, r3
 8004210:	4313      	orrs	r3, r2
 8004212:	b29a      	uxth	r2, r3
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	b2db      	uxtb	r3, r3
 800421c:	f003 030f 	and.w	r3, r3, #15
 8004220:	b2da      	uxtb	r2, r3
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800422a:	0a1b      	lsrs	r3, r3, #8
 800422c:	b2db      	uxtb	r3, r3
 800422e:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	09db      	lsrs	r3, r3, #7
 8004234:	b2db      	uxtb	r3, r3
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	b2da      	uxtb	r2, r3
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	099b      	lsrs	r3, r3, #6
 8004244:	b2db      	uxtb	r3, r3
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	b2da      	uxtb	r2, r3
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	095b      	lsrs	r3, r3, #5
 8004254:	b2db      	uxtb	r3, r3
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	b2da      	uxtb	r2, r3
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	091b      	lsrs	r3, r3, #4
 8004264:	b2db      	uxtb	r3, r3
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	b2da      	uxtb	r2, r3
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	2200      	movs	r2, #0
 8004274:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427a:	2b00      	cmp	r3, #0
 800427c:	f040 8086 	bne.w	800438c <HAL_SD_GetCardCSD+0x224>
  {
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	029b      	lsls	r3, r3, #10
 8004284:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004290:	b2db      	uxtb	r3, r3
 8004292:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2U;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	691a      	ldr	r2, [r3, #16]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	431a      	orrs	r2, r3
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042a6:	0e1b      	lsrs	r3, r3, #24
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	691a      	ldr	r2, [r3, #16]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	099b      	lsrs	r3, r3, #6
 80042b4:	f003 0303 	and.w	r3, r3, #3
 80042b8:	431a      	orrs	r2, r3
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	08db      	lsrs	r3, r3, #3
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	f003 0307 	and.w	r3, r3, #7
 80042c8:	b2da      	uxtb	r2, r3
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	f003 0307 	and.w	r3, r3, #7
 80042d6:	b2da      	uxtb	r2, r3
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042e0:	0c1b      	lsrs	r3, r3, #16
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	095b      	lsrs	r3, r3, #5
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	b2da      	uxtb	r2, r3
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	089b      	lsrs	r3, r3, #2
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	f003 0307 	and.w	r3, r3, #7
 8004300:	b2da      	uxtb	r2, r3
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	b2db      	uxtb	r3, r3
 800430a:	005b      	lsls	r3, r3, #1
 800430c:	b2db      	uxtb	r3, r3
 800430e:	f003 0306 	and.w	r3, r3, #6
 8004312:	b2da      	uxtb	r2, r3
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800431c:	0a1b      	lsrs	r3, r3, #8
 800431e:	b2db      	uxtb	r3, r3
 8004320:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	7e1b      	ldrb	r3, [r3, #24]
 8004326:	b2da      	uxtb	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	09db      	lsrs	r3, r3, #7
 800432c:	b2db      	uxtb	r3, r3
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	b2db      	uxtb	r3, r3
 8004334:	4313      	orrs	r3, r2
 8004336:	b2da      	uxtb	r2, r3
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	1c5a      	adds	r2, r3, #1
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	7e1b      	ldrb	r3, [r3, #24]
 800434a:	b2db      	uxtb	r3, r3
 800434c:	3302      	adds	r3, #2
 800434e:	2201      	movs	r2, #1
 8004350:	409a      	lsls	r2, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004356:	fb02 f203 	mul.w	r2, r2, r3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	7a1b      	ldrb	r3, [r3, #8]
 8004362:	b2db      	uxtb	r3, r3
 8004364:	461a      	mov	r2, r3
 8004366:	2301      	movs	r3, #1
 8004368:	fa03 f202 	lsl.w	r2, r3, r2
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004378:	0a52      	lsrs	r2, r2, #9
 800437a:	fb02 f203 	mul.w	r2, r2, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004388:	661a      	str	r2, [r3, #96]	; 0x60
 800438a:	e051      	b.n	8004430 <HAL_SD_GetCardCSD+0x2c8>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004390:	2b01      	cmp	r3, #1
 8004392:	d13c      	bne.n	800440e <HAL_SD_GetCardCSD+0x2a6>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004398:	b2db      	uxtb	r3, r3
 800439a:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	041b      	lsls	r3, r3, #16
 80043a0:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043ac:	0e1b      	lsrs	r3, r3, #24
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8U);
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	691a      	ldr	r2, [r3, #16]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	021b      	lsls	r3, r3, #8
 80043ba:	431a      	orrs	r2, r3
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043c4:	0c1b      	lsrs	r3, r3, #16
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	691a      	ldr	r2, [r3, #16]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	431a      	orrs	r2, r3
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043da:	0a1b      	lsrs	r3, r3, #8
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	691b      	ldr	r3, [r3, #16]
 80043e4:	f04f 0400 	mov.w	r4, #0
 80043e8:	3301      	adds	r3, #1
 80043ea:	f144 0400 	adc.w	r4, r4, #0
 80043ee:	029a      	lsls	r2, r3, #10
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	655a      	str	r2, [r3, #84]	; 0x54
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004402:	659a      	str	r2, [r3, #88]	; 0x58
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	661a      	str	r2, [r3, #96]	; 0x60
 800440c:	e010      	b.n	8004430 <HAL_SD_GetCardCSD+0x2c8>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004416:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800441c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e0c1      	b.n	80045b4 <HAL_SD_GetCardCSD+0x44c>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	099b      	lsrs	r3, r3, #6
 8004434:	b2db      	uxtb	r3, r3
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	b2da      	uxtb	r2, r3
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	b2db      	uxtb	r3, r3
 8004444:	005b      	lsls	r3, r3, #1
 8004446:	b2db      	uxtb	r3, r3
 8004448:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800444c:	b2da      	uxtb	r2, r3
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004456:	b2db      	uxtb	r3, r3
 8004458:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	7e9b      	ldrb	r3, [r3, #26]
 800445e:	b2da      	uxtb	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	09db      	lsrs	r3, r3, #7
 8004464:	b2db      	uxtb	r3, r3
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	b2db      	uxtb	r3, r3
 800446c:	4313      	orrs	r3, r2
 800446e:	b2da      	uxtb	r2, r3
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	b2db      	uxtb	r3, r3
 8004478:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800447c:	b2da      	uxtb	r2, r3
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004486:	0e1b      	lsrs	r3, r3, #24
 8004488:	b2db      	uxtb	r3, r3
 800448a:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	09db      	lsrs	r3, r3, #7
 8004490:	b2db      	uxtb	r3, r3
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	b2da      	uxtb	r2, r3
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	095b      	lsrs	r3, r3, #5
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	b2da      	uxtb	r2, r3
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	089b      	lsrs	r3, r3, #2
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	f003 0307 	and.w	r3, r3, #7
 80044b6:	b2da      	uxtb	r2, r3
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	f003 030c 	and.w	r3, r3, #12
 80044c8:	b2da      	uxtb	r2, r3
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044d2:	0c1b      	lsrs	r3, r3, #16
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	7fdb      	ldrb	r3, [r3, #31]
 80044dc:	b2da      	uxtb	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	099b      	lsrs	r3, r3, #6
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	f003 0303 	and.w	r3, r3, #3
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	4313      	orrs	r3, r2
 80044ec:	b2da      	uxtb	r2, r3
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	095b      	lsrs	r3, r3, #5
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	f003 0301 	and.w	r3, r3, #1
 80044fc:	b2da      	uxtb	r2, r3
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0U;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	b2db      	uxtb	r3, r3
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	b2da      	uxtb	r2, r3
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004520:	0a1b      	lsrs	r3, r3, #8
 8004522:	b2db      	uxtb	r3, r3
 8004524:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	09db      	lsrs	r3, r3, #7
 800452a:	b2db      	uxtb	r3, r3
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	b2da      	uxtb	r2, r3
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	099b      	lsrs	r3, r3, #6
 800453c:	b2db      	uxtb	r3, r3
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	b2da      	uxtb	r2, r3
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	095b      	lsrs	r3, r3, #5
 800454e:	b2db      	uxtb	r3, r3
 8004550:	f003 0301 	and.w	r3, r3, #1
 8004554:	b2da      	uxtb	r2, r3
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	091b      	lsrs	r3, r3, #4
 8004560:	b2db      	uxtb	r3, r3
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	b2da      	uxtb	r2, r3
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	089b      	lsrs	r3, r3, #2
 8004572:	b2db      	uxtb	r3, r3
 8004574:	f003 0303 	and.w	r3, r3, #3
 8004578:	b2da      	uxtb	r2, r3
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	b2db      	uxtb	r3, r3
 8004584:	f003 0303 	and.w	r3, r3, #3
 8004588:	b2da      	uxtb	r2, r3
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004594:	b2db      	uxtb	r3, r3
 8004596:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	085b      	lsrs	r3, r3, #1
 800459c:	b2db      	uxtb	r3, r3
 800459e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045a2:	b2da      	uxtb	r2, r3
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	2201      	movs	r2, #1
 80045ae:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bc90      	pop	{r4, r7}
 80045bc:	4770      	bx	lr

080045be <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80045be:	b480      	push	{r7}
 80045c0:	b083      	sub	sp, #12
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
 80045c6:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	370c      	adds	r7, #12
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr

08004616 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004616:	b5b0      	push	{r4, r5, r7, lr}
 8004618:	b08e      	sub	sp, #56	; 0x38
 800461a:	af04      	add	r7, sp, #16
 800461c:	6078      	str	r0, [r7, #4]
 800461e:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004620:	2300      	movs	r3, #0
 8004622:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2203      	movs	r2, #3
 8004628:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004630:	2b03      	cmp	r3, #3
 8004632:	d02e      	beq.n	8004692 <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800463a:	d106      	bne.n	800464a <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004640:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	639a      	str	r2, [r3, #56]	; 0x38
 8004648:	e029      	b.n	800469e <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004650:	d10a      	bne.n	8004668 <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 fb28 	bl	8004ca8 <SD_WideBus_Enable>
 8004658:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800465e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004660:	431a      	orrs	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	639a      	str	r2, [r3, #56]	; 0x38
 8004666:	e01a      	b.n	800469e <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10a      	bne.n	8004684 <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 fb67 	bl	8004d42 <SD_WideBus_Disable>
 8004674:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800467a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467c:	431a      	orrs	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	639a      	str	r2, [r3, #56]	; 0x38
 8004682:	e00c      	b.n	800469e <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004688:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	639a      	str	r2, [r3, #56]	; 0x38
 8004690:	e005      	b.n	800469e <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004696:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00a      	beq.n	80046bc <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80046ae:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e024      	b.n	8004706 <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	623b      	str	r3, [r7, #32]
    SDIO_Init(hsd->Instance, Init);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681d      	ldr	r5, [r3, #0]
 80046e2:	466c      	mov	r4, sp
 80046e4:	f107 0318 	add.w	r3, r7, #24
 80046e8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80046ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80046f0:	f107 030c 	add.w	r3, r7, #12
 80046f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046f6:	4628      	mov	r0, r5
 80046f8:	f002 f896 	bl	8006828 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	3728      	adds	r7, #40	; 0x28
 800470a:	46bd      	mov	sp, r7
 800470c:	bdb0      	pop	{r4, r5, r7, pc}

0800470e <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b086      	sub	sp, #24
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 8004716:	2304      	movs	r3, #4
 8004718:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800471a:	2300      	movs	r3, #0
 800471c:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 800471e:	2300      	movs	r3, #0
 8004720:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 8004722:	f107 030c 	add.w	r3, r7, #12
 8004726:	4619      	mov	r1, r3
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f000 fa93 	bl	8004c54 <SD_SendStatus>
 800472e:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d005      	beq.n	8004742 <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	431a      	orrs	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9U) & 0x0FU);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	0a5b      	lsrs	r3, r3, #9
 8004746:	b2db      	uxtb	r3, r3
 8004748:	f003 030f 	and.w	r3, r3, #15
 800474c:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 800474e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004750:	4618      	mov	r0, r3
 8004752:	3718      	adds	r7, #24
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)     
{
 8004758:	b480      	push	{r7}
 800475a:	b085      	sub	sp, #20
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004764:	60fb      	str	r3, [r7, #12]
  
  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	6812      	ldr	r2, [r2, #0]
 800476e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004770:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004774:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004776:	bf00      	nop
 8004778:	3714      	adds	r7, #20
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr

08004782 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)  
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b084      	sub	sp, #16
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800478e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004790:	2300      	movs	r3, #0
 8004792:	60bb      	str	r3, [r7, #8]
  
  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004798:	2b82      	cmp	r3, #130	; 0x82
 800479a:	d111      	bne.n	80047c0 <SD_DMAReceiveCplt+0x3e>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4618      	mov	r0, r3
 80047a2:	f002 f9d3 	bl	8006b4c <SDMMC_CmdStopTransfer>
 80047a6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d008      	beq.n	80047c0 <SD_DMAReceiveCplt+0x3e>
    {
      hsd->ErrorCode |= errorstate;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	431a      	orrs	r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80047ba:	68f8      	ldr	r0, [r7, #12]
 80047bc:	f7ff fcca 	bl	8004154 <HAL_SD_ErrorCallback>
    }
  }
  
  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	6812      	ldr	r2, [r2, #0]
 80047c8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80047ca:	f022 0208 	bic.w	r2, r2, #8
 80047ce:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80047d8:	639a      	str	r2, [r3, #56]	; 0x38
  
  hsd->State = HAL_SD_STATE_READY;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f006 f862 	bl	800a8ac <HAL_SD_RxCpltCallback>
#endif
}
 80047e8:	bf00      	nop
 80047ea:	3710      	adds	r7, #16
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <SD_DMAError>:
  * @brief  DMA SD communication error callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)   
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fc:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if((hsd->hdmarx->ErrorCode == HAL_DMA_ERROR_TE) || (hsd->hdmatx->ErrorCode == HAL_DMA_ERROR_TE))
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004804:	2b01      	cmp	r3, #1
 8004806:	d004      	beq.n	8004812 <SD_DMAError+0x22>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800480e:	2b01      	cmp	r3, #1
 8004810:	d12c      	bne.n	800486c <SD_DMAError+0x7c>
  {
    /* Clear All flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800481a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable All interrupts */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	6812      	ldr	r2, [r2, #0]
 8004824:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004826:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800482a:	63da      	str	r2, [r3, #60]	; 0x3c
      SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
    
    hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004830:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	639a      	str	r2, [r3, #56]	; 0x38
    CardState = HAL_SD_GetCardState(hsd);
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f7ff ff68 	bl	800470e <HAL_SD_GetCardState>
 800483e:	4603      	mov	r3, r0
 8004840:	72fb      	strb	r3, [r7, #11]
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004842:	7afb      	ldrb	r3, [r7, #11]
 8004844:	2b06      	cmp	r3, #6
 8004846:	d002      	beq.n	800484e <SD_DMAError+0x5e>
 8004848:	7afb      	ldrb	r3, [r7, #11]
 800484a:	2b05      	cmp	r3, #5
 800484c:	d10a      	bne.n	8004864 <SD_DMAError+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4618      	mov	r0, r3
 8004854:	f002 f97a 	bl	8006b4c <SDMMC_CmdStopTransfer>
 8004858:	4602      	mov	r2, r0
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485e:	431a      	orrs	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    hsd->State= HAL_SD_STATE_READY;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
  HAL_SD_ErrorCallback(hsd);
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	f7ff fc71 	bl	8004154 <HAL_SD_ErrorCallback>
#endif
}
 8004872:	bf00      	nop
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)   
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b084      	sub	sp, #16
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004886:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmatx != NULL)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488c:	2b00      	cmp	r3, #0
 800488e:	d002      	beq.n	8004896 <SD_DMATxAbort+0x1c>
  {
    hsd->hdmatx = NULL;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	641a      	str	r2, [r3, #64]	; 0x40
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmarx == NULL)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800489a:	2b00      	cmp	r3, #0
 800489c:	d127      	bne.n	80048ee <SD_DMATxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f7ff ff35 	bl	800470e <HAL_SD_GetCardState>
 80048a4:	4603      	mov	r3, r0
 80048a6:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80048b6:	7afb      	ldrb	r3, [r7, #11]
 80048b8:	2b06      	cmp	r3, #6
 80048ba:	d002      	beq.n	80048c2 <SD_DMATxAbort+0x48>
 80048bc:	7afb      	ldrb	r3, [r7, #11]
 80048be:	2b05      	cmp	r3, #5
 80048c0:	d115      	bne.n	80048ee <SD_DMATxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4618      	mov	r0, r3
 80048c8:	f002 f940 	bl	8006b4c <SDMMC_CmdStopTransfer>
 80048cc:	4602      	mov	r2, r0
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d2:	431a      	orrs	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d003      	beq.n	80048e8 <SD_DMATxAbort+0x6e>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->AbortCpltCallback(hsd);
#else
        HAL_SD_AbortCallback(hsd);
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f005 ffcf 	bl	800a884 <HAL_SD_AbortCallback>
        HAL_SD_ErrorCallback(hsd);
#endif
      }
    }
  }
}
 80048e6:	e002      	b.n	80048ee <SD_DMATxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f7ff fc33 	bl	8004154 <HAL_SD_ErrorCallback>
}
 80048ee:	bf00      	nop
 80048f0:	3710      	adds	r7, #16
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)   
{
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b084      	sub	sp, #16
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004902:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmarx != NULL)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004908:	2b00      	cmp	r3, #0
 800490a:	d002      	beq.n	8004912 <SD_DMARxAbort+0x1c>
  {
    hsd->hdmarx = NULL;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmatx == NULL)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004916:	2b00      	cmp	r3, #0
 8004918:	d127      	bne.n	800496a <SD_DMARxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 800491a:	68f8      	ldr	r0, [r7, #12]
 800491c:	f7ff fef7 	bl	800470e <HAL_SD_GetCardState>
 8004920:	4603      	mov	r3, r0
 8004922:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004932:	7afb      	ldrb	r3, [r7, #11]
 8004934:	2b06      	cmp	r3, #6
 8004936:	d002      	beq.n	800493e <SD_DMARxAbort+0x48>
 8004938:	7afb      	ldrb	r3, [r7, #11]
 800493a:	2b05      	cmp	r3, #5
 800493c:	d115      	bne.n	800496a <SD_DMARxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4618      	mov	r0, r3
 8004944:	f002 f902 	bl	8006b4c <SDMMC_CmdStopTransfer>
 8004948:	4602      	mov	r2, r0
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494e:	431a      	orrs	r2, r3
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004958:	2b00      	cmp	r3, #0
 800495a:	d003      	beq.n	8004964 <SD_DMARxAbort+0x6e>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->AbortCpltCallback(hsd);
#else
        HAL_SD_AbortCallback(hsd);
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f005 ff91 	bl	800a884 <HAL_SD_AbortCallback>
        HAL_SD_ErrorCallback(hsd);
#endif
      }
    }
  }
}
 8004962:	e002      	b.n	800496a <SD_DMARxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8004964:	68f8      	ldr	r0, [r7, #12]
 8004966:	f7ff fbf5 	bl	8004154 <HAL_SD_ErrorCallback>
}
 800496a:	bf00      	nop
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}

08004972 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004972:	b5b0      	push	{r4, r5, r7, lr}
 8004974:	b094      	sub	sp, #80	; 0x50
 8004976:	af04      	add	r7, sp, #16
 8004978:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800497a:	2300      	movs	r3, #0
 800497c:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1U;
 800497e:	2301      	movs	r3, #1
 8004980:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4618      	mov	r0, r3
 8004988:	f001 ffa5 	bl	80068d6 <SDIO_GetPowerState>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d102      	bne.n	8004998 <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004992:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004996:	e0b1      	b.n	8004afc <SD_InitCard+0x18a>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800499c:	2b03      	cmp	r3, #3
 800499e:	d02f      	beq.n	8004a00 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4618      	mov	r0, r3
 80049a6:	f002 f9eb 	bl	8006d80 <SDMMC_CmdSendCID>
 80049aa:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80049ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d001      	beq.n	80049b6 <SD_InitCard+0x44>
    {
      return errorstate;
 80049b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049b4:	e0a2      	b.n	8004afc <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2100      	movs	r1, #0
 80049bc:	4618      	mov	r0, r3
 80049be:	f001 ffcf 	bl	8006960 <SDIO_GetResponse>
 80049c2:	4602      	mov	r2, r0
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2104      	movs	r1, #4
 80049ce:	4618      	mov	r0, r3
 80049d0:	f001 ffc6 	bl	8006960 <SDIO_GetResponse>
 80049d4:	4602      	mov	r2, r0
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2108      	movs	r1, #8
 80049e0:	4618      	mov	r0, r3
 80049e2:	f001 ffbd 	bl	8006960 <SDIO_GetResponse>
 80049e6:	4602      	mov	r2, r0
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	210c      	movs	r1, #12
 80049f2:	4618      	mov	r0, r3
 80049f4:	f001 ffb4 	bl	8006960 <SDIO_GetResponse>
 80049f8:	4602      	mov	r2, r0
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a04:	2b03      	cmp	r3, #3
 8004a06:	d00d      	beq.n	8004a24 <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f107 020e 	add.w	r2, r7, #14
 8004a10:	4611      	mov	r1, r2
 8004a12:	4618      	mov	r0, r3
 8004a14:	f002 f9f5 	bl	8006e02 <SDMMC_CmdSetRelAdd>
 8004a18:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d001      	beq.n	8004a24 <SD_InitCard+0xb2>
    {
      return errorstate;
 8004a20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a22:	e06b      	b.n	8004afc <SD_InitCard+0x18a>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a28:	2b03      	cmp	r3, #3
 8004a2a:	d036      	beq.n	8004a9a <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004a2c:	89fb      	ldrh	r3, [r7, #14]
 8004a2e:	461a      	mov	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a3c:	041b      	lsls	r3, r3, #16
 8004a3e:	4619      	mov	r1, r3
 8004a40:	4610      	mov	r0, r2
 8004a42:	f002 f9bd 	bl	8006dc0 <SDMMC_CmdSendCSD>
 8004a46:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <SD_InitCard+0xe0>
    {
      return errorstate;
 8004a4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a50:	e054      	b.n	8004afc <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2100      	movs	r1, #0
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f001 ff81 	bl	8006960 <SDIO_GetResponse>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2104      	movs	r1, #4
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f001 ff78 	bl	8006960 <SDIO_GetResponse>
 8004a70:	4602      	mov	r2, r0
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2108      	movs	r1, #8
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f001 ff6f 	bl	8006960 <SDIO_GetResponse>
 8004a82:	4602      	mov	r2, r0
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	210c      	movs	r1, #12
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f001 ff66 	bl	8006960 <SDIO_GetResponse>
 8004a94:	4602      	mov	r2, r0
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2104      	movs	r1, #4
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f001 ff5d 	bl	8006960 <SDIO_GetResponse>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	0d1a      	lsrs	r2, r3, #20
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 8004aae:	f107 0310 	add.w	r3, r7, #16
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f7ff fb57 	bl	8004168 <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6819      	ldr	r1, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ac2:	041b      	lsls	r3, r3, #16
 8004ac4:	f04f 0400 	mov.w	r4, #0
 8004ac8:	461a      	mov	r2, r3
 8004aca:	4623      	mov	r3, r4
 8004acc:	4608      	mov	r0, r1
 8004ace:	f002 f861 	bl	8006b94 <SDMMC_CmdSelDesel>
 8004ad2:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ad4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <SD_InitCard+0x16c>
  {
    return errorstate;
 8004ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004adc:	e00e      	b.n	8004afc <SD_InitCard+0x18a>
  }

  /* Configure SDIO peripheral interface */     
  SDIO_Init(hsd->Instance, hsd->Init);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681d      	ldr	r5, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	466c      	mov	r4, sp
 8004ae6:	f103 0210 	add.w	r2, r3, #16
 8004aea:	ca07      	ldmia	r2, {r0, r1, r2}
 8004aec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004af0:	3304      	adds	r3, #4
 8004af2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004af4:	4628      	mov	r0, r5
 8004af6:	f001 fe97 	bl	8006828 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3740      	adds	r7, #64	; 0x40
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bdb0      	pop	{r4, r5, r7, pc}

08004b04 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004b10:	2300      	movs	r3, #0
 8004b12:	617b      	str	r3, [r7, #20]
 8004b14:	2300      	movs	r3, #0
 8004b16:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4618      	mov	r0, r3
 8004b22:	f002 f85c 	bl	8006bde <SDMMC_CmdGoIdleState>
 8004b26:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <SD_PowerON+0x2e>
  {
    return errorstate;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	e08c      	b.n	8004c4c <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f002 f871 	bl	8006c1e <SDMMC_CmdOperCond>
 8004b3c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d03d      	beq.n	8004bc0 <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 8004b4a:	e032      	b.n	8004bb2 <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	1c5a      	adds	r2, r3, #1
 8004b50:	60ba      	str	r2, [r7, #8]
 8004b52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d102      	bne.n	8004b60 <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004b5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b5e:	e075      	b.n	8004c4c <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2100      	movs	r1, #0
 8004b66:	4618      	mov	r0, r3
 8004b68:	f002 f87a 	bl	8006c60 <SDMMC_CmdAppCommand>
 8004b6c:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d002      	beq.n	8004b7a <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004b74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004b78:	e068      	b.n	8004c4c <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2100      	movs	r1, #0
 8004b80:	4618      	mov	r0, r3
 8004b82:	f002 f891 	bl	8006ca8 <SDMMC_CmdAppOperCommand>
 8004b86:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d002      	beq.n	8004b94 <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004b8e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004b92:	e05b      	b.n	8004c4c <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2100      	movs	r1, #0
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f001 fee0 	bl	8006960 <SDIO_GetResponse>
 8004ba0:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	0fdb      	lsrs	r3, r3, #31
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d101      	bne.n	8004bae <SD_PowerON+0xaa>
 8004baa:	2301      	movs	r3, #1
 8004bac:	e000      	b.n	8004bb0 <SD_PowerON+0xac>
 8004bae:	2300      	movs	r3, #0
 8004bb0:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d0c9      	beq.n	8004b4c <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	645a      	str	r2, [r3, #68]	; 0x44
 8004bbe:	e044      	b.n	8004c4a <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 8004bc6:	e031      	b.n	8004c2c <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	1c5a      	adds	r2, r3, #1
 8004bcc:	60ba      	str	r2, [r7, #8]
 8004bce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d102      	bne.n	8004bdc <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004bd6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004bda:	e037      	b.n	8004c4c <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	2100      	movs	r1, #0
 8004be2:	4618      	mov	r0, r3
 8004be4:	f002 f83c 	bl	8006c60 <SDMMC_CmdAppCommand>
 8004be8:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d001      	beq.n	8004bf4 <SD_PowerON+0xf0>
      {
        return errorstate;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	e02b      	b.n	8004c4c <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f002 f853 	bl	8006ca8 <SDMMC_CmdAppOperCommand>
 8004c02:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <SD_PowerON+0x10a>
      {
        return errorstate;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	e01e      	b.n	8004c4c <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2100      	movs	r1, #0
 8004c14:	4618      	mov	r0, r3
 8004c16:	f001 fea3 	bl	8006960 <SDIO_GetResponse>
 8004c1a:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	0fdb      	lsrs	r3, r3, #31
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d101      	bne.n	8004c28 <SD_PowerON+0x124>
 8004c24:	2301      	movs	r3, #1
 8004c26:	e000      	b.n	8004c2a <SD_PowerON+0x126>
 8004c28:	2300      	movs	r3, #0
 8004c2a:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d0ca      	beq.n	8004bc8 <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d003      	beq.n	8004c44 <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	645a      	str	r2, [r3, #68]	; 0x44
 8004c42:	e002      	b.n	8004c4a <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3718      	adds	r7, #24
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d102      	bne.n	8004c6e <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 8004c68:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004c6c:	e018      	b.n	8004ca0 <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c76:	041b      	lsls	r3, r3, #16
 8004c78:	4619      	mov	r1, r3
 8004c7a:	4610      	mov	r0, r2
 8004c7c:	f002 f8e4 	bl	8006e48 <SDMMC_CmdSendStatus>
 8004c80:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d001      	beq.n	8004c8c <SD_SendStatus+0x38>
  {
    return errorstate;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	e009      	b.n	8004ca0 <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2100      	movs	r1, #0
 8004c92:	4618      	mov	r0, r3
 8004c94:	f001 fe64 	bl	8006960 <SDIO_GetResponse>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	60fb      	str	r3, [r7, #12]
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f001 fe4c 	bl	8006960 <SDIO_GetResponse>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004cd2:	d102      	bne.n	8004cda <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004cd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004cd8:	e02f      	b.n	8004d3a <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004cda:	f107 030c 	add.w	r3, r7, #12
 8004cde:	4619      	mov	r1, r3
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 f87b 	bl	8004ddc <SD_FindSCR>
 8004ce6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d001      	beq.n	8004cf2 <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	e023      	b.n	8004d3a <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d01c      	beq.n	8004d36 <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d04:	041b      	lsls	r3, r3, #16
 8004d06:	4619      	mov	r1, r3
 8004d08:	4610      	mov	r0, r2
 8004d0a:	f001 ffa9 	bl	8006c60 <SDMMC_CmdAppCommand>
 8004d0e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d001      	beq.n	8004d1a <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	e00f      	b.n	8004d3a <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2102      	movs	r1, #2
 8004d20:	4618      	mov	r0, r3
 8004d22:	f001 ffe6 	bl	8006cf2 <SDMMC_CmdBusWidth>
 8004d26:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	e003      	b.n	8004d3a <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 8004d32:	2300      	movs	r3, #0
 8004d34:	e001      	b.n	8004d3a <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004d36:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3718      	adds	r7, #24
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b086      	sub	sp, #24
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	60fb      	str	r3, [r7, #12]
 8004d4e:	2300      	movs	r3, #0
 8004d50:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004d52:	2300      	movs	r3, #0
 8004d54:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f001 fdff 	bl	8006960 <SDIO_GetResponse>
 8004d62:	4603      	mov	r3, r0
 8004d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d68:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d6c:	d102      	bne.n	8004d74 <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004d6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004d72:	e02f      	b.n	8004dd4 <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004d74:	f107 030c 	add.w	r3, r7, #12
 8004d78:	4619      	mov	r1, r3
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 f82e 	bl	8004ddc <SD_FindSCR>
 8004d80:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	e023      	b.n	8004dd4 <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d01c      	beq.n	8004dd0 <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d9e:	041b      	lsls	r3, r3, #16
 8004da0:	4619      	mov	r1, r3
 8004da2:	4610      	mov	r0, r2
 8004da4:	f001 ff5c 	bl	8006c60 <SDMMC_CmdAppCommand>
 8004da8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d001      	beq.n	8004db4 <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	e00f      	b.n	8004dd4 <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2100      	movs	r1, #0
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f001 ff99 	bl	8006cf2 <SDMMC_CmdBusWidth>
 8004dc0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d001      	beq.n	8004dcc <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	e003      	b.n	8004dd4 <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	e001      	b.n	8004dd4 <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004dd0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3718      	adds	r7, #24
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004ddc:	b590      	push	{r4, r7, lr}
 8004dde:	b08f      	sub	sp, #60	; 0x3c
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004de6:	2300      	movs	r3, #0
 8004de8:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8004dea:	f7fc f903 	bl	8000ff4 <HAL_GetTick>
 8004dee:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0U;
 8004df0:	2300      	movs	r3, #0
 8004df2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004df4:	2300      	movs	r3, #0
 8004df6:	60fb      	str	r3, [r7, #12]
 8004df8:	2300      	movs	r3, #0
 8004dfa:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2108      	movs	r1, #8
 8004e02:	4618      	mov	r0, r3
 8004e04:	f001 fded 	bl	80069e2 <SDMMC_CmdBlockLength>
 8004e08:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8004e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d001      	beq.n	8004e14 <SD_FindSCR+0x38>
  {
    return errorstate;
 8004e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e12:	e0a7      	b.n	8004f64 <SD_FindSCR+0x188>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e1c:	041b      	lsls	r3, r3, #16
 8004e1e:	4619      	mov	r1, r3
 8004e20:	4610      	mov	r0, r2
 8004e22:	f001 ff1d 	bl	8006c60 <SDMMC_CmdAppCommand>
 8004e26:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8004e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d001      	beq.n	8004e32 <SD_FindSCR+0x56>
  {
    return errorstate;
 8004e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e30:	e098      	b.n	8004f64 <SD_FindSCR+0x188>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004e32:	f04f 33ff 	mov.w	r3, #4294967295
 8004e36:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8U;
 8004e38:	2308      	movs	r3, #8
 8004e3a:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004e3c:	2330      	movs	r3, #48	; 0x30
 8004e3e:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004e40:	2302      	movs	r3, #2
 8004e42:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004e44:	2300      	movs	r3, #0
 8004e46:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDIO_DPSM_ENABLE;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	62bb      	str	r3, [r7, #40]	; 0x28
  SDIO_ConfigData(hsd->Instance, &config);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f107 0214 	add.w	r2, r7, #20
 8004e54:	4611      	mov	r1, r2
 8004e56:	4618      	mov	r0, r3
 8004e58:	f001 fd97 	bl	800698a <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4618      	mov	r0, r3
 8004e62:	f001 ff6a 	bl	8006d3a <SDMMC_CmdSendSCR>
 8004e66:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8004e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d022      	beq.n	8004eb4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8004e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e70:	e078      	b.n	8004f64 <SD_FindSCR+0x188>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d00e      	beq.n	8004e9e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8004e80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	f107 020c 	add.w	r2, r7, #12
 8004e88:	18d4      	adds	r4, r2, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f001 fcf5 	bl	800687e <SDIO_ReadFIFO>
 8004e94:	4603      	mov	r3, r0
 8004e96:	6023      	str	r3, [r4, #0]
      index++;
 8004e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8004e9e:	f7fc f8a9 	bl	8000ff4 <HAL_GetTick>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eac:	d102      	bne.n	8004eb4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8004eae:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004eb2:	e057      	b.n	8004f64 <SD_FindSCR+0x188>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004eba:	f240 432a 	movw	r3, #1066	; 0x42a
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d0d6      	beq.n	8004e72 <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eca:	f003 0308 	and.w	r3, r3, #8
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d005      	beq.n	8004ede <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2208      	movs	r2, #8
 8004ed8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004eda:	2308      	movs	r3, #8
 8004edc:	e042      	b.n	8004f64 <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ee4:	f003 0302 	and.w	r3, r3, #2
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d005      	beq.n	8004ef8 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2202      	movs	r2, #2
 8004ef2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004ef4:	2302      	movs	r3, #2
 8004ef6:	e035      	b.n	8004f64 <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004efe:	f003 0320 	and.w	r3, r3, #32
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d005      	beq.n	8004f12 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2220      	movs	r2, #32
 8004f0c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 8004f0e:	2320      	movs	r3, #32
 8004f10:	e028      	b.n	8004f64 <SD_FindSCR+0x188>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004f1a:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	3304      	adds	r3, #4
 8004f20:	68fa      	ldr	r2, [r7, #12]
 8004f22:	0611      	lsls	r1, r2, #24
 8004f24:	68fa      	ldr	r2, [r7, #12]
 8004f26:	0212      	lsls	r2, r2, #8
 8004f28:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 8004f2c:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 8004f2e:	68fa      	ldr	r2, [r7, #12]
 8004f30:	0a12      	lsrs	r2, r2, #8
 8004f32:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8004f36:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	0e12      	lsrs	r2, r2, #24
 8004f3c:	430a      	orrs	r2, r1
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8004f3e:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	061a      	lsls	r2, r3, #24
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	021b      	lsls	r3, r3, #8
 8004f48:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004f4c:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	0a1b      	lsrs	r3, r3, #8
 8004f52:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8004f56:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	0e1b      	lsrs	r3, r3, #24
 8004f5c:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	373c      	adds	r7, #60	; 0x3c
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd90      	pop	{r4, r7, pc}

08004f6c <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8004f6c:	b590      	push	{r4, r7, lr}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8004f74:	2300      	movs	r3, #0
 8004f76:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;

  tmp = (uint32_t*)hsd->pRxBuffPtr;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f7c:	60bb      	str	r3, [r7, #8]
  
  /* Read data from SDIO Rx FIFO */
  for(count = 0U; count < 8U; count++)
 8004f7e:	2300      	movs	r3, #0
 8004f80:	60fb      	str	r3, [r7, #12]
 8004f82:	e00d      	b.n	8004fa0 <SD_Read_IT+0x34>
  {
    *(tmp + count) = SDIO_ReadFIFO(hsd->Instance);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	18d4      	adds	r4, r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4618      	mov	r0, r3
 8004f92:	f001 fc74 	bl	800687e <SDIO_ReadFIFO>
 8004f96:	4603      	mov	r3, r0
 8004f98:	6023      	str	r3, [r4, #0]
  for(count = 0U; count < 8U; count++)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	60fb      	str	r3, [r7, #12]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2b07      	cmp	r3, #7
 8004fa4:	d9ee      	bls.n	8004f84 <SD_Read_IT+0x18>
  }
  
  hsd->pRxBuffPtr += 8U;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004faa:	f103 0220 	add.w	r2, r3, #32
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	629a      	str	r2, [r3, #40]	; 0x28
  
  return HAL_OK;
 8004fb2:	2300      	movs	r3, #0
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3714      	adds	r7, #20
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd90      	pop	{r4, r7, pc}

08004fbc <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;
  
  tmp = (uint32_t*)hsd->pTxBuffPtr;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	60bb      	str	r3, [r7, #8]
  
  /* Write data to SDIO Tx FIFO */
  for(count = 0U; count < 8U; count++)
 8004fce:	2300      	movs	r3, #0
 8004fd0:	60fb      	str	r3, [r7, #12]
 8004fd2:	e00b      	b.n	8004fec <SD_Write_IT+0x30>
  {
    SDIO_WriteFIFO(hsd->Instance, (tmp + count));
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6818      	ldr	r0, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	68ba      	ldr	r2, [r7, #8]
 8004fde:	4413      	add	r3, r2
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	f001 fc59 	bl	8006898 <SDIO_WriteFIFO>
  for(count = 0U; count < 8U; count++)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	3301      	adds	r3, #1
 8004fea:	60fb      	str	r3, [r7, #12]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2b07      	cmp	r3, #7
 8004ff0:	d9f0      	bls.n	8004fd4 <SD_Write_IT+0x18>
  }
  
  hsd->pTxBuffPtr += 8U;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a1b      	ldr	r3, [r3, #32]
 8004ff6:	f103 0220 	add.w	r2, r3, #32
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	621a      	str	r2, [r3, #32]
  
  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3710      	adds	r7, #16
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d101      	bne.n	800501a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e055      	b.n	80050c6 <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b00      	cmp	r3, #0
 800502a:	d106      	bne.n	800503a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f007 fa15 	bl	800c464 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2202      	movs	r2, #2
 800503e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	6812      	ldr	r2, [r2, #0]
 800504a:	6812      	ldr	r2, [r2, #0]
 800504c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005050:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	6851      	ldr	r1, [r2, #4]
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	6892      	ldr	r2, [r2, #8]
 800505e:	4311      	orrs	r1, r2
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	68d2      	ldr	r2, [r2, #12]
 8005064:	4311      	orrs	r1, r2
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	6912      	ldr	r2, [r2, #16]
 800506a:	4311      	orrs	r1, r2
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	6952      	ldr	r2, [r2, #20]
 8005070:	4311      	orrs	r1, r2
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	6992      	ldr	r2, [r2, #24]
 8005076:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800507a:	4311      	orrs	r1, r2
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	69d2      	ldr	r2, [r2, #28]
 8005080:	4311      	orrs	r1, r2
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	6a12      	ldr	r2, [r2, #32]
 8005086:	4311      	orrs	r1, r2
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800508c:	430a      	orrs	r2, r1
 800508e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	6992      	ldr	r2, [r2, #24]
 8005098:	0c12      	lsrs	r2, r2, #16
 800509a:	f002 0104 	and.w	r1, r2, #4
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80050a2:	430a      	orrs	r2, r1
 80050a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	6812      	ldr	r2, [r2, #0]
 80050ae:	69d2      	ldr	r2, [r2, #28]
 80050b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3708      	adds	r7, #8
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b088      	sub	sp, #32
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	60f8      	str	r0, [r7, #12]
 80050d6:	60b9      	str	r1, [r7, #8]
 80050d8:	603b      	str	r3, [r7, #0]
 80050da:	4613      	mov	r3, r2
 80050dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80050de:	2300      	movs	r3, #0
 80050e0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d101      	bne.n	80050f0 <HAL_SPI_Transmit+0x22>
 80050ec:	2302      	movs	r3, #2
 80050ee:	e11c      	b.n	800532a <HAL_SPI_Transmit+0x25c>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050f8:	f7fb ff7c 	bl	8000ff4 <HAL_GetTick>
 80050fc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80050fe:	88fb      	ldrh	r3, [r7, #6]
 8005100:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b01      	cmp	r3, #1
 800510c:	d002      	beq.n	8005114 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800510e:	2302      	movs	r3, #2
 8005110:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005112:	e101      	b.n	8005318 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d002      	beq.n	8005120 <HAL_SPI_Transmit+0x52>
 800511a:	88fb      	ldrh	r3, [r7, #6]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d102      	bne.n	8005126 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005124:	e0f8      	b.n	8005318 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2203      	movs	r2, #3
 800512a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2200      	movs	r2, #0
 8005132:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	88fa      	ldrh	r2, [r7, #6]
 800513e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	88fa      	ldrh	r2, [r7, #6]
 8005144:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2200      	movs	r2, #0
 8005150:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800516c:	d107      	bne.n	800517e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	6812      	ldr	r2, [r2, #0]
 8005176:	6812      	ldr	r2, [r2, #0]
 8005178:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800517c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005188:	2b40      	cmp	r3, #64	; 0x40
 800518a:	d007      	beq.n	800519c <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68fa      	ldr	r2, [r7, #12]
 8005192:	6812      	ldr	r2, [r2, #0]
 8005194:	6812      	ldr	r2, [r2, #0]
 8005196:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800519a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051a4:	d14b      	bne.n	800523e <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d002      	beq.n	80051b4 <HAL_SPI_Transmit+0xe6>
 80051ae:	8afb      	ldrh	r3, [r7, #22]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d13e      	bne.n	8005232 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68fa      	ldr	r2, [r7, #12]
 80051ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80051bc:	8812      	ldrh	r2, [r2, #0]
 80051be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c4:	1c9a      	adds	r2, r3, #2
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	3b01      	subs	r3, #1
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80051d8:	e02b      	b.n	8005232 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f003 0302 	and.w	r3, r3, #2
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d112      	bne.n	800520e <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80051f0:	8812      	ldrh	r2, [r2, #0]
 80051f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051f8:	1c9a      	adds	r2, r3, #2
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005202:	b29b      	uxth	r3, r3
 8005204:	3b01      	subs	r3, #1
 8005206:	b29a      	uxth	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	86da      	strh	r2, [r3, #54]	; 0x36
 800520c:	e011      	b.n	8005232 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800520e:	f7fb fef1 	bl	8000ff4 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	1ad2      	subs	r2, r2, r3
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	429a      	cmp	r2, r3
 800521c:	d303      	bcc.n	8005226 <HAL_SPI_Transmit+0x158>
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005224:	d102      	bne.n	800522c <HAL_SPI_Transmit+0x15e>
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d102      	bne.n	8005232 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800522c:	2303      	movs	r3, #3
 800522e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005230:	e072      	b.n	8005318 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005236:	b29b      	uxth	r3, r3
 8005238:	2b00      	cmp	r3, #0
 800523a:	d1ce      	bne.n	80051da <HAL_SPI_Transmit+0x10c>
 800523c:	e04c      	b.n	80052d8 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d002      	beq.n	800524c <HAL_SPI_Transmit+0x17e>
 8005246:	8afb      	ldrh	r3, [r7, #22]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d140      	bne.n	80052ce <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	330c      	adds	r3, #12
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005256:	7812      	ldrb	r2, [r2, #0]
 8005258:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525e:	1c5a      	adds	r2, r3, #1
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005268:	b29b      	uxth	r3, r3
 800526a:	3b01      	subs	r3, #1
 800526c:	b29a      	uxth	r2, r3
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005272:	e02c      	b.n	80052ce <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f003 0302 	and.w	r3, r3, #2
 800527e:	2b02      	cmp	r3, #2
 8005280:	d113      	bne.n	80052aa <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	330c      	adds	r3, #12
 8005288:	68fa      	ldr	r2, [r7, #12]
 800528a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800528c:	7812      	ldrb	r2, [r2, #0]
 800528e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005294:	1c5a      	adds	r2, r3, #1
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800529e:	b29b      	uxth	r3, r3
 80052a0:	3b01      	subs	r3, #1
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	86da      	strh	r2, [r3, #54]	; 0x36
 80052a8:	e011      	b.n	80052ce <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052aa:	f7fb fea3 	bl	8000ff4 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	1ad2      	subs	r2, r2, r3
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d303      	bcc.n	80052c2 <HAL_SPI_Transmit+0x1f4>
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c0:	d102      	bne.n	80052c8 <HAL_SPI_Transmit+0x1fa>
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d102      	bne.n	80052ce <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80052cc:	e024      	b.n	8005318 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1cd      	bne.n	8005274 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052d8:	69ba      	ldr	r2, [r7, #24]
 80052da:	6839      	ldr	r1, [r7, #0]
 80052dc:	68f8      	ldr	r0, [r7, #12]
 80052de:	f000 fd85 	bl	8005dec <SPI_EndRxTxTransaction>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d002      	beq.n	80052ee <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2220      	movs	r2, #32
 80052ec:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10a      	bne.n	800530c <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052f6:	2300      	movs	r3, #0
 80052f8:	613b      	str	r3, [r7, #16]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	613b      	str	r3, [r7, #16]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	613b      	str	r3, [r7, #16]
 800530a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005310:	2b00      	cmp	r3, #0
 8005312:	d001      	beq.n	8005318 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005328:	7ffb      	ldrb	r3, [r7, #31]
}
 800532a:	4618      	mov	r0, r3
 800532c:	3720      	adds	r7, #32
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}

08005332 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005332:	b580      	push	{r7, lr}
 8005334:	b088      	sub	sp, #32
 8005336:	af02      	add	r7, sp, #8
 8005338:	60f8      	str	r0, [r7, #12]
 800533a:	60b9      	str	r1, [r7, #8]
 800533c:	603b      	str	r3, [r7, #0]
 800533e:	4613      	mov	r3, r2
 8005340:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005342:	2300      	movs	r3, #0
 8005344:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800534e:	d112      	bne.n	8005376 <HAL_SPI_Receive+0x44>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d10e      	bne.n	8005376 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2204      	movs	r2, #4
 800535c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005360:	88fa      	ldrh	r2, [r7, #6]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	4613      	mov	r3, r2
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	68b9      	ldr	r1, [r7, #8]
 800536c:	68f8      	ldr	r0, [r7, #12]
 800536e:	f000 f8e6 	bl	800553e <HAL_SPI_TransmitReceive>
 8005372:	4603      	mov	r3, r0
 8005374:	e0df      	b.n	8005536 <HAL_SPI_Receive+0x204>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800537c:	2b01      	cmp	r3, #1
 800537e:	d101      	bne.n	8005384 <HAL_SPI_Receive+0x52>
 8005380:	2302      	movs	r3, #2
 8005382:	e0d8      	b.n	8005536 <HAL_SPI_Receive+0x204>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800538c:	f7fb fe32 	bl	8000ff4 <HAL_GetTick>
 8005390:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b01      	cmp	r3, #1
 800539c:	d002      	beq.n	80053a4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800539e:	2302      	movs	r3, #2
 80053a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80053a2:	e0bf      	b.n	8005524 <HAL_SPI_Receive+0x1f2>
  }

  if ((pData == NULL) || (Size == 0U))
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d002      	beq.n	80053b0 <HAL_SPI_Receive+0x7e>
 80053aa:	88fb      	ldrh	r3, [r7, #6]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d102      	bne.n	80053b6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80053b4:	e0b6      	b.n	8005524 <HAL_SPI_Receive+0x1f2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2204      	movs	r2, #4
 80053ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	68ba      	ldr	r2, [r7, #8]
 80053c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	88fa      	ldrh	r2, [r7, #6]
 80053ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	88fa      	ldrh	r2, [r7, #6]
 80053d4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2200      	movs	r2, #0
 80053da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2200      	movs	r2, #0
 80053e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053fc:	d107      	bne.n	800540e <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	6812      	ldr	r2, [r2, #0]
 8005406:	6812      	ldr	r2, [r2, #0]
 8005408:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800540c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005418:	2b40      	cmp	r3, #64	; 0x40
 800541a:	d007      	beq.n	800542c <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	6812      	ldr	r2, [r2, #0]
 8005424:	6812      	ldr	r2, [r2, #0]
 8005426:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800542a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d161      	bne.n	80054f8 <HAL_SPI_Receive+0x1c6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005434:	e02d      	b.n	8005492 <HAL_SPI_Receive+0x160>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b01      	cmp	r3, #1
 8005442:	d114      	bne.n	800546e <HAL_SPI_Receive+0x13c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	6812      	ldr	r2, [r2, #0]
 800544c:	320c      	adds	r2, #12
 800544e:	7812      	ldrb	r2, [r2, #0]
 8005450:	b2d2      	uxtb	r2, r2
 8005452:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005458:	1c5a      	adds	r2, r3, #1
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005462:	b29b      	uxth	r3, r3
 8005464:	3b01      	subs	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800546c:	e011      	b.n	8005492 <HAL_SPI_Receive+0x160>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800546e:	f7fb fdc1 	bl	8000ff4 <HAL_GetTick>
 8005472:	4602      	mov	r2, r0
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	1ad2      	subs	r2, r2, r3
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	429a      	cmp	r2, r3
 800547c:	d303      	bcc.n	8005486 <HAL_SPI_Receive+0x154>
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005484:	d102      	bne.n	800548c <HAL_SPI_Receive+0x15a>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d102      	bne.n	8005492 <HAL_SPI_Receive+0x160>
        {
          errorcode = HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005490:	e048      	b.n	8005524 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005496:	b29b      	uxth	r3, r3
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1cc      	bne.n	8005436 <HAL_SPI_Receive+0x104>
 800549c:	e031      	b.n	8005502 <HAL_SPI_Receive+0x1d0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d113      	bne.n	80054d4 <HAL_SPI_Receive+0x1a2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	6812      	ldr	r2, [r2, #0]
 80054b4:	68d2      	ldr	r2, [r2, #12]
 80054b6:	b292      	uxth	r2, r2
 80054b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054be:	1c9a      	adds	r2, r3, #2
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	3b01      	subs	r3, #1
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80054d2:	e011      	b.n	80054f8 <HAL_SPI_Receive+0x1c6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054d4:	f7fb fd8e 	bl	8000ff4 <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	1ad2      	subs	r2, r2, r3
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d303      	bcc.n	80054ec <HAL_SPI_Receive+0x1ba>
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ea:	d102      	bne.n	80054f2 <HAL_SPI_Receive+0x1c0>
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d102      	bne.n	80054f8 <HAL_SPI_Receive+0x1c6>
        {
          errorcode = HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80054f6:	e015      	b.n	8005524 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d1cd      	bne.n	800549e <HAL_SPI_Receive+0x16c>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	6839      	ldr	r1, [r7, #0]
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f000 fc0a 	bl	8005d20 <SPI_EndRxTransaction>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d002      	beq.n	8005518 <HAL_SPI_Receive+0x1e6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2220      	movs	r2, #32
 8005516:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800551c:	2b00      	cmp	r3, #0
 800551e:	d001      	beq.n	8005524 <HAL_SPI_Receive+0x1f2>
  {
    errorcode = HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005534:	7dfb      	ldrb	r3, [r7, #23]
}
 8005536:	4618      	mov	r0, r3
 8005538:	3718      	adds	r7, #24
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800553e:	b580      	push	{r7, lr}
 8005540:	b08c      	sub	sp, #48	; 0x30
 8005542:	af00      	add	r7, sp, #0
 8005544:	60f8      	str	r0, [r7, #12]
 8005546:	60b9      	str	r1, [r7, #8]
 8005548:	607a      	str	r2, [r7, #4]
 800554a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800554c:	2301      	movs	r3, #1
 800554e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005550:	2300      	movs	r3, #0
 8005552:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800555c:	2b01      	cmp	r3, #1
 800555e:	d101      	bne.n	8005564 <HAL_SPI_TransmitReceive+0x26>
 8005560:	2302      	movs	r3, #2
 8005562:	e188      	b.n	8005876 <HAL_SPI_TransmitReceive+0x338>
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800556c:	f7fb fd42 	bl	8000ff4 <HAL_GetTick>
 8005570:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005578:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005582:	887b      	ldrh	r3, [r7, #2]
 8005584:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005586:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800558a:	2b01      	cmp	r3, #1
 800558c:	d00f      	beq.n	80055ae <HAL_SPI_TransmitReceive+0x70>
 800558e:	69fb      	ldr	r3, [r7, #28]
 8005590:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005594:	d107      	bne.n	80055a6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d103      	bne.n	80055a6 <HAL_SPI_TransmitReceive+0x68>
 800559e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	d003      	beq.n	80055ae <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80055a6:	2302      	movs	r3, #2
 80055a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80055ac:	e159      	b.n	8005862 <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d005      	beq.n	80055c0 <HAL_SPI_TransmitReceive+0x82>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d002      	beq.n	80055c0 <HAL_SPI_TransmitReceive+0x82>
 80055ba:	887b      	ldrh	r3, [r7, #2]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d103      	bne.n	80055c8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80055c6:	e14c      	b.n	8005862 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b04      	cmp	r3, #4
 80055d2:	d003      	beq.n	80055dc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2205      	movs	r2, #5
 80055d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	887a      	ldrh	r2, [r7, #2]
 80055ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	887a      	ldrh	r2, [r7, #2]
 80055f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	887a      	ldrh	r2, [r7, #2]
 80055fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	887a      	ldrh	r2, [r7, #2]
 8005604:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800561c:	2b40      	cmp	r3, #64	; 0x40
 800561e:	d007      	beq.n	8005630 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	6812      	ldr	r2, [r2, #0]
 8005628:	6812      	ldr	r2, [r2, #0]
 800562a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800562e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005638:	d178      	bne.n	800572c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d002      	beq.n	8005648 <HAL_SPI_TransmitReceive+0x10a>
 8005642:	8b7b      	ldrh	r3, [r7, #26]
 8005644:	2b01      	cmp	r3, #1
 8005646:	d166      	bne.n	8005716 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005650:	8812      	ldrh	r2, [r2, #0]
 8005652:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005658:	1c9a      	adds	r2, r3, #2
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005662:	b29b      	uxth	r3, r3
 8005664:	3b01      	subs	r3, #1
 8005666:	b29a      	uxth	r2, r3
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800566c:	e053      	b.n	8005716 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f003 0302 	and.w	r3, r3, #2
 8005678:	2b02      	cmp	r3, #2
 800567a:	d11b      	bne.n	80056b4 <HAL_SPI_TransmitReceive+0x176>
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005680:	b29b      	uxth	r3, r3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d016      	beq.n	80056b4 <HAL_SPI_TransmitReceive+0x176>
 8005686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005688:	2b01      	cmp	r3, #1
 800568a:	d113      	bne.n	80056b4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005694:	8812      	ldrh	r2, [r2, #0]
 8005696:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800569c:	1c9a      	adds	r2, r3, #2
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	3b01      	subs	r3, #1
 80056aa:	b29a      	uxth	r2, r3
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80056b0:	2300      	movs	r3, #0
 80056b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	f003 0301 	and.w	r3, r3, #1
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d119      	bne.n	80056f6 <HAL_SPI_TransmitReceive+0x1b8>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d014      	beq.n	80056f6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	6812      	ldr	r2, [r2, #0]
 80056d4:	68d2      	ldr	r2, [r2, #12]
 80056d6:	b292      	uxth	r2, r2
 80056d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056de:	1c9a      	adds	r2, r3, #2
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	3b01      	subs	r3, #1
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056f2:	2301      	movs	r3, #1
 80056f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80056f6:	f7fb fc7d 	bl	8000ff4 <HAL_GetTick>
 80056fa:	4602      	mov	r2, r0
 80056fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fe:	1ad2      	subs	r2, r2, r3
 8005700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005702:	429a      	cmp	r2, r3
 8005704:	d307      	bcc.n	8005716 <HAL_SPI_TransmitReceive+0x1d8>
 8005706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800570c:	d003      	beq.n	8005716 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005714:	e0a5      	b.n	8005862 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800571a:	b29b      	uxth	r3, r3
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1a6      	bne.n	800566e <HAL_SPI_TransmitReceive+0x130>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005724:	b29b      	uxth	r3, r3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d1a1      	bne.n	800566e <HAL_SPI_TransmitReceive+0x130>
 800572a:	e07c      	b.n	8005826 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d002      	beq.n	800573a <HAL_SPI_TransmitReceive+0x1fc>
 8005734:	8b7b      	ldrh	r3, [r7, #26]
 8005736:	2b01      	cmp	r3, #1
 8005738:	d16b      	bne.n	8005812 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	330c      	adds	r3, #12
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005744:	7812      	ldrb	r2, [r2, #0]
 8005746:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800574c:	1c5a      	adds	r2, r3, #1
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005756:	b29b      	uxth	r3, r3
 8005758:	3b01      	subs	r3, #1
 800575a:	b29a      	uxth	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005760:	e057      	b.n	8005812 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f003 0302 	and.w	r3, r3, #2
 800576c:	2b02      	cmp	r3, #2
 800576e:	d11c      	bne.n	80057aa <HAL_SPI_TransmitReceive+0x26c>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005774:	b29b      	uxth	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	d017      	beq.n	80057aa <HAL_SPI_TransmitReceive+0x26c>
 800577a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800577c:	2b01      	cmp	r3, #1
 800577e:	d114      	bne.n	80057aa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	330c      	adds	r3, #12
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800578a:	7812      	ldrb	r2, [r2, #0]
 800578c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005792:	1c5a      	adds	r2, r3, #1
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800579c:	b29b      	uxth	r3, r3
 800579e:	3b01      	subs	r3, #1
 80057a0:	b29a      	uxth	r2, r3
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f003 0301 	and.w	r3, r3, #1
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d119      	bne.n	80057ec <HAL_SPI_TransmitReceive+0x2ae>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057bc:	b29b      	uxth	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d014      	beq.n	80057ec <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c6:	68fa      	ldr	r2, [r7, #12]
 80057c8:	6812      	ldr	r2, [r2, #0]
 80057ca:	68d2      	ldr	r2, [r2, #12]
 80057cc:	b2d2      	uxtb	r2, r2
 80057ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d4:	1c5a      	adds	r2, r3, #1
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057de:	b29b      	uxth	r3, r3
 80057e0:	3b01      	subs	r3, #1
 80057e2:	b29a      	uxth	r2, r3
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057e8:	2301      	movs	r3, #1
 80057ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80057ec:	f7fb fc02 	bl	8000ff4 <HAL_GetTick>
 80057f0:	4602      	mov	r2, r0
 80057f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f4:	1ad2      	subs	r2, r2, r3
 80057f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d303      	bcc.n	8005804 <HAL_SPI_TransmitReceive+0x2c6>
 80057fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005802:	d102      	bne.n	800580a <HAL_SPI_TransmitReceive+0x2cc>
 8005804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005806:	2b00      	cmp	r3, #0
 8005808:	d103      	bne.n	8005812 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005810:	e027      	b.n	8005862 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005816:	b29b      	uxth	r3, r3
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1a2      	bne.n	8005762 <HAL_SPI_TransmitReceive+0x224>
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005820:	b29b      	uxth	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d19d      	bne.n	8005762 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005826:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005828:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f000 fade 	bl	8005dec <SPI_EndRxTxTransaction>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d006      	beq.n	8005844 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2220      	movs	r2, #32
 8005840:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005842:	e00e      	b.n	8005862 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10a      	bne.n	8005862 <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800584c:	2300      	movs	r3, #0
 800584e:	617b      	str	r3, [r7, #20]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	617b      	str	r3, [r7, #20]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	617b      	str	r3, [r7, #20]
 8005860:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2201      	movs	r2, #1
 8005866:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2200      	movs	r2, #0
 800586e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005872:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005876:	4618      	mov	r0, r3
 8005878:	3730      	adds	r7, #48	; 0x30
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
	...

08005880 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b086      	sub	sp, #24
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	607a      	str	r2, [r7, #4]
 800588c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800588e:	2300      	movs	r3, #0
 8005890:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_SPI_TransmitReceive_DMA+0x20>
 800589c:	2302      	movs	r3, #2
 800589e:	e0e3      	b.n	8005a68 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058ae:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80058b6:	7dbb      	ldrb	r3, [r7, #22]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d00d      	beq.n	80058d8 <HAL_SPI_TransmitReceive_DMA+0x58>
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058c2:	d106      	bne.n	80058d2 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d102      	bne.n	80058d2 <HAL_SPI_TransmitReceive_DMA+0x52>
 80058cc:	7dbb      	ldrb	r3, [r7, #22]
 80058ce:	2b04      	cmp	r3, #4
 80058d0:	d002      	beq.n	80058d8 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 80058d2:	2302      	movs	r3, #2
 80058d4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80058d6:	e0c2      	b.n	8005a5e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d005      	beq.n	80058ea <HAL_SPI_TransmitReceive_DMA+0x6a>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d002      	beq.n	80058ea <HAL_SPI_TransmitReceive_DMA+0x6a>
 80058e4:	887b      	ldrh	r3, [r7, #2]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d102      	bne.n	80058f0 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	75fb      	strb	r3, [r7, #23]
    goto error;
 80058ee:	e0b6      	b.n	8005a5e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b04      	cmp	r3, #4
 80058fa:	d003      	beq.n	8005904 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2205      	movs	r2, #5
 8005900:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	887a      	ldrh	r2, [r7, #2]
 8005914:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	887a      	ldrh	r2, [r7, #2]
 800591a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	887a      	ldrh	r2, [r7, #2]
 8005926:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	887a      	ldrh	r2, [r7, #2]
 800592c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005940:	b2db      	uxtb	r3, r3
 8005942:	2b04      	cmp	r3, #4
 8005944:	d108      	bne.n	8005958 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800594a:	4a49      	ldr	r2, [pc, #292]	; (8005a70 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800594c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005952:	4a48      	ldr	r2, [pc, #288]	; (8005a74 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005954:	63da      	str	r2, [r3, #60]	; 0x3c
 8005956:	e007      	b.n	8005968 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800595c:	4a46      	ldr	r2, [pc, #280]	; (8005a78 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800595e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005964:	4a45      	ldr	r2, [pc, #276]	; (8005a7c <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8005966:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800596c:	4a44      	ldr	r2, [pc, #272]	; (8005a80 <HAL_SPI_TransmitReceive_DMA+0x200>)
 800596e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005974:	2200      	movs	r2, #0
 8005976:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	330c      	adds	r3, #12
 8005982:	4619      	mov	r1, r3
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005988:	461a      	mov	r2, r3
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800598e:	b29b      	uxth	r3, r3
 8005990:	f7fb ffc0 	bl	8001914 <HAL_DMA_Start_IT>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d00c      	beq.n	80059b4 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800599e:	f043 0210 	orr.w	r2, r3, #16
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80059b2:	e054      	b.n	8005a5e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	6812      	ldr	r2, [r2, #0]
 80059bc:	6852      	ldr	r2, [r2, #4]
 80059be:	f042 0201 	orr.w	r2, r2, #1
 80059c2:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059c8:	2200      	movs	r2, #0
 80059ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059d0:	2200      	movs	r2, #0
 80059d2:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059d8:	2200      	movs	r2, #0
 80059da:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059e0:	2200      	movs	r2, #0
 80059e2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ec:	4619      	mov	r1, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	330c      	adds	r3, #12
 80059f4:	461a      	mov	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	f7fb ff8a 	bl	8001914 <HAL_DMA_Start_IT>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00c      	beq.n	8005a20 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a0a:	f043 0210 	orr.w	r2, r3, #16
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005a1e:	e01e      	b.n	8005a5e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a2a:	2b40      	cmp	r3, #64	; 0x40
 8005a2c:	d007      	beq.n	8005a3e <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	6812      	ldr	r2, [r2, #0]
 8005a36:	6812      	ldr	r2, [r2, #0]
 8005a38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a3c:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	6812      	ldr	r2, [r2, #0]
 8005a46:	6852      	ldr	r2, [r2, #4]
 8005a48:	f042 0220 	orr.w	r2, r2, #32
 8005a4c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	6812      	ldr	r2, [r2, #0]
 8005a56:	6852      	ldr	r2, [r2, #4]
 8005a58:	f042 0202 	orr.w	r2, r2, #2
 8005a5c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3718      	adds	r7, #24
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	08005bd5 	.word	0x08005bd5
 8005a74:	08005ac1 	.word	0x08005ac1
 8005a78:	08005bf1 	.word	0x08005bf1
 8005a7c:	08005b45 	.word	0x08005b45
 8005a80:	08005c0d 	.word	0x08005c0d

08005a84 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005aa0:	bf00      	nop
 8005aa2:	370c      	adds	r7, #12
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005ab4:	bf00      	nop
 8005ab6:	370c      	adds	r7, #12
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005acc:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ace:	f7fb fa91 	bl	8000ff4 <HAL_GetTick>
 8005ad2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ade:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ae2:	d029      	beq.n	8005b38 <SPI_DMAReceiveCplt+0x78>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	6812      	ldr	r2, [r2, #0]
 8005aec:	6852      	ldr	r2, [r2, #4]
 8005aee:	f022 0220 	bic.w	r2, r2, #32
 8005af2:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	6812      	ldr	r2, [r2, #0]
 8005afc:	6852      	ldr	r2, [r2, #4]
 8005afe:	f022 0203 	bic.w	r2, r2, #3
 8005b02:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005b04:	68ba      	ldr	r2, [r7, #8]
 8005b06:	2164      	movs	r1, #100	; 0x64
 8005b08:	68f8      	ldr	r0, [r7, #12]
 8005b0a:	f000 f909 	bl	8005d20 <SPI_EndRxTransaction>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d002      	beq.n	8005b1a <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2220      	movs	r2, #32
 8005b18:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d003      	beq.n	8005b38 <SPI_DMAReceiveCplt+0x78>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005b30:	68f8      	ldr	r0, [r7, #12]
 8005b32:	f005 ff57 	bl	800b9e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005b36:	e002      	b.n	8005b3e <SPI_DMAReceiveCplt+0x7e>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005b38:	68f8      	ldr	r0, [r7, #12]
 8005b3a:	f7ff ffa3 	bl	8005a84 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b084      	sub	sp, #16
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b50:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b52:	f7fb fa4f 	bl	8000ff4 <HAL_GetTick>
 8005b56:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b66:	d02f      	beq.n	8005bc8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	6812      	ldr	r2, [r2, #0]
 8005b70:	6852      	ldr	r2, [r2, #4]
 8005b72:	f022 0220 	bic.w	r2, r2, #32
 8005b76:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005b78:	68ba      	ldr	r2, [r7, #8]
 8005b7a:	2164      	movs	r1, #100	; 0x64
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f000 f935 	bl	8005dec <SPI_EndRxTxTransaction>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d005      	beq.n	8005b94 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b8c:	f043 0220 	orr.w	r2, r3, #32
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	6812      	ldr	r2, [r2, #0]
 8005b9c:	6852      	ldr	r2, [r2, #4]
 8005b9e:	f022 0203 	bic.w	r2, r2, #3
 8005ba2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2200      	movs	r2, #0
 8005bae:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d003      	beq.n	8005bc8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f005 ff0f 	bl	800b9e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005bc6:	e002      	b.n	8005bce <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f005 fed3 	bl	800b974 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005be2:	68f8      	ldr	r0, [r7, #12]
 8005be4:	f7ff ff58 	bl	8005a98 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005be8:	bf00      	nop
 8005bea:	3710      	adds	r7, #16
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bfc:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005bfe:	68f8      	ldr	r0, [r7, #12]
 8005c00:	f7ff ff54 	bl	8005aac <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c04:	bf00      	nop
 8005c06:	3710      	adds	r7, #16
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c18:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	6812      	ldr	r2, [r2, #0]
 8005c22:	6852      	ldr	r2, [r2, #4]
 8005c24:	f022 0203 	bic.w	r2, r2, #3
 8005c28:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c2e:	f043 0210 	orr.w	r2, r3, #16
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005c3e:	68f8      	ldr	r0, [r7, #12]
 8005c40:	f005 fed0 	bl	800b9e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c44:	bf00      	nop
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	603b      	str	r3, [r7, #0]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c5c:	e04c      	b.n	8005cf8 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c64:	d048      	beq.n	8005cf8 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005c66:	f7fb f9c5 	bl	8000ff4 <HAL_GetTick>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	1ad2      	subs	r2, r2, r3
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d202      	bcs.n	8005c7c <SPI_WaitFlagStateUntilTimeout+0x30>
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d13d      	bne.n	8005cf8 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	6812      	ldr	r2, [r2, #0]
 8005c84:	6852      	ldr	r2, [r2, #4]
 8005c86:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005c8a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c94:	d111      	bne.n	8005cba <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c9e:	d004      	beq.n	8005caa <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ca8:	d107      	bne.n	8005cba <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	6812      	ldr	r2, [r2, #0]
 8005cb2:	6812      	ldr	r2, [r2, #0]
 8005cb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cb8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cc2:	d10f      	bne.n	8005ce4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	6812      	ldr	r2, [r2, #0]
 8005ccc:	6812      	ldr	r2, [r2, #0]
 8005cce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	6812      	ldr	r2, [r2, #0]
 8005cdc:	6812      	ldr	r2, [r2, #0]
 8005cde:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ce2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005cf4:	2303      	movs	r3, #3
 8005cf6:	e00f      	b.n	8005d18 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689a      	ldr	r2, [r3, #8]
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	401a      	ands	r2, r3
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	429a      	cmp	r2, r3
 8005d06:	bf0c      	ite	eq
 8005d08:	2301      	moveq	r3, #1
 8005d0a:	2300      	movne	r3, #0
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	461a      	mov	r2, r3
 8005d10:	79fb      	ldrb	r3, [r7, #7]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d1a3      	bne.n	8005c5e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3710      	adds	r7, #16
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b086      	sub	sp, #24
 8005d24:	af02      	add	r7, sp, #8
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d34:	d111      	bne.n	8005d5a <SPI_EndRxTransaction+0x3a>
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d3e:	d004      	beq.n	8005d4a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d48:	d107      	bne.n	8005d5a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	6812      	ldr	r2, [r2, #0]
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d58:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d62:	d12a      	bne.n	8005dba <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d6c:	d012      	beq.n	8005d94 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	9300      	str	r3, [sp, #0]
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	2200      	movs	r2, #0
 8005d76:	2180      	movs	r1, #128	; 0x80
 8005d78:	68f8      	ldr	r0, [r7, #12]
 8005d7a:	f7ff ff67 	bl	8005c4c <SPI_WaitFlagStateUntilTimeout>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d02d      	beq.n	8005de0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d88:	f043 0220 	orr.w	r2, r3, #32
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	e026      	b.n	8005de2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	9300      	str	r3, [sp, #0]
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	2101      	movs	r1, #1
 8005d9e:	68f8      	ldr	r0, [r7, #12]
 8005da0:	f7ff ff54 	bl	8005c4c <SPI_WaitFlagStateUntilTimeout>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d01a      	beq.n	8005de0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dae:	f043 0220 	orr.w	r2, r3, #32
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e013      	b.n	8005de2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	9300      	str	r3, [sp, #0]
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	2101      	movs	r1, #1
 8005dc4:	68f8      	ldr	r0, [r7, #12]
 8005dc6:	f7ff ff41 	bl	8005c4c <SPI_WaitFlagStateUntilTimeout>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d007      	beq.n	8005de0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dd4:	f043 0220 	orr.w	r2, r3, #32
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e000      	b.n	8005de2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005de0:	2300      	movs	r3, #0
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3710      	adds	r7, #16
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
	...

08005dec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b088      	sub	sp, #32
 8005df0:	af02      	add	r7, sp, #8
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	60b9      	str	r1, [r7, #8]
 8005df6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005df8:	4b1b      	ldr	r3, [pc, #108]	; (8005e68 <SPI_EndRxTxTransaction+0x7c>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a1b      	ldr	r2, [pc, #108]	; (8005e6c <SPI_EndRxTxTransaction+0x80>)
 8005dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8005e02:	0d5b      	lsrs	r3, r3, #21
 8005e04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005e08:	fb02 f303 	mul.w	r3, r2, r3
 8005e0c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e16:	d112      	bne.n	8005e3e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	9300      	str	r3, [sp, #0]
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	2180      	movs	r1, #128	; 0x80
 8005e22:	68f8      	ldr	r0, [r7, #12]
 8005e24:	f7ff ff12 	bl	8005c4c <SPI_WaitFlagStateUntilTimeout>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d016      	beq.n	8005e5c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e32:	f043 0220 	orr.w	r2, r3, #32
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e00f      	b.n	8005e5e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d00a      	beq.n	8005e5a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	3b01      	subs	r3, #1
 8005e48:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e54:	2b80      	cmp	r3, #128	; 0x80
 8005e56:	d0f2      	beq.n	8005e3e <SPI_EndRxTxTransaction+0x52>
 8005e58:	e000      	b.n	8005e5c <SPI_EndRxTxTransaction+0x70>
        break;
 8005e5a:	bf00      	nop
  }

  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3718      	adds	r7, #24
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	20000008 	.word	0x20000008
 8005e6c:	165e9f81 	.word	0x165e9f81

08005e70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e01d      	b.n	8005ebe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d106      	bne.n	8005e9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f006 fc2a 	bl	800c6f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	3304      	adds	r3, #4
 8005eac:	4619      	mov	r1, r3
 8005eae:	4610      	mov	r0, r2
 8005eb0:	f000 f8e4 	bl	800607c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3708      	adds	r7, #8
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}

08005ec6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	b085      	sub	sp, #20
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	6812      	ldr	r2, [r2, #0]
 8005ed6:	68d2      	ldr	r2, [r2, #12]
 8005ed8:	f042 0201 	orr.w	r2, r2, #1
 8005edc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f003 0307 	and.w	r3, r3, #7
 8005ee8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2b06      	cmp	r3, #6
 8005eee:	d007      	beq.n	8005f00 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	6812      	ldr	r2, [r2, #0]
 8005ef8:	6812      	ldr	r2, [r2, #0]
 8005efa:	f042 0201 	orr.w	r2, r2, #1
 8005efe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f00:	2300      	movs	r3, #0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3714      	adds	r7, #20
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr

08005f0e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b084      	sub	sp, #16
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
 8005f16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d101      	bne.n	8005f26 <HAL_TIM_ConfigClockSource+0x18>
 8005f22:	2302      	movs	r3, #2
 8005f24:	e0a6      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x166>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2202      	movs	r2, #2
 8005f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005f44:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f4c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2b40      	cmp	r3, #64	; 0x40
 8005f5c:	d067      	beq.n	800602e <HAL_TIM_ConfigClockSource+0x120>
 8005f5e:	2b40      	cmp	r3, #64	; 0x40
 8005f60:	d80b      	bhi.n	8005f7a <HAL_TIM_ConfigClockSource+0x6c>
 8005f62:	2b10      	cmp	r3, #16
 8005f64:	d073      	beq.n	800604e <HAL_TIM_ConfigClockSource+0x140>
 8005f66:	2b10      	cmp	r3, #16
 8005f68:	d802      	bhi.n	8005f70 <HAL_TIM_ConfigClockSource+0x62>
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d06f      	beq.n	800604e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005f6e:	e078      	b.n	8006062 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f70:	2b20      	cmp	r3, #32
 8005f72:	d06c      	beq.n	800604e <HAL_TIM_ConfigClockSource+0x140>
 8005f74:	2b30      	cmp	r3, #48	; 0x30
 8005f76:	d06a      	beq.n	800604e <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005f78:	e073      	b.n	8006062 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f7a:	2b70      	cmp	r3, #112	; 0x70
 8005f7c:	d00d      	beq.n	8005f9a <HAL_TIM_ConfigClockSource+0x8c>
 8005f7e:	2b70      	cmp	r3, #112	; 0x70
 8005f80:	d804      	bhi.n	8005f8c <HAL_TIM_ConfigClockSource+0x7e>
 8005f82:	2b50      	cmp	r3, #80	; 0x50
 8005f84:	d033      	beq.n	8005fee <HAL_TIM_ConfigClockSource+0xe0>
 8005f86:	2b60      	cmp	r3, #96	; 0x60
 8005f88:	d041      	beq.n	800600e <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005f8a:	e06a      	b.n	8006062 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f90:	d066      	beq.n	8006060 <HAL_TIM_ConfigClockSource+0x152>
 8005f92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f96:	d017      	beq.n	8005fc8 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005f98:	e063      	b.n	8006062 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6818      	ldr	r0, [r3, #0]
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	6899      	ldr	r1, [r3, #8]
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	685a      	ldr	r2, [r3, #4]
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	f000 f981 	bl	80062b0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005fbc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	609a      	str	r2, [r3, #8]
      break;
 8005fc6:	e04c      	b.n	8006062 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6818      	ldr	r0, [r3, #0]
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	6899      	ldr	r1, [r3, #8]
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	685a      	ldr	r2, [r3, #4]
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	f000 f96a 	bl	80062b0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	6812      	ldr	r2, [r2, #0]
 8005fe4:	6892      	ldr	r2, [r2, #8]
 8005fe6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005fea:	609a      	str	r2, [r3, #8]
      break;
 8005fec:	e039      	b.n	8006062 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6818      	ldr	r0, [r3, #0]
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	6859      	ldr	r1, [r3, #4]
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	f000 f8de 	bl	80061bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2150      	movs	r1, #80	; 0x50
 8006006:	4618      	mov	r0, r3
 8006008:	f000 f937 	bl	800627a <TIM_ITRx_SetConfig>
      break;
 800600c:	e029      	b.n	8006062 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6818      	ldr	r0, [r3, #0]
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	6859      	ldr	r1, [r3, #4]
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	461a      	mov	r2, r3
 800601c:	f000 f8fd 	bl	800621a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2160      	movs	r1, #96	; 0x60
 8006026:	4618      	mov	r0, r3
 8006028:	f000 f927 	bl	800627a <TIM_ITRx_SetConfig>
      break;
 800602c:	e019      	b.n	8006062 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6818      	ldr	r0, [r3, #0]
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	6859      	ldr	r1, [r3, #4]
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	461a      	mov	r2, r3
 800603c:	f000 f8be 	bl	80061bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2140      	movs	r1, #64	; 0x40
 8006046:	4618      	mov	r0, r3
 8006048:	f000 f917 	bl	800627a <TIM_ITRx_SetConfig>
      break;
 800604c:	e009      	b.n	8006062 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4619      	mov	r1, r3
 8006058:	4610      	mov	r0, r2
 800605a:	f000 f90e 	bl	800627a <TIM_ITRx_SetConfig>
      break;
 800605e:	e000      	b.n	8006062 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006060:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2201      	movs	r2, #1
 8006066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006072:	2300      	movs	r3, #0
}
 8006074:	4618      	mov	r0, r3
 8006076:	3710      	adds	r7, #16
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}

0800607c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800607c:	b480      	push	{r7}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a40      	ldr	r2, [pc, #256]	; (8006190 <TIM_Base_SetConfig+0x114>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d013      	beq.n	80060bc <TIM_Base_SetConfig+0x40>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800609a:	d00f      	beq.n	80060bc <TIM_Base_SetConfig+0x40>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a3d      	ldr	r2, [pc, #244]	; (8006194 <TIM_Base_SetConfig+0x118>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d00b      	beq.n	80060bc <TIM_Base_SetConfig+0x40>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4a3c      	ldr	r2, [pc, #240]	; (8006198 <TIM_Base_SetConfig+0x11c>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d007      	beq.n	80060bc <TIM_Base_SetConfig+0x40>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a3b      	ldr	r2, [pc, #236]	; (800619c <TIM_Base_SetConfig+0x120>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d003      	beq.n	80060bc <TIM_Base_SetConfig+0x40>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a3a      	ldr	r2, [pc, #232]	; (80061a0 <TIM_Base_SetConfig+0x124>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d108      	bne.n	80060ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a2f      	ldr	r2, [pc, #188]	; (8006190 <TIM_Base_SetConfig+0x114>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d02b      	beq.n	800612e <TIM_Base_SetConfig+0xb2>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060dc:	d027      	beq.n	800612e <TIM_Base_SetConfig+0xb2>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a2c      	ldr	r2, [pc, #176]	; (8006194 <TIM_Base_SetConfig+0x118>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d023      	beq.n	800612e <TIM_Base_SetConfig+0xb2>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a2b      	ldr	r2, [pc, #172]	; (8006198 <TIM_Base_SetConfig+0x11c>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d01f      	beq.n	800612e <TIM_Base_SetConfig+0xb2>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a2a      	ldr	r2, [pc, #168]	; (800619c <TIM_Base_SetConfig+0x120>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d01b      	beq.n	800612e <TIM_Base_SetConfig+0xb2>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a29      	ldr	r2, [pc, #164]	; (80061a0 <TIM_Base_SetConfig+0x124>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d017      	beq.n	800612e <TIM_Base_SetConfig+0xb2>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a28      	ldr	r2, [pc, #160]	; (80061a4 <TIM_Base_SetConfig+0x128>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d013      	beq.n	800612e <TIM_Base_SetConfig+0xb2>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a27      	ldr	r2, [pc, #156]	; (80061a8 <TIM_Base_SetConfig+0x12c>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d00f      	beq.n	800612e <TIM_Base_SetConfig+0xb2>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a26      	ldr	r2, [pc, #152]	; (80061ac <TIM_Base_SetConfig+0x130>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d00b      	beq.n	800612e <TIM_Base_SetConfig+0xb2>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a25      	ldr	r2, [pc, #148]	; (80061b0 <TIM_Base_SetConfig+0x134>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d007      	beq.n	800612e <TIM_Base_SetConfig+0xb2>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a24      	ldr	r2, [pc, #144]	; (80061b4 <TIM_Base_SetConfig+0x138>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d003      	beq.n	800612e <TIM_Base_SetConfig+0xb2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a23      	ldr	r2, [pc, #140]	; (80061b8 <TIM_Base_SetConfig+0x13c>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d108      	bne.n	8006140 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006134:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	4313      	orrs	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	4313      	orrs	r3, r2
 800614c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	68fa      	ldr	r2, [r7, #12]
 8006152:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	689a      	ldr	r2, [r3, #8]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a0a      	ldr	r2, [pc, #40]	; (8006190 <TIM_Base_SetConfig+0x114>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d003      	beq.n	8006174 <TIM_Base_SetConfig+0xf8>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	4a0c      	ldr	r2, [pc, #48]	; (80061a0 <TIM_Base_SetConfig+0x124>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d103      	bne.n	800617c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	691a      	ldr	r2, [r3, #16]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	615a      	str	r2, [r3, #20]
}
 8006182:	bf00      	nop
 8006184:	3714      	adds	r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	40010000 	.word	0x40010000
 8006194:	40000400 	.word	0x40000400
 8006198:	40000800 	.word	0x40000800
 800619c:	40000c00 	.word	0x40000c00
 80061a0:	40010400 	.word	0x40010400
 80061a4:	40014000 	.word	0x40014000
 80061a8:	40014400 	.word	0x40014400
 80061ac:	40014800 	.word	0x40014800
 80061b0:	40001800 	.word	0x40001800
 80061b4:	40001c00 	.word	0x40001c00
 80061b8:	40002000 	.word	0x40002000

080061bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061bc:	b480      	push	{r7}
 80061be:	b087      	sub	sp, #28
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6a1b      	ldr	r3, [r3, #32]
 80061cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6a1b      	ldr	r3, [r3, #32]
 80061d2:	f023 0201 	bic.w	r2, r3, #1
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	699b      	ldr	r3, [r3, #24]
 80061de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	011b      	lsls	r3, r3, #4
 80061ec:	693a      	ldr	r2, [r7, #16]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	f023 030a 	bic.w	r3, r3, #10
 80061f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061fa:	697a      	ldr	r2, [r7, #20]
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	4313      	orrs	r3, r2
 8006200:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	693a      	ldr	r2, [r7, #16]
 8006206:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	697a      	ldr	r2, [r7, #20]
 800620c:	621a      	str	r2, [r3, #32]
}
 800620e:	bf00      	nop
 8006210:	371c      	adds	r7, #28
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr

0800621a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800621a:	b480      	push	{r7}
 800621c:	b087      	sub	sp, #28
 800621e:	af00      	add	r7, sp, #0
 8006220:	60f8      	str	r0, [r7, #12]
 8006222:	60b9      	str	r1, [r7, #8]
 8006224:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6a1b      	ldr	r3, [r3, #32]
 800622a:	f023 0210 	bic.w	r2, r3, #16
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	699b      	ldr	r3, [r3, #24]
 8006236:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6a1b      	ldr	r3, [r3, #32]
 800623c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006244:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	031b      	lsls	r3, r3, #12
 800624a:	697a      	ldr	r2, [r7, #20]
 800624c:	4313      	orrs	r3, r2
 800624e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006256:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	011b      	lsls	r3, r3, #4
 800625c:	693a      	ldr	r2, [r7, #16]
 800625e:	4313      	orrs	r3, r2
 8006260:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	697a      	ldr	r2, [r7, #20]
 8006266:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	693a      	ldr	r2, [r7, #16]
 800626c:	621a      	str	r2, [r3, #32]
}
 800626e:	bf00      	nop
 8006270:	371c      	adds	r7, #28
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr

0800627a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800627a:	b480      	push	{r7}
 800627c:	b085      	sub	sp, #20
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
 8006282:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006290:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006292:	683a      	ldr	r2, [r7, #0]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	4313      	orrs	r3, r2
 8006298:	f043 0307 	orr.w	r3, r3, #7
 800629c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	609a      	str	r2, [r3, #8]
}
 80062a4:	bf00      	nop
 80062a6:	3714      	adds	r7, #20
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b087      	sub	sp, #28
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	607a      	str	r2, [r7, #4]
 80062bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	021a      	lsls	r2, r3, #8
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	431a      	orrs	r2, r3
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	697a      	ldr	r2, [r7, #20]
 80062da:	4313      	orrs	r3, r2
 80062dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	697a      	ldr	r2, [r7, #20]
 80062e2:	609a      	str	r2, [r3, #8]
}
 80062e4:	bf00      	nop
 80062e6:	371c      	adds	r7, #28
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b085      	sub	sp, #20
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006300:	2b01      	cmp	r3, #1
 8006302:	d101      	bne.n	8006308 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006304:	2302      	movs	r3, #2
 8006306:	e032      	b.n	800636e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2202      	movs	r2, #2
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800632e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	4313      	orrs	r3, r2
 8006338:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006340:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	68ba      	ldr	r2, [r7, #8]
 8006348:	4313      	orrs	r3, r2
 800634a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68ba      	ldr	r2, [r7, #8]
 800635a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2201      	movs	r2, #1
 8006360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800636c:	2300      	movs	r3, #0
}
 800636e:	4618      	mov	r0, r3
 8006370:	3714      	adds	r7, #20
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr

0800637a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800637a:	b580      	push	{r7, lr}
 800637c:	b082      	sub	sp, #8
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d101      	bne.n	800638c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e03f      	b.n	800640c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006392:	b2db      	uxtb	r3, r3
 8006394:	2b00      	cmp	r3, #0
 8006396:	d106      	bne.n	80063a6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f006 f9db 	bl	800c75c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2224      	movs	r2, #36	; 0x24
 80063aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	6812      	ldr	r2, [r2, #0]
 80063b6:	68d2      	ldr	r2, [r2, #12]
 80063b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063bc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 f828 	bl	8006414 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	687a      	ldr	r2, [r7, #4]
 80063ca:	6812      	ldr	r2, [r2, #0]
 80063cc:	6912      	ldr	r2, [r2, #16]
 80063ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063d2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	6812      	ldr	r2, [r2, #0]
 80063dc:	6952      	ldr	r2, [r2, #20]
 80063de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063e2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	6812      	ldr	r2, [r2, #0]
 80063ec:	68d2      	ldr	r2, [r2, #12]
 80063ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063f2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2220      	movs	r2, #32
 80063fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2220      	movs	r2, #32
 8006406:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800640a:	2300      	movs	r3, #0
}
 800640c:	4618      	mov	r0, r3
 800640e:	3708      	adds	r7, #8
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}

08006414 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006416:	b085      	sub	sp, #20
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	6812      	ldr	r2, [r2, #0]
 8006424:	6912      	ldr	r2, [r2, #16]
 8006426:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	68d2      	ldr	r2, [r2, #12]
 800642e:	430a      	orrs	r2, r1
 8006430:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	689a      	ldr	r2, [r3, #8]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	691b      	ldr	r3, [r3, #16]
 800643a:	431a      	orrs	r2, r3
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	431a      	orrs	r2, r3
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	69db      	ldr	r3, [r3, #28]
 8006446:	4313      	orrs	r3, r2
 8006448:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006458:	f023 030c 	bic.w	r3, r3, #12
 800645c:	68f9      	ldr	r1, [r7, #12]
 800645e:	430b      	orrs	r3, r1
 8006460:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	6812      	ldr	r2, [r2, #0]
 800646a:	6952      	ldr	r2, [r2, #20]
 800646c:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	6992      	ldr	r2, [r2, #24]
 8006474:	430a      	orrs	r2, r1
 8006476:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	69db      	ldr	r3, [r3, #28]
 800647c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006480:	f040 80e4 	bne.w	800664c <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4aab      	ldr	r2, [pc, #684]	; (8006738 <UART_SetConfig+0x324>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d004      	beq.n	8006498 <UART_SetConfig+0x84>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4aaa      	ldr	r2, [pc, #680]	; (800673c <UART_SetConfig+0x328>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d16c      	bne.n	8006572 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681c      	ldr	r4, [r3, #0]
 800649c:	f7fc f91e 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 80064a0:	4602      	mov	r2, r0
 80064a2:	4613      	mov	r3, r2
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	4413      	add	r3, r2
 80064a8:	009a      	lsls	r2, r3, #2
 80064aa:	441a      	add	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	005b      	lsls	r3, r3, #1
 80064b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064b6:	4aa2      	ldr	r2, [pc, #648]	; (8006740 <UART_SetConfig+0x32c>)
 80064b8:	fba2 2303 	umull	r2, r3, r2, r3
 80064bc:	095b      	lsrs	r3, r3, #5
 80064be:	011d      	lsls	r5, r3, #4
 80064c0:	f7fc f90c 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 80064c4:	4602      	mov	r2, r0
 80064c6:	4613      	mov	r3, r2
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	4413      	add	r3, r2
 80064cc:	009a      	lsls	r2, r3, #2
 80064ce:	441a      	add	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	005b      	lsls	r3, r3, #1
 80064d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80064da:	f7fc f8ff 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 80064de:	4602      	mov	r2, r0
 80064e0:	4613      	mov	r3, r2
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	4413      	add	r3, r2
 80064e6:	009a      	lsls	r2, r3, #2
 80064e8:	441a      	add	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	005b      	lsls	r3, r3, #1
 80064f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f4:	4a92      	ldr	r2, [pc, #584]	; (8006740 <UART_SetConfig+0x32c>)
 80064f6:	fba2 2303 	umull	r2, r3, r2, r3
 80064fa:	095b      	lsrs	r3, r3, #5
 80064fc:	2264      	movs	r2, #100	; 0x64
 80064fe:	fb02 f303 	mul.w	r3, r2, r3
 8006502:	1af3      	subs	r3, r6, r3
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	3332      	adds	r3, #50	; 0x32
 8006508:	4a8d      	ldr	r2, [pc, #564]	; (8006740 <UART_SetConfig+0x32c>)
 800650a:	fba2 2303 	umull	r2, r3, r2, r3
 800650e:	095b      	lsrs	r3, r3, #5
 8006510:	005b      	lsls	r3, r3, #1
 8006512:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006516:	441d      	add	r5, r3
 8006518:	f7fc f8e0 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 800651c:	4602      	mov	r2, r0
 800651e:	4613      	mov	r3, r2
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	4413      	add	r3, r2
 8006524:	009a      	lsls	r2, r3, #2
 8006526:	441a      	add	r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	005b      	lsls	r3, r3, #1
 800652e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006532:	f7fc f8d3 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 8006536:	4602      	mov	r2, r0
 8006538:	4613      	mov	r3, r2
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	4413      	add	r3, r2
 800653e:	009a      	lsls	r2, r3, #2
 8006540:	441a      	add	r2, r3
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	005b      	lsls	r3, r3, #1
 8006548:	fbb2 f3f3 	udiv	r3, r2, r3
 800654c:	4a7c      	ldr	r2, [pc, #496]	; (8006740 <UART_SetConfig+0x32c>)
 800654e:	fba2 2303 	umull	r2, r3, r2, r3
 8006552:	095b      	lsrs	r3, r3, #5
 8006554:	2264      	movs	r2, #100	; 0x64
 8006556:	fb02 f303 	mul.w	r3, r2, r3
 800655a:	1af3      	subs	r3, r6, r3
 800655c:	00db      	lsls	r3, r3, #3
 800655e:	3332      	adds	r3, #50	; 0x32
 8006560:	4a77      	ldr	r2, [pc, #476]	; (8006740 <UART_SetConfig+0x32c>)
 8006562:	fba2 2303 	umull	r2, r3, r2, r3
 8006566:	095b      	lsrs	r3, r3, #5
 8006568:	f003 0307 	and.w	r3, r3, #7
 800656c:	442b      	add	r3, r5
 800656e:	60a3      	str	r3, [r4, #8]
 8006570:	e154      	b.n	800681c <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681c      	ldr	r4, [r3, #0]
 8006576:	f7fc f89d 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 800657a:	4602      	mov	r2, r0
 800657c:	4613      	mov	r3, r2
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	4413      	add	r3, r2
 8006582:	009a      	lsls	r2, r3, #2
 8006584:	441a      	add	r2, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	005b      	lsls	r3, r3, #1
 800658c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006590:	4a6b      	ldr	r2, [pc, #428]	; (8006740 <UART_SetConfig+0x32c>)
 8006592:	fba2 2303 	umull	r2, r3, r2, r3
 8006596:	095b      	lsrs	r3, r3, #5
 8006598:	011d      	lsls	r5, r3, #4
 800659a:	f7fc f88b 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 800659e:	4602      	mov	r2, r0
 80065a0:	4613      	mov	r3, r2
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	4413      	add	r3, r2
 80065a6:	009a      	lsls	r2, r3, #2
 80065a8:	441a      	add	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	005b      	lsls	r3, r3, #1
 80065b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80065b4:	f7fc f87e 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 80065b8:	4602      	mov	r2, r0
 80065ba:	4613      	mov	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	4413      	add	r3, r2
 80065c0:	009a      	lsls	r2, r3, #2
 80065c2:	441a      	add	r2, r3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	005b      	lsls	r3, r3, #1
 80065ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ce:	4a5c      	ldr	r2, [pc, #368]	; (8006740 <UART_SetConfig+0x32c>)
 80065d0:	fba2 2303 	umull	r2, r3, r2, r3
 80065d4:	095b      	lsrs	r3, r3, #5
 80065d6:	2264      	movs	r2, #100	; 0x64
 80065d8:	fb02 f303 	mul.w	r3, r2, r3
 80065dc:	1af3      	subs	r3, r6, r3
 80065de:	00db      	lsls	r3, r3, #3
 80065e0:	3332      	adds	r3, #50	; 0x32
 80065e2:	4a57      	ldr	r2, [pc, #348]	; (8006740 <UART_SetConfig+0x32c>)
 80065e4:	fba2 2303 	umull	r2, r3, r2, r3
 80065e8:	095b      	lsrs	r3, r3, #5
 80065ea:	005b      	lsls	r3, r3, #1
 80065ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80065f0:	441d      	add	r5, r3
 80065f2:	f7fc f85f 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 80065f6:	4602      	mov	r2, r0
 80065f8:	4613      	mov	r3, r2
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	4413      	add	r3, r2
 80065fe:	009a      	lsls	r2, r3, #2
 8006600:	441a      	add	r2, r3
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	005b      	lsls	r3, r3, #1
 8006608:	fbb2 f6f3 	udiv	r6, r2, r3
 800660c:	f7fc f852 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 8006610:	4602      	mov	r2, r0
 8006612:	4613      	mov	r3, r2
 8006614:	009b      	lsls	r3, r3, #2
 8006616:	4413      	add	r3, r2
 8006618:	009a      	lsls	r2, r3, #2
 800661a:	441a      	add	r2, r3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	005b      	lsls	r3, r3, #1
 8006622:	fbb2 f3f3 	udiv	r3, r2, r3
 8006626:	4a46      	ldr	r2, [pc, #280]	; (8006740 <UART_SetConfig+0x32c>)
 8006628:	fba2 2303 	umull	r2, r3, r2, r3
 800662c:	095b      	lsrs	r3, r3, #5
 800662e:	2264      	movs	r2, #100	; 0x64
 8006630:	fb02 f303 	mul.w	r3, r2, r3
 8006634:	1af3      	subs	r3, r6, r3
 8006636:	00db      	lsls	r3, r3, #3
 8006638:	3332      	adds	r3, #50	; 0x32
 800663a:	4a41      	ldr	r2, [pc, #260]	; (8006740 <UART_SetConfig+0x32c>)
 800663c:	fba2 2303 	umull	r2, r3, r2, r3
 8006640:	095b      	lsrs	r3, r3, #5
 8006642:	f003 0307 	and.w	r3, r3, #7
 8006646:	442b      	add	r3, r5
 8006648:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800664a:	e0e7      	b.n	800681c <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a39      	ldr	r2, [pc, #228]	; (8006738 <UART_SetConfig+0x324>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d004      	beq.n	8006660 <UART_SetConfig+0x24c>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a38      	ldr	r2, [pc, #224]	; (800673c <UART_SetConfig+0x328>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d171      	bne.n	8006744 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681c      	ldr	r4, [r3, #0]
 8006664:	f7fc f83a 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 8006668:	4602      	mov	r2, r0
 800666a:	4613      	mov	r3, r2
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	4413      	add	r3, r2
 8006670:	009a      	lsls	r2, r3, #2
 8006672:	441a      	add	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	009b      	lsls	r3, r3, #2
 800667a:	fbb2 f3f3 	udiv	r3, r2, r3
 800667e:	4a30      	ldr	r2, [pc, #192]	; (8006740 <UART_SetConfig+0x32c>)
 8006680:	fba2 2303 	umull	r2, r3, r2, r3
 8006684:	095b      	lsrs	r3, r3, #5
 8006686:	011d      	lsls	r5, r3, #4
 8006688:	f7fc f828 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 800668c:	4602      	mov	r2, r0
 800668e:	4613      	mov	r3, r2
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	4413      	add	r3, r2
 8006694:	009a      	lsls	r2, r3, #2
 8006696:	441a      	add	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	009b      	lsls	r3, r3, #2
 800669e:	fbb2 f6f3 	udiv	r6, r2, r3
 80066a2:	f7fc f81b 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 80066a6:	4602      	mov	r2, r0
 80066a8:	4613      	mov	r3, r2
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	4413      	add	r3, r2
 80066ae:	009a      	lsls	r2, r3, #2
 80066b0:	441a      	add	r2, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066bc:	4a20      	ldr	r2, [pc, #128]	; (8006740 <UART_SetConfig+0x32c>)
 80066be:	fba2 2303 	umull	r2, r3, r2, r3
 80066c2:	095b      	lsrs	r3, r3, #5
 80066c4:	2264      	movs	r2, #100	; 0x64
 80066c6:	fb02 f303 	mul.w	r3, r2, r3
 80066ca:	1af3      	subs	r3, r6, r3
 80066cc:	011b      	lsls	r3, r3, #4
 80066ce:	3332      	adds	r3, #50	; 0x32
 80066d0:	4a1b      	ldr	r2, [pc, #108]	; (8006740 <UART_SetConfig+0x32c>)
 80066d2:	fba2 2303 	umull	r2, r3, r2, r3
 80066d6:	095b      	lsrs	r3, r3, #5
 80066d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066dc:	441d      	add	r5, r3
 80066de:	f7fb fffd 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 80066e2:	4602      	mov	r2, r0
 80066e4:	4613      	mov	r3, r2
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4413      	add	r3, r2
 80066ea:	009a      	lsls	r2, r3, #2
 80066ec:	441a      	add	r2, r3
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80066f8:	f7fb fff0 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 80066fc:	4602      	mov	r2, r0
 80066fe:	4613      	mov	r3, r2
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	4413      	add	r3, r2
 8006704:	009a      	lsls	r2, r3, #2
 8006706:	441a      	add	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006712:	4a0b      	ldr	r2, [pc, #44]	; (8006740 <UART_SetConfig+0x32c>)
 8006714:	fba2 2303 	umull	r2, r3, r2, r3
 8006718:	095b      	lsrs	r3, r3, #5
 800671a:	2264      	movs	r2, #100	; 0x64
 800671c:	fb02 f303 	mul.w	r3, r2, r3
 8006720:	1af3      	subs	r3, r6, r3
 8006722:	011b      	lsls	r3, r3, #4
 8006724:	3332      	adds	r3, #50	; 0x32
 8006726:	4a06      	ldr	r2, [pc, #24]	; (8006740 <UART_SetConfig+0x32c>)
 8006728:	fba2 2303 	umull	r2, r3, r2, r3
 800672c:	095b      	lsrs	r3, r3, #5
 800672e:	f003 030f 	and.w	r3, r3, #15
 8006732:	442b      	add	r3, r5
 8006734:	60a3      	str	r3, [r4, #8]
 8006736:	e071      	b.n	800681c <UART_SetConfig+0x408>
 8006738:	40011000 	.word	0x40011000
 800673c:	40011400 	.word	0x40011400
 8006740:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681c      	ldr	r4, [r3, #0]
 8006748:	f7fb ffb4 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 800674c:	4602      	mov	r2, r0
 800674e:	4613      	mov	r3, r2
 8006750:	009b      	lsls	r3, r3, #2
 8006752:	4413      	add	r3, r2
 8006754:	009a      	lsls	r2, r3, #2
 8006756:	441a      	add	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006762:	4a30      	ldr	r2, [pc, #192]	; (8006824 <UART_SetConfig+0x410>)
 8006764:	fba2 2303 	umull	r2, r3, r2, r3
 8006768:	095b      	lsrs	r3, r3, #5
 800676a:	011d      	lsls	r5, r3, #4
 800676c:	f7fb ffa2 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 8006770:	4602      	mov	r2, r0
 8006772:	4613      	mov	r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	4413      	add	r3, r2
 8006778:	009a      	lsls	r2, r3, #2
 800677a:	441a      	add	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	fbb2 f6f3 	udiv	r6, r2, r3
 8006786:	f7fb ff95 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 800678a:	4602      	mov	r2, r0
 800678c:	4613      	mov	r3, r2
 800678e:	009b      	lsls	r3, r3, #2
 8006790:	4413      	add	r3, r2
 8006792:	009a      	lsls	r2, r3, #2
 8006794:	441a      	add	r2, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	fbb2 f3f3 	udiv	r3, r2, r3
 80067a0:	4a20      	ldr	r2, [pc, #128]	; (8006824 <UART_SetConfig+0x410>)
 80067a2:	fba2 2303 	umull	r2, r3, r2, r3
 80067a6:	095b      	lsrs	r3, r3, #5
 80067a8:	2264      	movs	r2, #100	; 0x64
 80067aa:	fb02 f303 	mul.w	r3, r2, r3
 80067ae:	1af3      	subs	r3, r6, r3
 80067b0:	011b      	lsls	r3, r3, #4
 80067b2:	3332      	adds	r3, #50	; 0x32
 80067b4:	4a1b      	ldr	r2, [pc, #108]	; (8006824 <UART_SetConfig+0x410>)
 80067b6:	fba2 2303 	umull	r2, r3, r2, r3
 80067ba:	095b      	lsrs	r3, r3, #5
 80067bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80067c0:	441d      	add	r5, r3
 80067c2:	f7fb ff77 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 80067c6:	4602      	mov	r2, r0
 80067c8:	4613      	mov	r3, r2
 80067ca:	009b      	lsls	r3, r3, #2
 80067cc:	4413      	add	r3, r2
 80067ce:	009a      	lsls	r2, r3, #2
 80067d0:	441a      	add	r2, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80067dc:	f7fb ff6a 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 80067e0:	4602      	mov	r2, r0
 80067e2:	4613      	mov	r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	4413      	add	r3, r2
 80067e8:	009a      	lsls	r2, r3, #2
 80067ea:	441a      	add	r2, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	009b      	lsls	r3, r3, #2
 80067f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f6:	4a0b      	ldr	r2, [pc, #44]	; (8006824 <UART_SetConfig+0x410>)
 80067f8:	fba2 2303 	umull	r2, r3, r2, r3
 80067fc:	095b      	lsrs	r3, r3, #5
 80067fe:	2264      	movs	r2, #100	; 0x64
 8006800:	fb02 f303 	mul.w	r3, r2, r3
 8006804:	1af3      	subs	r3, r6, r3
 8006806:	011b      	lsls	r3, r3, #4
 8006808:	3332      	adds	r3, #50	; 0x32
 800680a:	4a06      	ldr	r2, [pc, #24]	; (8006824 <UART_SetConfig+0x410>)
 800680c:	fba2 2303 	umull	r2, r3, r2, r3
 8006810:	095b      	lsrs	r3, r3, #5
 8006812:	f003 030f 	and.w	r3, r3, #15
 8006816:	442b      	add	r3, r5
 8006818:	60a3      	str	r3, [r4, #8]
}
 800681a:	e7ff      	b.n	800681c <UART_SetConfig+0x408>
 800681c:	bf00      	nop
 800681e:	3714      	adds	r7, #20
 8006820:	46bd      	mov	sp, r7
 8006822:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006824:	51eb851f 	.word	0x51eb851f

08006828 <SDIO_Init>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006828:	b084      	sub	sp, #16
 800682a:	b480      	push	{r7}
 800682c:	b085      	sub	sp, #20
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
 8006832:	f107 001c 	add.w	r0, r7, #28
 8006836:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0U;
 800683a:	2300      	movs	r3, #0
 800683c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800683e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006840:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8006842:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8006844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8006846:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8006848:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800684a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800684c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800684e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8006852:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	4313      	orrs	r3, r2
 8006858:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8006862:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	431a      	orrs	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800686e:	2300      	movs	r3, #0
}
 8006870:	4618      	mov	r0, r3
 8006872:	3714      	adds	r7, #20
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	b004      	add	sp, #16
 800687c:	4770      	bx	lr

0800687e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800687e:	b480      	push	{r7}
 8006880:	b083      	sub	sp, #12
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800688c:	4618      	mov	r0, r3
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <SDIO_WriteFIFO>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80068ac:	2300      	movs	r3, #0
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	370c      	adds	r7, #12
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr

080068ba <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80068ba:	b480      	push	{r7}
 80068bc:	b083      	sub	sp, #12
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2203      	movs	r2, #3
 80068c6:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 80068c8:	2300      	movs	r3, #0
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	370c      	adds	r7, #12
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr

080068d6 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80068d6:	b480      	push	{r7}
 80068d8:	b083      	sub	sp, #12
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 0303 	and.w	r3, r3, #3
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	370c      	adds	r7, #12
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr

080068f2 <SDIO_SendCommand>:
  * @param  Command pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b085      	sub	sp, #20
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
 80068fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80068fc:	2300      	movs	r3, #0
 80068fe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006910:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006916:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800691c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	4313      	orrs	r3, r2
 8006922:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800692c:	f023 030f 	bic.w	r3, r3, #15
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	431a      	orrs	r2, r3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8006938:	2300      	movs	r3, #0
}
 800693a:	4618      	mov	r0, r3
 800693c:	3714      	adds	r7, #20
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr

08006946 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8006946:	b480      	push	{r7}
 8006948:	b083      	sub	sp, #12
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	691b      	ldr	r3, [r3, #16]
 8006952:	b2db      	uxtb	r3, r3
}
 8006954:	4618      	mov	r0, r3
 8006956:	370c      	adds	r7, #12
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr

08006960 <SDIO_GetResponse>:
  *            @arg SDIO_RESP1: Response Register 3
  *            @arg SDIO_RESP1: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 800696a:	2300      	movs	r3, #0
 800696c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	3314      	adds	r3, #20
 8006972:	461a      	mov	r2, r3
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	4413      	add	r3, r2
 8006978:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
}  
 800697e:	4618      	mov	r0, r3
 8006980:	3714      	adds	r7, #20
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <SDIO_ConfigData>:
  * @param  Data  pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800698a:	b480      	push	{r7}
 800698c:	b085      	sub	sp, #20
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
 8006992:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006994:	2300      	movs	r3, #0
 8006996:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	685a      	ldr	r2, [r3, #4]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80069b0:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80069b6:	431a      	orrs	r2, r3
                       Data->DPSM);
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80069bc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c8:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	431a      	orrs	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80069d4:	2300      	movs	r3, #0

}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3714      	adds	r7, #20
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr

080069e2 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80069e2:	b580      	push	{r7, lr}
 80069e4:	b088      	sub	sp, #32
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
 80069ea:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80069ec:	2300      	movs	r3, #0
 80069ee:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80069f4:	2310      	movs	r3, #16
 80069f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80069f8:	2340      	movs	r3, #64	; 0x40
 80069fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80069fc:	2300      	movs	r3, #0
 80069fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a04:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a06:	f107 0308 	add.w	r3, r7, #8
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f7ff ff70 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a16:	2110      	movs	r1, #16
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 fa63 	bl	8006ee4 <SDMMC_GetCmdResp1>
 8006a1e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a20:	69fb      	ldr	r3, [r7, #28]
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3720      	adds	r7, #32
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006a2a:	b580      	push	{r7, lr}
 8006a2c:	b088      	sub	sp, #32
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
 8006a32:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006a34:	2300      	movs	r3, #0
 8006a36:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006a3c:	2311      	movs	r3, #17
 8006a3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a40:	2340      	movs	r3, #64	; 0x40
 8006a42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a44:	2300      	movs	r3, #0
 8006a46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a4c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a4e:	f107 0308 	add.w	r3, r7, #8
 8006a52:	4619      	mov	r1, r3
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f7ff ff4c 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a5e:	2111      	movs	r1, #17
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f000 fa3f 	bl	8006ee4 <SDMMC_GetCmdResp1>
 8006a66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a68:	69fb      	ldr	r3, [r7, #28]
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3720      	adds	r7, #32
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}

08006a72 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006a72:	b580      	push	{r7, lr}
 8006a74:	b088      	sub	sp, #32
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
 8006a7a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006a84:	2312      	movs	r3, #18
 8006a86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a88:	2340      	movs	r3, #64	; 0x40
 8006a8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a94:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a96:	f107 0308 	add.w	r3, r7, #8
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f7ff ff28 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aa6:	2112      	movs	r1, #18
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 fa1b 	bl	8006ee4 <SDMMC_GetCmdResp1>
 8006aae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ab0:	69fb      	ldr	r3, [r7, #28]
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3720      	adds	r7, #32
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b088      	sub	sp, #32
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
 8006ac2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006acc:	2318      	movs	r3, #24
 8006ace:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ad0:	2340      	movs	r3, #64	; 0x40
 8006ad2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ad8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006adc:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ade:	f107 0308 	add.w	r3, r7, #8
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f7ff ff04 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006aea:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aee:	2118      	movs	r1, #24
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 f9f7 	bl	8006ee4 <SDMMC_GetCmdResp1>
 8006af6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006af8:	69fb      	ldr	r3, [r7, #28]
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3720      	adds	r7, #32
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}

08006b02 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b088      	sub	sp, #32
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
 8006b0a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006b14:	2319      	movs	r3, #25
 8006b16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b18:	2340      	movs	r3, #64	; 0x40
 8006b1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b24:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b26:	f107 0308 	add.w	r3, r7, #8
 8006b2a:	4619      	mov	r1, r3
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f7ff fee0 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b36:	2119      	movs	r1, #25
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 f9d3 	bl	8006ee4 <SDMMC_GetCmdResp1>
 8006b3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b40:	69fb      	ldr	r3, [r7, #28]
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3720      	adds	r7, #32
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
	...

08006b4c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b088      	sub	sp, #32
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006b54:	2300      	movs	r3, #0
 8006b56:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006b5c:	230c      	movs	r3, #12
 8006b5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b60:	2340      	movs	r3, #64	; 0x40
 8006b62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b64:	2300      	movs	r3, #0
 8006b66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b6c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b6e:	f107 0308 	add.w	r3, r7, #8
 8006b72:	4619      	mov	r1, r3
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f7ff febc 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 8006b7a:	4a05      	ldr	r2, [pc, #20]	; (8006b90 <SDMMC_CmdStopTransfer+0x44>)
 8006b7c:	210c      	movs	r1, #12
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 f9b0 	bl	8006ee4 <SDMMC_GetCmdResp1>
 8006b84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b86:	69fb      	ldr	r3, [r7, #28]
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3720      	adds	r7, #32
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	05f5e100 	.word	0x05f5e100

08006b94 <SDMMC_CmdSelDesel>:
  * @param  SDIOx Pointer to SDIO register base 
  * @param  addr Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b08a      	sub	sp, #40	; 0x28
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	60f8      	str	r0, [r7, #12]
 8006b9c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006ba8:	2307      	movs	r3, #7
 8006baa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006bac:	2340      	movs	r3, #64	; 0x40
 8006bae:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006bb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bb8:	623b      	str	r3, [r7, #32]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006bba:	f107 0310 	add.w	r3, r7, #16
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	68f8      	ldr	r0, [r7, #12]
 8006bc2:	f7ff fe96 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bca:	2107      	movs	r1, #7
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f000 f989 	bl	8006ee4 <SDMMC_GetCmdResp1>
 8006bd2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3728      	adds	r7, #40	; 0x28
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}

08006bde <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b088      	sub	sp, #32
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006be6:	2300      	movs	r3, #0
 8006be8:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0U;
 8006bea:	2300      	movs	r3, #0
 8006bec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006bfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bfe:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c00:	f107 0308 	add.w	r3, r7, #8
 8006c04:	4619      	mov	r1, r3
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f7ff fe73 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 f93f 	bl	8006e90 <SDMMC_GetCmdError>
 8006c12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c14:	69fb      	ldr	r3, [r7, #28]
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3720      	adds	r7, #32
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}

08006c1e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b088      	sub	sp, #32
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006c26:	2300      	movs	r3, #0
 8006c28:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006c2a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006c2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006c30:	2308      	movs	r3, #8
 8006c32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c34:	2340      	movs	r3, #64	; 0x40
 8006c36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c40:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c42:	f107 0308 	add.w	r3, r7, #8
 8006c46:	4619      	mov	r1, r3
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f7ff fe52 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 fb10 	bl	8007274 <SDMMC_GetCmdResp7>
 8006c54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c56:	69fb      	ldr	r3, [r7, #28]
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3720      	adds	r7, #32
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b088      	sub	sp, #32
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006c72:	2337      	movs	r3, #55	; 0x37
 8006c74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c76:	2340      	movs	r3, #64	; 0x40
 8006c78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c82:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c84:	f107 0308 	add.w	r3, r7, #8
 8006c88:	4619      	mov	r1, r3
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f7ff fe31 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006c90:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c94:	2137      	movs	r1, #55	; 0x37
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 f924 	bl	8006ee4 <SDMMC_GetCmdResp1>
 8006c9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c9e:	69fb      	ldr	r3, [r7, #28]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3720      	adds	r7, #32
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b088      	sub	sp, #32
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006cbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006cc2:	2329      	movs	r3, #41	; 0x29
 8006cc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006cc6:	2340      	movs	r3, #64	; 0x40
 8006cc8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006cce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cd2:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006cd4:	f107 0308 	add.w	r3, r7, #8
 8006cd8:	4619      	mov	r1, r3
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f7ff fe09 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f000 fa25 	bl	8007130 <SDMMC_GetCmdResp3>
 8006ce6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ce8:	69fb      	ldr	r3, [r7, #28]
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3720      	adds	r7, #32
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}

08006cf2 <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8006cf2:	b580      	push	{r7, lr}
 8006cf4:	b088      	sub	sp, #32
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
 8006cfa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006d04:	2306      	movs	r3, #6
 8006d06:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d08:	2340      	movs	r3, #64	; 0x40
 8006d0a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d14:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d16:	f107 0308 	add.w	r3, r7, #8
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f7ff fde8 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d26:	2106      	movs	r1, #6
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f000 f8db 	bl	8006ee4 <SDMMC_GetCmdResp1>
 8006d2e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d30:	69fb      	ldr	r3, [r7, #28]
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3720      	adds	r7, #32
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}

08006d3a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8006d3a:	b580      	push	{r7, lr}
 8006d3c:	b088      	sub	sp, #32
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006d42:	2300      	movs	r3, #0
 8006d44:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006d46:	2300      	movs	r3, #0
 8006d48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006d4a:	2333      	movs	r3, #51	; 0x33
 8006d4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d4e:	2340      	movs	r3, #64	; 0x40
 8006d50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d52:	2300      	movs	r3, #0
 8006d54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d5a:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d5c:	f107 0308 	add.w	r3, r7, #8
 8006d60:	4619      	mov	r1, r3
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f7ff fdc5 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006d68:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d6c:	2133      	movs	r1, #51	; 0x33
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f000 f8b8 	bl	8006ee4 <SDMMC_GetCmdResp1>
 8006d74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d76:	69fb      	ldr	r3, [r7, #28]
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3720      	adds	r7, #32
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}

08006d80 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b088      	sub	sp, #32
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006d90:	2302      	movs	r3, #2
 8006d92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006d94:	23c0      	movs	r3, #192	; 0xc0
 8006d96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006da0:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006da2:	f107 0308 	add.w	r3, r7, #8
 8006da6:	4619      	mov	r1, r3
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f7ff fda2 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 f97e 	bl	80070b0 <SDMMC_GetCmdResp2>
 8006db4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006db6:	69fb      	ldr	r3, [r7, #28]
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3720      	adds	r7, #32
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b088      	sub	sp, #32
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006dd2:	2309      	movs	r3, #9
 8006dd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006dd6:	23c0      	movs	r3, #192	; 0xc0
 8006dd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006dde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006de2:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006de4:	f107 0308 	add.w	r3, r7, #8
 8006de8:	4619      	mov	r1, r3
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f7ff fd81 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 f95d 	bl	80070b0 <SDMMC_GetCmdResp2>
 8006df6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006df8:	69fb      	ldr	r3, [r7, #28]
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3720      	adds	r7, #32
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}

08006e02 <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8006e02:	b580      	push	{r7, lr}
 8006e04:	b088      	sub	sp, #32
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
 8006e0a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006e10:	2300      	movs	r3, #0
 8006e12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006e14:	2303      	movs	r3, #3
 8006e16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006e18:	2340      	movs	r3, #64	; 0x40
 8006e1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e24:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e26:	f107 0308 	add.w	r3, r7, #8
 8006e2a:	4619      	mov	r1, r3
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f7ff fd60 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006e32:	683a      	ldr	r2, [r7, #0]
 8006e34:	2103      	movs	r1, #3
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 f9ae 	bl	8007198 <SDMMC_GetCmdResp6>
 8006e3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e3e:	69fb      	ldr	r3, [r7, #28]
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3720      	adds	r7, #32
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b088      	sub	sp, #32
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006e52:	2300      	movs	r3, #0
 8006e54:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006e5a:	230d      	movs	r3, #13
 8006e5c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006e5e:	2340      	movs	r3, #64	; 0x40
 8006e60:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e62:	2300      	movs	r3, #0
 8006e64:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e6a:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e6c:	f107 0308 	add.w	r3, r7, #8
 8006e70:	4619      	mov	r1, r3
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f7ff fd3d 	bl	80068f2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8006e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e7c:	210d      	movs	r1, #13
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f000 f830 	bl	8006ee4 <SDMMC_GetCmdResp1>
 8006e84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e86:	69fb      	ldr	r3, [r7, #28]
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3720      	adds	r7, #32
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8006e90:	b490      	push	{r4, r7}
 8006e92:	b082      	sub	sp, #8
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006e98:	4b10      	ldr	r3, [pc, #64]	; (8006edc <SDMMC_GetCmdError+0x4c>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a10      	ldr	r2, [pc, #64]	; (8006ee0 <SDMMC_GetCmdError+0x50>)
 8006e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8006ea2:	0a5b      	lsrs	r3, r3, #9
 8006ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ea8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006eac:	4623      	mov	r3, r4
 8006eae:	1e5c      	subs	r4, r3, #1
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d102      	bne.n	8006eba <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006eb4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006eb8:	e00a      	b.n	8006ed0 <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d0f2      	beq.n	8006eac <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006ecc:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8006ece:	2300      	movs	r3, #0
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3708      	adds	r7, #8
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bc90      	pop	{r4, r7}
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop
 8006edc:	20000008 	.word	0x20000008
 8006ee0:	10624dd3 	.word	0x10624dd3

08006ee4 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006ee4:	b590      	push	{r4, r7, lr}
 8006ee6:	b087      	sub	sp, #28
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	460b      	mov	r3, r1
 8006eee:	607a      	str	r2, [r7, #4]
 8006ef0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006ef2:	4b6c      	ldr	r3, [pc, #432]	; (80070a4 <SDMMC_GetCmdResp1+0x1c0>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a6c      	ldr	r2, [pc, #432]	; (80070a8 <SDMMC_GetCmdResp1+0x1c4>)
 8006ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8006efc:	0a5b      	lsrs	r3, r3, #9
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006f04:	4623      	mov	r3, r4
 8006f06:	1e5c      	subs	r4, r3, #1
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d102      	bne.n	8006f12 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006f0c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006f10:	e0c3      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f16:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d0f2      	beq.n	8006f04 <SDMMC_GetCmdResp1+0x20>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f22:	f003 0304 	and.w	r3, r3, #4
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d004      	beq.n	8006f34 <SDMMC_GetCmdResp1+0x50>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2204      	movs	r2, #4
 8006f2e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006f30:	2304      	movs	r3, #4
 8006f32:	e0b2      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f38:	f003 0301 	and.w	r3, r3, #1
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d004      	beq.n	8006f4a <SDMMC_GetCmdResp1+0x66>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2201      	movs	r2, #1
 8006f44:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e0a7      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006f4a:	68f8      	ldr	r0, [r7, #12]
 8006f4c:	f7ff fcfb 	bl	8006946 <SDIO_GetCommandResponse>
 8006f50:	4603      	mov	r3, r0
 8006f52:	461a      	mov	r2, r3
 8006f54:	7afb      	ldrb	r3, [r7, #11]
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d001      	beq.n	8006f5e <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e09d      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006f64:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006f66:	2100      	movs	r1, #0
 8006f68:	68f8      	ldr	r0, [r7, #12]
 8006f6a:	f7ff fcf9 	bl	8006960 <SDIO_GetResponse>
 8006f6e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006f70:	697a      	ldr	r2, [r7, #20]
 8006f72:	4b4e      	ldr	r3, [pc, #312]	; (80070ac <SDMMC_GetCmdResp1+0x1c8>)
 8006f74:	4013      	ands	r3, r2
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d101      	bne.n	8006f7e <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	e08d      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	da02      	bge.n	8006f8a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006f84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f88:	e087      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d001      	beq.n	8006f98 <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006f94:	2340      	movs	r3, #64	; 0x40
 8006f96:	e080      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d001      	beq.n	8006fa6 <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006fa2:	2380      	movs	r3, #128	; 0x80
 8006fa4:	e079      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d002      	beq.n	8006fb6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006fb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006fb4:	e071      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d002      	beq.n	8006fc6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006fc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006fc4:	e069      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d002      	beq.n	8006fd6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006fd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fd4:	e061      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d002      	beq.n	8006fe6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006fe0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006fe4:	e059      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d002      	beq.n	8006ff6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006ff0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ff4:	e051      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007000:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007004:	e049      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800700c:	2b00      	cmp	r3, #0
 800700e:	d002      	beq.n	8007016 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007010:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007014:	e041      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800701c:	2b00      	cmp	r3, #0
 800701e:	d002      	beq.n	8007026 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 8007020:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007024:	e039      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800702c:	2b00      	cmp	r3, #0
 800702e:	d002      	beq.n	8007036 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007030:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007034:	e031      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800703c:	2b00      	cmp	r3, #0
 800703e:	d002      	beq.n	8007046 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007040:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007044:	e029      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800704c:	2b00      	cmp	r3, #0
 800704e:	d002      	beq.n	8007056 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007050:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007054:	e021      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800705c:	2b00      	cmp	r3, #0
 800705e:	d002      	beq.n	8007066 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007060:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007064:	e019      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800706c:	2b00      	cmp	r3, #0
 800706e:	d002      	beq.n	8007076 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007070:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007074:	e011      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800707c:	2b00      	cmp	r3, #0
 800707e:	d002      	beq.n	8007086 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007080:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007084:	e009      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	f003 0308 	and.w	r3, r3, #8
 800708c:	2b00      	cmp	r3, #0
 800708e:	d002      	beq.n	8007096 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007090:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007094:	e001      	b.n	800709a <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007096:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800709a:	4618      	mov	r0, r3
 800709c:	371c      	adds	r7, #28
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd90      	pop	{r4, r7, pc}
 80070a2:	bf00      	nop
 80070a4:	20000008 	.word	0x20000008
 80070a8:	10624dd3 	.word	0x10624dd3
 80070ac:	fdffe008 	.word	0xfdffe008

080070b0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80070b0:	b490      	push	{r4, r7}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80070b8:	4b1b      	ldr	r3, [pc, #108]	; (8007128 <SDMMC_GetCmdResp2+0x78>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a1b      	ldr	r2, [pc, #108]	; (800712c <SDMMC_GetCmdResp2+0x7c>)
 80070be:	fba2 2303 	umull	r2, r3, r2, r3
 80070c2:	0a5b      	lsrs	r3, r3, #9
 80070c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80070c8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80070cc:	4623      	mov	r3, r4
 80070ce:	1e5c      	subs	r4, r3, #1
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d102      	bne.n	80070da <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80070d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80070d8:	e020      	b.n	800711c <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070de:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d0f2      	beq.n	80070cc <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070ea:	f003 0304 	and.w	r3, r3, #4
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d004      	beq.n	80070fc <SDMMC_GetCmdResp2+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2204      	movs	r2, #4
 80070f6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80070f8:	2304      	movs	r3, #4
 80070fa:	e00f      	b.n	800711c <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007100:	f003 0301 	and.w	r3, r3, #1
 8007104:	2b00      	cmp	r3, #0
 8007106:	d004      	beq.n	8007112 <SDMMC_GetCmdResp2+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800710e:	2301      	movs	r3, #1
 8007110:	e004      	b.n	800711c <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007118:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800711a:	2300      	movs	r3, #0
}
 800711c:	4618      	mov	r0, r3
 800711e:	3708      	adds	r7, #8
 8007120:	46bd      	mov	sp, r7
 8007122:	bc90      	pop	{r4, r7}
 8007124:	4770      	bx	lr
 8007126:	bf00      	nop
 8007128:	20000008 	.word	0x20000008
 800712c:	10624dd3 	.word	0x10624dd3

08007130 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007130:	b490      	push	{r4, r7}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007138:	4b15      	ldr	r3, [pc, #84]	; (8007190 <SDMMC_GetCmdResp3+0x60>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a15      	ldr	r2, [pc, #84]	; (8007194 <SDMMC_GetCmdResp3+0x64>)
 800713e:	fba2 2303 	umull	r2, r3, r2, r3
 8007142:	0a5b      	lsrs	r3, r3, #9
 8007144:	f241 3288 	movw	r2, #5000	; 0x1388
 8007148:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800714c:	4623      	mov	r3, r4
 800714e:	1e5c      	subs	r4, r3, #1
 8007150:	2b00      	cmp	r3, #0
 8007152:	d102      	bne.n	800715a <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007154:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007158:	e015      	b.n	8007186 <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800715e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007162:	2b00      	cmp	r3, #0
 8007164:	d0f2      	beq.n	800714c <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800716a:	f003 0304 	and.w	r3, r3, #4
 800716e:	2b00      	cmp	r3, #0
 8007170:	d004      	beq.n	800717c <SDMMC_GetCmdResp3+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2204      	movs	r2, #4
 8007176:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007178:	2304      	movs	r3, #4
 800717a:	e004      	b.n	8007186 <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007182:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007184:	2300      	movs	r3, #0
}
 8007186:	4618      	mov	r0, r3
 8007188:	3708      	adds	r7, #8
 800718a:	46bd      	mov	sp, r7
 800718c:	bc90      	pop	{r4, r7}
 800718e:	4770      	bx	lr
 8007190:	20000008 	.word	0x20000008
 8007194:	10624dd3 	.word	0x10624dd3

08007198 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007198:	b590      	push	{r4, r7, lr}
 800719a:	b087      	sub	sp, #28
 800719c:	af00      	add	r7, sp, #0
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	460b      	mov	r3, r1
 80071a2:	607a      	str	r2, [r7, #4]
 80071a4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80071a6:	4b31      	ldr	r3, [pc, #196]	; (800726c <SDMMC_GetCmdResp6+0xd4>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a31      	ldr	r2, [pc, #196]	; (8007270 <SDMMC_GetCmdResp6+0xd8>)
 80071ac:	fba2 2303 	umull	r2, r3, r2, r3
 80071b0:	0a5b      	lsrs	r3, r3, #9
 80071b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80071b6:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80071ba:	4623      	mov	r3, r4
 80071bc:	1e5c      	subs	r4, r3, #1
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d102      	bne.n	80071c8 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 80071c2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80071c6:	e04c      	b.n	8007262 <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071cc:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d0f2      	beq.n	80071ba <SDMMC_GetCmdResp6+0x22>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071d8:	f003 0304 	and.w	r3, r3, #4
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d004      	beq.n	80071ea <SDMMC_GetCmdResp6+0x52>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2204      	movs	r2, #4
 80071e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80071e6:	2304      	movs	r3, #4
 80071e8:	e03b      	b.n	8007262 <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071ee:	f003 0301 	and.w	r3, r3, #1
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d004      	beq.n	8007200 <SDMMC_GetCmdResp6+0x68>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2201      	movs	r2, #1
 80071fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071fc:	2301      	movs	r3, #1
 80071fe:	e030      	b.n	8007262 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007200:	68f8      	ldr	r0, [r7, #12]
 8007202:	f7ff fba0 	bl	8006946 <SDIO_GetCommandResponse>
 8007206:	4603      	mov	r3, r0
 8007208:	461a      	mov	r2, r3
 800720a:	7afb      	ldrb	r3, [r7, #11]
 800720c:	4293      	cmp	r3, r2
 800720e:	d001      	beq.n	8007214 <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007210:	2301      	movs	r3, #1
 8007212:	e026      	b.n	8007262 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800721a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800721c:	2100      	movs	r1, #0
 800721e:	68f8      	ldr	r0, [r7, #12]
 8007220:	f7ff fb9e 	bl	8006960 <SDIO_GetResponse>
 8007224:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800722c:	2b00      	cmp	r3, #0
 800722e:	d106      	bne.n	800723e <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	0c1b      	lsrs	r3, r3, #16
 8007234:	b29a      	uxth	r2, r3
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800723a:	2300      	movs	r3, #0
 800723c:	e011      	b.n	8007262 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007244:	2b00      	cmp	r3, #0
 8007246:	d002      	beq.n	800724e <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007248:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800724c:	e009      	b.n	8007262 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007254:	2b00      	cmp	r3, #0
 8007256:	d002      	beq.n	800725e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007258:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800725c:	e001      	b.n	8007262 <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800725e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007262:	4618      	mov	r0, r3
 8007264:	371c      	adds	r7, #28
 8007266:	46bd      	mov	sp, r7
 8007268:	bd90      	pop	{r4, r7, pc}
 800726a:	bf00      	nop
 800726c:	20000008 	.word	0x20000008
 8007270:	10624dd3 	.word	0x10624dd3

08007274 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007274:	b490      	push	{r4, r7}
 8007276:	b082      	sub	sp, #8
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800727c:	4b18      	ldr	r3, [pc, #96]	; (80072e0 <SDMMC_GetCmdResp7+0x6c>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a18      	ldr	r2, [pc, #96]	; (80072e4 <SDMMC_GetCmdResp7+0x70>)
 8007282:	fba2 2303 	umull	r2, r3, r2, r3
 8007286:	0a5b      	lsrs	r3, r3, #9
 8007288:	f241 3288 	movw	r2, #5000	; 0x1388
 800728c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007290:	4623      	mov	r3, r4
 8007292:	1e5c      	subs	r4, r3, #1
 8007294:	2b00      	cmp	r3, #0
 8007296:	d102      	bne.n	800729e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007298:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800729c:	e01a      	b.n	80072d4 <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072a2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d0f2      	beq.n	8007290 <SDMMC_GetCmdResp7+0x1c>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ae:	f003 0304 	and.w	r3, r3, #4
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d004      	beq.n	80072c0 <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2240      	movs	r2, #64	; 0x40
 80072ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80072bc:	2304      	movs	r3, #4
 80072be:	e009      	b.n	80072d4 <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d002      	beq.n	80072d2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2240      	movs	r2, #64	; 0x40
 80072d0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80072d2:	2300      	movs	r3, #0
  
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3708      	adds	r7, #8
 80072d8:	46bd      	mov	sp, r7
 80072da:	bc90      	pop	{r4, r7}
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	20000008 	.word	0x20000008
 80072e4:	10624dd3 	.word	0x10624dd3

080072e8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	4603      	mov	r3, r0
 80072f0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80072f2:	79fb      	ldrb	r3, [r7, #7]
 80072f4:	4a08      	ldr	r2, [pc, #32]	; (8007318 <disk_status+0x30>)
 80072f6:	009b      	lsls	r3, r3, #2
 80072f8:	4413      	add	r3, r2
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	79fa      	ldrb	r2, [r7, #7]
 8007300:	4905      	ldr	r1, [pc, #20]	; (8007318 <disk_status+0x30>)
 8007302:	440a      	add	r2, r1
 8007304:	7a12      	ldrb	r2, [r2, #8]
 8007306:	4610      	mov	r0, r2
 8007308:	4798      	blx	r3
 800730a:	4603      	mov	r3, r0
 800730c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800730e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007310:	4618      	mov	r0, r3
 8007312:	3710      	adds	r7, #16
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}
 8007318:	200000b8 	.word	0x200000b8

0800731c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b084      	sub	sp, #16
 8007320:	af00      	add	r7, sp, #0
 8007322:	4603      	mov	r3, r0
 8007324:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007326:	2300      	movs	r3, #0
 8007328:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800732a:	79fb      	ldrb	r3, [r7, #7]
 800732c:	4a0d      	ldr	r2, [pc, #52]	; (8007364 <disk_initialize+0x48>)
 800732e:	5cd3      	ldrb	r3, [r2, r3]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d111      	bne.n	8007358 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007334:	79fb      	ldrb	r3, [r7, #7]
 8007336:	4a0b      	ldr	r2, [pc, #44]	; (8007364 <disk_initialize+0x48>)
 8007338:	2101      	movs	r1, #1
 800733a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800733c:	79fb      	ldrb	r3, [r7, #7]
 800733e:	4a09      	ldr	r2, [pc, #36]	; (8007364 <disk_initialize+0x48>)
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	4413      	add	r3, r2
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	79fa      	ldrb	r2, [r7, #7]
 800734a:	4906      	ldr	r1, [pc, #24]	; (8007364 <disk_initialize+0x48>)
 800734c:	440a      	add	r2, r1
 800734e:	7a12      	ldrb	r2, [r2, #8]
 8007350:	4610      	mov	r0, r2
 8007352:	4798      	blx	r3
 8007354:	4603      	mov	r3, r0
 8007356:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007358:	7bfb      	ldrb	r3, [r7, #15]
}
 800735a:	4618      	mov	r0, r3
 800735c:	3710      	adds	r7, #16
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
 8007362:	bf00      	nop
 8007364:	200000b8 	.word	0x200000b8

08007368 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007368:	b590      	push	{r4, r7, lr}
 800736a:	b087      	sub	sp, #28
 800736c:	af00      	add	r7, sp, #0
 800736e:	60b9      	str	r1, [r7, #8]
 8007370:	607a      	str	r2, [r7, #4]
 8007372:	603b      	str	r3, [r7, #0]
 8007374:	4603      	mov	r3, r0
 8007376:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007378:	7bfb      	ldrb	r3, [r7, #15]
 800737a:	4a0a      	ldr	r2, [pc, #40]	; (80073a4 <disk_read+0x3c>)
 800737c:	009b      	lsls	r3, r3, #2
 800737e:	4413      	add	r3, r2
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	689c      	ldr	r4, [r3, #8]
 8007384:	7bfb      	ldrb	r3, [r7, #15]
 8007386:	4a07      	ldr	r2, [pc, #28]	; (80073a4 <disk_read+0x3c>)
 8007388:	4413      	add	r3, r2
 800738a:	7a18      	ldrb	r0, [r3, #8]
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	68b9      	ldr	r1, [r7, #8]
 8007392:	47a0      	blx	r4
 8007394:	4603      	mov	r3, r0
 8007396:	75fb      	strb	r3, [r7, #23]
  return res;
 8007398:	7dfb      	ldrb	r3, [r7, #23]
}
 800739a:	4618      	mov	r0, r3
 800739c:	371c      	adds	r7, #28
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd90      	pop	{r4, r7, pc}
 80073a2:	bf00      	nop
 80073a4:	200000b8 	.word	0x200000b8

080073a8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80073a8:	b590      	push	{r4, r7, lr}
 80073aa:	b087      	sub	sp, #28
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60b9      	str	r1, [r7, #8]
 80073b0:	607a      	str	r2, [r7, #4]
 80073b2:	603b      	str	r3, [r7, #0]
 80073b4:	4603      	mov	r3, r0
 80073b6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80073b8:	7bfb      	ldrb	r3, [r7, #15]
 80073ba:	4a0a      	ldr	r2, [pc, #40]	; (80073e4 <disk_write+0x3c>)
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	4413      	add	r3, r2
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	68dc      	ldr	r4, [r3, #12]
 80073c4:	7bfb      	ldrb	r3, [r7, #15]
 80073c6:	4a07      	ldr	r2, [pc, #28]	; (80073e4 <disk_write+0x3c>)
 80073c8:	4413      	add	r3, r2
 80073ca:	7a18      	ldrb	r0, [r3, #8]
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	68b9      	ldr	r1, [r7, #8]
 80073d2:	47a0      	blx	r4
 80073d4:	4603      	mov	r3, r0
 80073d6:	75fb      	strb	r3, [r7, #23]
  return res;
 80073d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80073da:	4618      	mov	r0, r3
 80073dc:	371c      	adds	r7, #28
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd90      	pop	{r4, r7, pc}
 80073e2:	bf00      	nop
 80073e4:	200000b8 	.word	0x200000b8

080073e8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	4603      	mov	r3, r0
 80073f0:	603a      	str	r2, [r7, #0]
 80073f2:	71fb      	strb	r3, [r7, #7]
 80073f4:	460b      	mov	r3, r1
 80073f6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80073f8:	79fb      	ldrb	r3, [r7, #7]
 80073fa:	4a09      	ldr	r2, [pc, #36]	; (8007420 <disk_ioctl+0x38>)
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	4413      	add	r3, r2
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	691b      	ldr	r3, [r3, #16]
 8007404:	79fa      	ldrb	r2, [r7, #7]
 8007406:	4906      	ldr	r1, [pc, #24]	; (8007420 <disk_ioctl+0x38>)
 8007408:	440a      	add	r2, r1
 800740a:	7a10      	ldrb	r0, [r2, #8]
 800740c:	79b9      	ldrb	r1, [r7, #6]
 800740e:	683a      	ldr	r2, [r7, #0]
 8007410:	4798      	blx	r3
 8007412:	4603      	mov	r3, r0
 8007414:	73fb      	strb	r3, [r7, #15]
  return res;
 8007416:	7bfb      	ldrb	r3, [r7, #15]
}
 8007418:	4618      	mov	r0, r3
 800741a:	3710      	adds	r7, #16
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}
 8007420:	200000b8 	.word	0x200000b8

08007424 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007424:	b480      	push	{r7}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	3301      	adds	r3, #1
 8007430:	781b      	ldrb	r3, [r3, #0]
 8007432:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007434:	89fb      	ldrh	r3, [r7, #14]
 8007436:	021b      	lsls	r3, r3, #8
 8007438:	b21a      	sxth	r2, r3
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	781b      	ldrb	r3, [r3, #0]
 800743e:	b21b      	sxth	r3, r3
 8007440:	4313      	orrs	r3, r2
 8007442:	b21b      	sxth	r3, r3
 8007444:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007446:	89fb      	ldrh	r3, [r7, #14]
}
 8007448:	4618      	mov	r0, r3
 800744a:	3714      	adds	r7, #20
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007454:	b480      	push	{r7}
 8007456:	b085      	sub	sp, #20
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	3303      	adds	r3, #3
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	021b      	lsls	r3, r3, #8
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	3202      	adds	r2, #2
 800746c:	7812      	ldrb	r2, [r2, #0]
 800746e:	4313      	orrs	r3, r2
 8007470:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	021b      	lsls	r3, r3, #8
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	3201      	adds	r2, #1
 800747a:	7812      	ldrb	r2, [r2, #0]
 800747c:	4313      	orrs	r3, r2
 800747e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	021b      	lsls	r3, r3, #8
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	7812      	ldrb	r2, [r2, #0]
 8007488:	4313      	orrs	r3, r2
 800748a:	60fb      	str	r3, [r7, #12]
	return rv;
 800748c:	68fb      	ldr	r3, [r7, #12]
}
 800748e:	4618      	mov	r0, r3
 8007490:	3714      	adds	r7, #20
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr

0800749a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800749a:	b480      	push	{r7}
 800749c:	b083      	sub	sp, #12
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
 80074a2:	460b      	mov	r3, r1
 80074a4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	1c5a      	adds	r2, r3, #1
 80074aa:	607a      	str	r2, [r7, #4]
 80074ac:	887a      	ldrh	r2, [r7, #2]
 80074ae:	b2d2      	uxtb	r2, r2
 80074b0:	701a      	strb	r2, [r3, #0]
 80074b2:	887b      	ldrh	r3, [r7, #2]
 80074b4:	0a1b      	lsrs	r3, r3, #8
 80074b6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	1c5a      	adds	r2, r3, #1
 80074bc:	607a      	str	r2, [r7, #4]
 80074be:	887a      	ldrh	r2, [r7, #2]
 80074c0:	b2d2      	uxtb	r2, r2
 80074c2:	701a      	strb	r2, [r3, #0]
}
 80074c4:	bf00      	nop
 80074c6:	370c      	adds	r7, #12
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	1c5a      	adds	r2, r3, #1
 80074de:	607a      	str	r2, [r7, #4]
 80074e0:	683a      	ldr	r2, [r7, #0]
 80074e2:	b2d2      	uxtb	r2, r2
 80074e4:	701a      	strb	r2, [r3, #0]
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	0a1b      	lsrs	r3, r3, #8
 80074ea:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	1c5a      	adds	r2, r3, #1
 80074f0:	607a      	str	r2, [r7, #4]
 80074f2:	683a      	ldr	r2, [r7, #0]
 80074f4:	b2d2      	uxtb	r2, r2
 80074f6:	701a      	strb	r2, [r3, #0]
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	0a1b      	lsrs	r3, r3, #8
 80074fc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	1c5a      	adds	r2, r3, #1
 8007502:	607a      	str	r2, [r7, #4]
 8007504:	683a      	ldr	r2, [r7, #0]
 8007506:	b2d2      	uxtb	r2, r2
 8007508:	701a      	strb	r2, [r3, #0]
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	0a1b      	lsrs	r3, r3, #8
 800750e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	1c5a      	adds	r2, r3, #1
 8007514:	607a      	str	r2, [r7, #4]
 8007516:	683a      	ldr	r2, [r7, #0]
 8007518:	b2d2      	uxtb	r2, r2
 800751a:	701a      	strb	r2, [r3, #0]
}
 800751c:	bf00      	nop
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007528:	b480      	push	{r7}
 800752a:	b087      	sub	sp, #28
 800752c:	af00      	add	r7, sp, #0
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00d      	beq.n	800755e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	1c5a      	adds	r2, r3, #1
 8007546:	617a      	str	r2, [r7, #20]
 8007548:	693a      	ldr	r2, [r7, #16]
 800754a:	1c51      	adds	r1, r2, #1
 800754c:	6139      	str	r1, [r7, #16]
 800754e:	7812      	ldrb	r2, [r2, #0]
 8007550:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	3b01      	subs	r3, #1
 8007556:	607b      	str	r3, [r7, #4]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d1f1      	bne.n	8007542 <mem_cpy+0x1a>
	}
}
 800755e:	bf00      	nop
 8007560:	371c      	adds	r7, #28
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr

0800756a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800756a:	b480      	push	{r7}
 800756c:	b087      	sub	sp, #28
 800756e:	af00      	add	r7, sp, #0
 8007570:	60f8      	str	r0, [r7, #12]
 8007572:	60b9      	str	r1, [r7, #8]
 8007574:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	1c5a      	adds	r2, r3, #1
 800757e:	617a      	str	r2, [r7, #20]
 8007580:	68ba      	ldr	r2, [r7, #8]
 8007582:	b2d2      	uxtb	r2, r2
 8007584:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	3b01      	subs	r3, #1
 800758a:	607b      	str	r3, [r7, #4]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d1f3      	bne.n	800757a <mem_set+0x10>
}
 8007592:	bf00      	nop
 8007594:	371c      	adds	r7, #28
 8007596:	46bd      	mov	sp, r7
 8007598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759c:	4770      	bx	lr

0800759e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800759e:	b480      	push	{r7}
 80075a0:	b089      	sub	sp, #36	; 0x24
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	60f8      	str	r0, [r7, #12]
 80075a6:	60b9      	str	r1, [r7, #8]
 80075a8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	61fb      	str	r3, [r7, #28]
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80075b2:	2300      	movs	r3, #0
 80075b4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	1c5a      	adds	r2, r3, #1
 80075ba:	61fa      	str	r2, [r7, #28]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	4619      	mov	r1, r3
 80075c0:	69bb      	ldr	r3, [r7, #24]
 80075c2:	1c5a      	adds	r2, r3, #1
 80075c4:	61ba      	str	r2, [r7, #24]
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	1acb      	subs	r3, r1, r3
 80075ca:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	3b01      	subs	r3, #1
 80075d0:	607b      	str	r3, [r7, #4]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d002      	beq.n	80075de <mem_cmp+0x40>
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d0eb      	beq.n	80075b6 <mem_cmp+0x18>

	return r;
 80075de:	697b      	ldr	r3, [r7, #20]
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3724      	adds	r7, #36	; 0x24
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80075f6:	e002      	b.n	80075fe <chk_chr+0x12>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	3301      	adds	r3, #1
 80075fc:	607b      	str	r3, [r7, #4]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d005      	beq.n	8007612 <chk_chr+0x26>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	781b      	ldrb	r3, [r3, #0]
 800760a:	461a      	mov	r2, r3
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	429a      	cmp	r2, r3
 8007610:	d1f2      	bne.n	80075f8 <chk_chr+0xc>
	return *str;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	781b      	ldrb	r3, [r3, #0]
}
 8007616:	4618      	mov	r0, r3
 8007618:	370c      	adds	r7, #12
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
	...

08007624 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007624:	b480      	push	{r7}
 8007626:	b085      	sub	sp, #20
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800762e:	2300      	movs	r3, #0
 8007630:	60bb      	str	r3, [r7, #8]
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	60fb      	str	r3, [r7, #12]
 8007636:	e029      	b.n	800768c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007638:	4a27      	ldr	r2, [pc, #156]	; (80076d8 <chk_lock+0xb4>)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	011b      	lsls	r3, r3, #4
 800763e:	4413      	add	r3, r2
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d01d      	beq.n	8007682 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007646:	4a24      	ldr	r2, [pc, #144]	; (80076d8 <chk_lock+0xb4>)
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	011b      	lsls	r3, r3, #4
 800764c:	4413      	add	r3, r2
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	429a      	cmp	r2, r3
 8007656:	d116      	bne.n	8007686 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007658:	4a1f      	ldr	r2, [pc, #124]	; (80076d8 <chk_lock+0xb4>)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	011b      	lsls	r3, r3, #4
 800765e:	4413      	add	r3, r2
 8007660:	3304      	adds	r3, #4
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007668:	429a      	cmp	r2, r3
 800766a:	d10c      	bne.n	8007686 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800766c:	4a1a      	ldr	r2, [pc, #104]	; (80076d8 <chk_lock+0xb4>)
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	011b      	lsls	r3, r3, #4
 8007672:	4413      	add	r3, r2
 8007674:	3308      	adds	r3, #8
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800767c:	429a      	cmp	r2, r3
 800767e:	d102      	bne.n	8007686 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007680:	e007      	b.n	8007692 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007682:	2301      	movs	r3, #1
 8007684:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	3301      	adds	r3, #1
 800768a:	60fb      	str	r3, [r7, #12]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2b01      	cmp	r3, #1
 8007690:	d9d2      	bls.n	8007638 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2b02      	cmp	r3, #2
 8007696:	d109      	bne.n	80076ac <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d102      	bne.n	80076a4 <chk_lock+0x80>
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	2b02      	cmp	r3, #2
 80076a2:	d101      	bne.n	80076a8 <chk_lock+0x84>
 80076a4:	2300      	movs	r3, #0
 80076a6:	e010      	b.n	80076ca <chk_lock+0xa6>
 80076a8:	2312      	movs	r3, #18
 80076aa:	e00e      	b.n	80076ca <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d108      	bne.n	80076c4 <chk_lock+0xa0>
 80076b2:	4a09      	ldr	r2, [pc, #36]	; (80076d8 <chk_lock+0xb4>)
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	011b      	lsls	r3, r3, #4
 80076b8:	4413      	add	r3, r2
 80076ba:	330c      	adds	r3, #12
 80076bc:	881b      	ldrh	r3, [r3, #0]
 80076be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076c2:	d101      	bne.n	80076c8 <chk_lock+0xa4>
 80076c4:	2310      	movs	r3, #16
 80076c6:	e000      	b.n	80076ca <chk_lock+0xa6>
 80076c8:	2300      	movs	r3, #0
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3714      	adds	r7, #20
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr
 80076d6:	bf00      	nop
 80076d8:	20000098 	.word	0x20000098

080076dc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80076e2:	2300      	movs	r3, #0
 80076e4:	607b      	str	r3, [r7, #4]
 80076e6:	e002      	b.n	80076ee <enq_lock+0x12>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	3301      	adds	r3, #1
 80076ec:	607b      	str	r3, [r7, #4]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d806      	bhi.n	8007702 <enq_lock+0x26>
 80076f4:	4a09      	ldr	r2, [pc, #36]	; (800771c <enq_lock+0x40>)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	011b      	lsls	r3, r3, #4
 80076fa:	4413      	add	r3, r2
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1f2      	bne.n	80076e8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2b02      	cmp	r3, #2
 8007706:	bf14      	ite	ne
 8007708:	2301      	movne	r3, #1
 800770a:	2300      	moveq	r3, #0
 800770c:	b2db      	uxtb	r3, r3
}
 800770e:	4618      	mov	r0, r3
 8007710:	370c      	adds	r7, #12
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr
 800771a:	bf00      	nop
 800771c:	20000098 	.word	0x20000098

08007720 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800772a:	2300      	movs	r3, #0
 800772c:	60fb      	str	r3, [r7, #12]
 800772e:	e01f      	b.n	8007770 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007730:	4a41      	ldr	r2, [pc, #260]	; (8007838 <inc_lock+0x118>)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	011b      	lsls	r3, r3, #4
 8007736:	4413      	add	r3, r2
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	429a      	cmp	r2, r3
 8007740:	d113      	bne.n	800776a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007742:	4a3d      	ldr	r2, [pc, #244]	; (8007838 <inc_lock+0x118>)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	011b      	lsls	r3, r3, #4
 8007748:	4413      	add	r3, r2
 800774a:	3304      	adds	r3, #4
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007752:	429a      	cmp	r2, r3
 8007754:	d109      	bne.n	800776a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007756:	4a38      	ldr	r2, [pc, #224]	; (8007838 <inc_lock+0x118>)
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	011b      	lsls	r3, r3, #4
 800775c:	4413      	add	r3, r2
 800775e:	3308      	adds	r3, #8
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007766:	429a      	cmp	r2, r3
 8007768:	d006      	beq.n	8007778 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	3301      	adds	r3, #1
 800776e:	60fb      	str	r3, [r7, #12]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2b01      	cmp	r3, #1
 8007774:	d9dc      	bls.n	8007730 <inc_lock+0x10>
 8007776:	e000      	b.n	800777a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007778:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2b02      	cmp	r3, #2
 800777e:	d132      	bne.n	80077e6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007780:	2300      	movs	r3, #0
 8007782:	60fb      	str	r3, [r7, #12]
 8007784:	e002      	b.n	800778c <inc_lock+0x6c>
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	3301      	adds	r3, #1
 800778a:	60fb      	str	r3, [r7, #12]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2b01      	cmp	r3, #1
 8007790:	d806      	bhi.n	80077a0 <inc_lock+0x80>
 8007792:	4a29      	ldr	r2, [pc, #164]	; (8007838 <inc_lock+0x118>)
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	011b      	lsls	r3, r3, #4
 8007798:	4413      	add	r3, r2
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d1f2      	bne.n	8007786 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2b02      	cmp	r3, #2
 80077a4:	d101      	bne.n	80077aa <inc_lock+0x8a>
 80077a6:	2300      	movs	r3, #0
 80077a8:	e040      	b.n	800782c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	4922      	ldr	r1, [pc, #136]	; (8007838 <inc_lock+0x118>)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	011b      	lsls	r3, r3, #4
 80077b4:	440b      	add	r3, r1
 80077b6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	689a      	ldr	r2, [r3, #8]
 80077bc:	491e      	ldr	r1, [pc, #120]	; (8007838 <inc_lock+0x118>)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	011b      	lsls	r3, r3, #4
 80077c2:	440b      	add	r3, r1
 80077c4:	3304      	adds	r3, #4
 80077c6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	695a      	ldr	r2, [r3, #20]
 80077cc:	491a      	ldr	r1, [pc, #104]	; (8007838 <inc_lock+0x118>)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	011b      	lsls	r3, r3, #4
 80077d2:	440b      	add	r3, r1
 80077d4:	3308      	adds	r3, #8
 80077d6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80077d8:	4a17      	ldr	r2, [pc, #92]	; (8007838 <inc_lock+0x118>)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	011b      	lsls	r3, r3, #4
 80077de:	4413      	add	r3, r2
 80077e0:	330c      	adds	r3, #12
 80077e2:	2200      	movs	r2, #0
 80077e4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d009      	beq.n	8007800 <inc_lock+0xe0>
 80077ec:	4a12      	ldr	r2, [pc, #72]	; (8007838 <inc_lock+0x118>)
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	011b      	lsls	r3, r3, #4
 80077f2:	4413      	add	r3, r2
 80077f4:	330c      	adds	r3, #12
 80077f6:	881b      	ldrh	r3, [r3, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d001      	beq.n	8007800 <inc_lock+0xe0>
 80077fc:	2300      	movs	r3, #0
 80077fe:	e015      	b.n	800782c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d108      	bne.n	8007818 <inc_lock+0xf8>
 8007806:	4a0c      	ldr	r2, [pc, #48]	; (8007838 <inc_lock+0x118>)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	011b      	lsls	r3, r3, #4
 800780c:	4413      	add	r3, r2
 800780e:	330c      	adds	r3, #12
 8007810:	881b      	ldrh	r3, [r3, #0]
 8007812:	3301      	adds	r3, #1
 8007814:	b29a      	uxth	r2, r3
 8007816:	e001      	b.n	800781c <inc_lock+0xfc>
 8007818:	f44f 7280 	mov.w	r2, #256	; 0x100
 800781c:	4906      	ldr	r1, [pc, #24]	; (8007838 <inc_lock+0x118>)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	011b      	lsls	r3, r3, #4
 8007822:	440b      	add	r3, r1
 8007824:	330c      	adds	r3, #12
 8007826:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	3301      	adds	r3, #1
}
 800782c:	4618      	mov	r0, r3
 800782e:	3714      	adds	r7, #20
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr
 8007838:	20000098 	.word	0x20000098

0800783c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800783c:	b480      	push	{r7}
 800783e:	b085      	sub	sp, #20
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007844:	2300      	movs	r3, #0
 8007846:	60fb      	str	r3, [r7, #12]
 8007848:	e010      	b.n	800786c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800784a:	4a0d      	ldr	r2, [pc, #52]	; (8007880 <clear_lock+0x44>)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	011b      	lsls	r3, r3, #4
 8007850:	4413      	add	r3, r2
 8007852:	681a      	ldr	r2, [r3, #0]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	429a      	cmp	r2, r3
 8007858:	d105      	bne.n	8007866 <clear_lock+0x2a>
 800785a:	4a09      	ldr	r2, [pc, #36]	; (8007880 <clear_lock+0x44>)
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	011b      	lsls	r3, r3, #4
 8007860:	4413      	add	r3, r2
 8007862:	2200      	movs	r2, #0
 8007864:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	3301      	adds	r3, #1
 800786a:	60fb      	str	r3, [r7, #12]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2b01      	cmp	r3, #1
 8007870:	d9eb      	bls.n	800784a <clear_lock+0xe>
	}
}
 8007872:	bf00      	nop
 8007874:	3714      	adds	r7, #20
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	20000098 	.word	0x20000098

08007884 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b086      	sub	sp, #24
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800788c:	2300      	movs	r3, #0
 800788e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	78db      	ldrb	r3, [r3, #3]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d034      	beq.n	8007902 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800789c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	7858      	ldrb	r0, [r3, #1]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80078a8:	2301      	movs	r3, #1
 80078aa:	697a      	ldr	r2, [r7, #20]
 80078ac:	f7ff fd7c 	bl	80073a8 <disk_write>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d002      	beq.n	80078bc <sync_window+0x38>
			res = FR_DISK_ERR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	73fb      	strb	r3, [r7, #15]
 80078ba:	e022      	b.n	8007902 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2200      	movs	r2, #0
 80078c0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c6:	697a      	ldr	r2, [r7, #20]
 80078c8:	1ad2      	subs	r2, r2, r3
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	69db      	ldr	r3, [r3, #28]
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d217      	bcs.n	8007902 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	789b      	ldrb	r3, [r3, #2]
 80078d6:	613b      	str	r3, [r7, #16]
 80078d8:	e010      	b.n	80078fc <sync_window+0x78>
					wsect += fs->fsize;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	69db      	ldr	r3, [r3, #28]
 80078de:	697a      	ldr	r2, [r7, #20]
 80078e0:	4413      	add	r3, r2
 80078e2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	7858      	ldrb	r0, [r3, #1]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80078ee:	2301      	movs	r3, #1
 80078f0:	697a      	ldr	r2, [r7, #20]
 80078f2:	f7ff fd59 	bl	80073a8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	3b01      	subs	r3, #1
 80078fa:	613b      	str	r3, [r7, #16]
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	2b01      	cmp	r3, #1
 8007900:	d8eb      	bhi.n	80078da <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007902:	7bfb      	ldrb	r3, [r7, #15]
}
 8007904:	4618      	mov	r0, r3
 8007906:	3718      	adds	r7, #24
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007916:	2300      	movs	r3, #0
 8007918:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	429a      	cmp	r2, r3
 8007922:	d01b      	beq.n	800795c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f7ff ffad 	bl	8007884 <sync_window>
 800792a:	4603      	mov	r3, r0
 800792c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800792e:	7bfb      	ldrb	r3, [r7, #15]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d113      	bne.n	800795c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	7858      	ldrb	r0, [r3, #1]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800793e:	2301      	movs	r3, #1
 8007940:	683a      	ldr	r2, [r7, #0]
 8007942:	f7ff fd11 	bl	8007368 <disk_read>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d004      	beq.n	8007956 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800794c:	f04f 33ff 	mov.w	r3, #4294967295
 8007950:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007952:	2301      	movs	r3, #1
 8007954:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	683a      	ldr	r2, [r7, #0]
 800795a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800795c:	7bfb      	ldrb	r3, [r7, #15]
}
 800795e:	4618      	mov	r0, r3
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
	...

08007968 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f7ff ff87 	bl	8007884 <sync_window>
 8007976:	4603      	mov	r3, r0
 8007978:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800797a:	7bfb      	ldrb	r3, [r7, #15]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d159      	bne.n	8007a34 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	2b03      	cmp	r3, #3
 8007986:	d149      	bne.n	8007a1c <sync_fs+0xb4>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	791b      	ldrb	r3, [r3, #4]
 800798c:	2b01      	cmp	r3, #1
 800798e:	d145      	bne.n	8007a1c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	899b      	ldrh	r3, [r3, #12]
 800799a:	461a      	mov	r2, r3
 800799c:	2100      	movs	r1, #0
 800799e:	f7ff fde4 	bl	800756a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	3334      	adds	r3, #52	; 0x34
 80079a6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80079aa:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80079ae:	4618      	mov	r0, r3
 80079b0:	f7ff fd73 	bl	800749a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	3334      	adds	r3, #52	; 0x34
 80079b8:	4921      	ldr	r1, [pc, #132]	; (8007a40 <sync_fs+0xd8>)
 80079ba:	4618      	mov	r0, r3
 80079bc:	f7ff fd88 	bl	80074d0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	3334      	adds	r3, #52	; 0x34
 80079c4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80079c8:	491e      	ldr	r1, [pc, #120]	; (8007a44 <sync_fs+0xdc>)
 80079ca:	4618      	mov	r0, r3
 80079cc:	f7ff fd80 	bl	80074d0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	3334      	adds	r3, #52	; 0x34
 80079d4:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	695b      	ldr	r3, [r3, #20]
 80079dc:	4619      	mov	r1, r3
 80079de:	4610      	mov	r0, r2
 80079e0:	f7ff fd76 	bl	80074d0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	3334      	adds	r3, #52	; 0x34
 80079e8:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	691b      	ldr	r3, [r3, #16]
 80079f0:	4619      	mov	r1, r3
 80079f2:	4610      	mov	r0, r2
 80079f4:	f7ff fd6c 	bl	80074d0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6a1b      	ldr	r3, [r3, #32]
 80079fc:	1c5a      	adds	r2, r3, #1
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	7858      	ldrb	r0, [r3, #1]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a10:	2301      	movs	r3, #1
 8007a12:	f7ff fcc9 	bl	80073a8 <disk_write>
			fs->fsi_flag = 0;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	785b      	ldrb	r3, [r3, #1]
 8007a20:	2200      	movs	r2, #0
 8007a22:	2100      	movs	r1, #0
 8007a24:	4618      	mov	r0, r3
 8007a26:	f7ff fcdf 	bl	80073e8 <disk_ioctl>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d001      	beq.n	8007a34 <sync_fs+0xcc>
 8007a30:	2301      	movs	r3, #1
 8007a32:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3710      	adds	r7, #16
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	41615252 	.word	0x41615252
 8007a44:	61417272 	.word	0x61417272

08007a48 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	3b02      	subs	r3, #2
 8007a56:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	699b      	ldr	r3, [r3, #24]
 8007a5c:	1e9a      	subs	r2, r3, #2
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d801      	bhi.n	8007a68 <clust2sect+0x20>
 8007a64:	2300      	movs	r3, #0
 8007a66:	e008      	b.n	8007a7a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	895b      	ldrh	r3, [r3, #10]
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	fb03 f202 	mul.w	r2, r3, r2
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a78:	4413      	add	r3, r2
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	370c      	adds	r7, #12
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr

08007a86 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b086      	sub	sp, #24
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
 8007a8e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d904      	bls.n	8007aa6 <get_fat+0x20>
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	699a      	ldr	r2, [r3, #24]
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d802      	bhi.n	8007aac <get_fat+0x26>
		val = 1;	/* Internal error */
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	617b      	str	r3, [r7, #20]
 8007aaa:	e0b7      	b.n	8007c1c <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007aac:	f04f 33ff 	mov.w	r3, #4294967295
 8007ab0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	2b02      	cmp	r3, #2
 8007ab8:	d05a      	beq.n	8007b70 <get_fat+0xea>
 8007aba:	2b03      	cmp	r3, #3
 8007abc:	d07d      	beq.n	8007bba <get_fat+0x134>
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	f040 80a2 	bne.w	8007c08 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	60fb      	str	r3, [r7, #12]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	085b      	lsrs	r3, r3, #1
 8007acc:	68fa      	ldr	r2, [r7, #12]
 8007ace:	4413      	add	r3, r2
 8007ad0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	899b      	ldrh	r3, [r3, #12]
 8007ada:	4619      	mov	r1, r3
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ae2:	4413      	add	r3, r2
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	6938      	ldr	r0, [r7, #16]
 8007ae8:	f7ff ff10 	bl	800790c <move_window>
 8007aec:	4603      	mov	r3, r0
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	f040 808d 	bne.w	8007c0e <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	1c5a      	adds	r2, r3, #1
 8007af8:	60fa      	str	r2, [r7, #12]
 8007afa:	693a      	ldr	r2, [r7, #16]
 8007afc:	8992      	ldrh	r2, [r2, #12]
 8007afe:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b02:	fb02 f201 	mul.w	r2, r2, r1
 8007b06:	1a9b      	subs	r3, r3, r2
 8007b08:	693a      	ldr	r2, [r7, #16]
 8007b0a:	4413      	add	r3, r2
 8007b0c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007b10:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	899b      	ldrh	r3, [r3, #12]
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b22:	4413      	add	r3, r2
 8007b24:	4619      	mov	r1, r3
 8007b26:	6938      	ldr	r0, [r7, #16]
 8007b28:	f7ff fef0 	bl	800790c <move_window>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d16f      	bne.n	8007c12 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	899b      	ldrh	r3, [r3, #12]
 8007b36:	461a      	mov	r2, r3
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b3e:	fb02 f201 	mul.w	r2, r2, r1
 8007b42:	1a9b      	subs	r3, r3, r2
 8007b44:	693a      	ldr	r2, [r7, #16]
 8007b46:	4413      	add	r3, r2
 8007b48:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007b4c:	021b      	lsls	r3, r3, #8
 8007b4e:	461a      	mov	r2, r3
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	f003 0301 	and.w	r3, r3, #1
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d002      	beq.n	8007b66 <get_fat+0xe0>
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	091b      	lsrs	r3, r3, #4
 8007b64:	e002      	b.n	8007b6c <get_fat+0xe6>
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b6c:	617b      	str	r3, [r7, #20]
			break;
 8007b6e:	e055      	b.n	8007c1c <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	899b      	ldrh	r3, [r3, #12]
 8007b78:	085b      	lsrs	r3, r3, #1
 8007b7a:	b29b      	uxth	r3, r3
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b84:	4413      	add	r3, r2
 8007b86:	4619      	mov	r1, r3
 8007b88:	6938      	ldr	r0, [r7, #16]
 8007b8a:	f7ff febf 	bl	800790c <move_window>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d140      	bne.n	8007c16 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	005b      	lsls	r3, r3, #1
 8007b9e:	693a      	ldr	r2, [r7, #16]
 8007ba0:	8992      	ldrh	r2, [r2, #12]
 8007ba2:	fbb3 f0f2 	udiv	r0, r3, r2
 8007ba6:	fb02 f200 	mul.w	r2, r2, r0
 8007baa:	1a9b      	subs	r3, r3, r2
 8007bac:	440b      	add	r3, r1
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7ff fc38 	bl	8007424 <ld_word>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	617b      	str	r3, [r7, #20]
			break;
 8007bb8:	e030      	b.n	8007c1c <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	899b      	ldrh	r3, [r3, #12]
 8007bc2:	089b      	lsrs	r3, r3, #2
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	fbb3 f3f1 	udiv	r3, r3, r1
 8007bce:	4413      	add	r3, r2
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	6938      	ldr	r0, [r7, #16]
 8007bd4:	f7ff fe9a 	bl	800790c <move_window>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d11d      	bne.n	8007c1a <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	009b      	lsls	r3, r3, #2
 8007be8:	693a      	ldr	r2, [r7, #16]
 8007bea:	8992      	ldrh	r2, [r2, #12]
 8007bec:	fbb3 f0f2 	udiv	r0, r3, r2
 8007bf0:	fb02 f200 	mul.w	r2, r2, r0
 8007bf4:	1a9b      	subs	r3, r3, r2
 8007bf6:	440b      	add	r3, r1
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f7ff fc2b 	bl	8007454 <ld_dword>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007c04:	617b      	str	r3, [r7, #20]
			break;
 8007c06:	e009      	b.n	8007c1c <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007c08:	2301      	movs	r3, #1
 8007c0a:	617b      	str	r3, [r7, #20]
 8007c0c:	e006      	b.n	8007c1c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c0e:	bf00      	nop
 8007c10:	e004      	b.n	8007c1c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c12:	bf00      	nop
 8007c14:	e002      	b.n	8007c1c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007c16:	bf00      	nop
 8007c18:	e000      	b.n	8007c1c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007c1a:	bf00      	nop
		}
	}

	return val;
 8007c1c:	697b      	ldr	r3, [r7, #20]
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3718      	adds	r7, #24
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}

08007c26 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007c26:	b590      	push	{r4, r7, lr}
 8007c28:	b089      	sub	sp, #36	; 0x24
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	60f8      	str	r0, [r7, #12]
 8007c2e:	60b9      	str	r1, [r7, #8]
 8007c30:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007c32:	2302      	movs	r3, #2
 8007c34:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	f240 8106 	bls.w	8007e4a <put_fat+0x224>
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	699a      	ldr	r2, [r3, #24]
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	429a      	cmp	r2, r3
 8007c46:	f240 8100 	bls.w	8007e4a <put_fat+0x224>
		switch (fs->fs_type) {
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	2b02      	cmp	r3, #2
 8007c50:	f000 8088 	beq.w	8007d64 <put_fat+0x13e>
 8007c54:	2b03      	cmp	r3, #3
 8007c56:	f000 80b0 	beq.w	8007dba <put_fat+0x194>
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	f040 80f5 	bne.w	8007e4a <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	61bb      	str	r3, [r7, #24]
 8007c64:	69bb      	ldr	r3, [r7, #24]
 8007c66:	085b      	lsrs	r3, r3, #1
 8007c68:	69ba      	ldr	r2, [r7, #24]
 8007c6a:	4413      	add	r3, r2
 8007c6c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	899b      	ldrh	r3, [r3, #12]
 8007c76:	4619      	mov	r1, r3
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c7e:	4413      	add	r3, r2
 8007c80:	4619      	mov	r1, r3
 8007c82:	68f8      	ldr	r0, [r7, #12]
 8007c84:	f7ff fe42 	bl	800790c <move_window>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007c8c:	7ffb      	ldrb	r3, [r7, #31]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f040 80d4 	bne.w	8007e3c <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007c9a:	69bb      	ldr	r3, [r7, #24]
 8007c9c:	1c5a      	adds	r2, r3, #1
 8007c9e:	61ba      	str	r2, [r7, #24]
 8007ca0:	68fa      	ldr	r2, [r7, #12]
 8007ca2:	8992      	ldrh	r2, [r2, #12]
 8007ca4:	fbb3 f0f2 	udiv	r0, r3, r2
 8007ca8:	fb02 f200 	mul.w	r2, r2, r0
 8007cac:	1a9b      	subs	r3, r3, r2
 8007cae:	440b      	add	r3, r1
 8007cb0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	f003 0301 	and.w	r3, r3, #1
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00d      	beq.n	8007cd8 <put_fat+0xb2>
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	b25b      	sxtb	r3, r3
 8007cc2:	f003 030f 	and.w	r3, r3, #15
 8007cc6:	b25a      	sxtb	r2, r3
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	011b      	lsls	r3, r3, #4
 8007cce:	b25b      	sxtb	r3, r3
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	b25b      	sxtb	r3, r3
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	e001      	b.n	8007cdc <put_fat+0xb6>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	697a      	ldr	r2, [r7, #20]
 8007cde:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	899b      	ldrh	r3, [r3, #12]
 8007cee:	4619      	mov	r1, r3
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8007cf6:	4413      	add	r3, r2
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	f7ff fe06 	bl	800790c <move_window>
 8007d00:	4603      	mov	r3, r0
 8007d02:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007d04:	7ffb      	ldrb	r3, [r7, #31]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	f040 809a 	bne.w	8007e40 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	899b      	ldrh	r3, [r3, #12]
 8007d16:	461a      	mov	r2, r3
 8007d18:	69bb      	ldr	r3, [r7, #24]
 8007d1a:	fbb3 f0f2 	udiv	r0, r3, r2
 8007d1e:	fb02 f200 	mul.w	r2, r2, r0
 8007d22:	1a9b      	subs	r3, r3, r2
 8007d24:	440b      	add	r3, r1
 8007d26:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	f003 0301 	and.w	r3, r3, #1
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d003      	beq.n	8007d3a <put_fat+0x114>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	091b      	lsrs	r3, r3, #4
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	e00e      	b.n	8007d58 <put_fat+0x132>
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	781b      	ldrb	r3, [r3, #0]
 8007d3e:	b25b      	sxtb	r3, r3
 8007d40:	f023 030f 	bic.w	r3, r3, #15
 8007d44:	b25a      	sxtb	r2, r3
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	0a1b      	lsrs	r3, r3, #8
 8007d4a:	b25b      	sxtb	r3, r3
 8007d4c:	f003 030f 	and.w	r3, r3, #15
 8007d50:	b25b      	sxtb	r3, r3
 8007d52:	4313      	orrs	r3, r2
 8007d54:	b25b      	sxtb	r3, r3
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	697a      	ldr	r2, [r7, #20]
 8007d5a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	70da      	strb	r2, [r3, #3]
			break;
 8007d62:	e072      	b.n	8007e4a <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	899b      	ldrh	r3, [r3, #12]
 8007d6c:	085b      	lsrs	r3, r3, #1
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	4619      	mov	r1, r3
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d78:	4413      	add	r3, r2
 8007d7a:	4619      	mov	r1, r3
 8007d7c:	68f8      	ldr	r0, [r7, #12]
 8007d7e:	f7ff fdc5 	bl	800790c <move_window>
 8007d82:	4603      	mov	r3, r0
 8007d84:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007d86:	7ffb      	ldrb	r3, [r7, #31]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d15b      	bne.n	8007e44 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	005b      	lsls	r3, r3, #1
 8007d96:	68fa      	ldr	r2, [r7, #12]
 8007d98:	8992      	ldrh	r2, [r2, #12]
 8007d9a:	fbb3 f0f2 	udiv	r0, r3, r2
 8007d9e:	fb02 f200 	mul.w	r2, r2, r0
 8007da2:	1a9b      	subs	r3, r3, r2
 8007da4:	440b      	add	r3, r1
 8007da6:	687a      	ldr	r2, [r7, #4]
 8007da8:	b292      	uxth	r2, r2
 8007daa:	4611      	mov	r1, r2
 8007dac:	4618      	mov	r0, r3
 8007dae:	f7ff fb74 	bl	800749a <st_word>
			fs->wflag = 1;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2201      	movs	r2, #1
 8007db6:	70da      	strb	r2, [r3, #3]
			break;
 8007db8:	e047      	b.n	8007e4a <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	899b      	ldrh	r3, [r3, #12]
 8007dc2:	089b      	lsrs	r3, r3, #2
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	fbb3 f3f1 	udiv	r3, r3, r1
 8007dce:	4413      	add	r3, r2
 8007dd0:	4619      	mov	r1, r3
 8007dd2:	68f8      	ldr	r0, [r7, #12]
 8007dd4:	f7ff fd9a 	bl	800790c <move_window>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007ddc:	7ffb      	ldrb	r3, [r7, #31]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d132      	bne.n	8007e48 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	009b      	lsls	r3, r3, #2
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	8992      	ldrh	r2, [r2, #12]
 8007df6:	fbb3 f0f2 	udiv	r0, r3, r2
 8007dfa:	fb02 f200 	mul.w	r2, r2, r0
 8007dfe:	1a9b      	subs	r3, r3, r2
 8007e00:	440b      	add	r3, r1
 8007e02:	4618      	mov	r0, r3
 8007e04:	f7ff fb26 	bl	8007454 <ld_dword>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007e0e:	4323      	orrs	r3, r4
 8007e10:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	68fa      	ldr	r2, [r7, #12]
 8007e1e:	8992      	ldrh	r2, [r2, #12]
 8007e20:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e24:	fb02 f200 	mul.w	r2, r2, r0
 8007e28:	1a9b      	subs	r3, r3, r2
 8007e2a:	440b      	add	r3, r1
 8007e2c:	6879      	ldr	r1, [r7, #4]
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f7ff fb4e 	bl	80074d0 <st_dword>
			fs->wflag = 1;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2201      	movs	r2, #1
 8007e38:	70da      	strb	r2, [r3, #3]
			break;
 8007e3a:	e006      	b.n	8007e4a <put_fat+0x224>
			if (res != FR_OK) break;
 8007e3c:	bf00      	nop
 8007e3e:	e004      	b.n	8007e4a <put_fat+0x224>
			if (res != FR_OK) break;
 8007e40:	bf00      	nop
 8007e42:	e002      	b.n	8007e4a <put_fat+0x224>
			if (res != FR_OK) break;
 8007e44:	bf00      	nop
 8007e46:	e000      	b.n	8007e4a <put_fat+0x224>
			if (res != FR_OK) break;
 8007e48:	bf00      	nop
		}
	}
	return res;
 8007e4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3724      	adds	r7, #36	; 0x24
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd90      	pop	{r4, r7, pc}

08007e54 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b088      	sub	sp, #32
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007e60:	2300      	movs	r3, #0
 8007e62:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d904      	bls.n	8007e7a <remove_chain+0x26>
 8007e70:	69bb      	ldr	r3, [r7, #24]
 8007e72:	699a      	ldr	r2, [r3, #24]
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d801      	bhi.n	8007e7e <remove_chain+0x2a>
 8007e7a:	2302      	movs	r3, #2
 8007e7c:	e04b      	b.n	8007f16 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00c      	beq.n	8007e9e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007e84:	f04f 32ff 	mov.w	r2, #4294967295
 8007e88:	6879      	ldr	r1, [r7, #4]
 8007e8a:	69b8      	ldr	r0, [r7, #24]
 8007e8c:	f7ff fecb 	bl	8007c26 <put_fat>
 8007e90:	4603      	mov	r3, r0
 8007e92:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007e94:	7ffb      	ldrb	r3, [r7, #31]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d001      	beq.n	8007e9e <remove_chain+0x4a>
 8007e9a:	7ffb      	ldrb	r3, [r7, #31]
 8007e9c:	e03b      	b.n	8007f16 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007e9e:	68b9      	ldr	r1, [r7, #8]
 8007ea0:	68f8      	ldr	r0, [r7, #12]
 8007ea2:	f7ff fdf0 	bl	8007a86 <get_fat>
 8007ea6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d031      	beq.n	8007f12 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d101      	bne.n	8007eb8 <remove_chain+0x64>
 8007eb4:	2302      	movs	r3, #2
 8007eb6:	e02e      	b.n	8007f16 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ebe:	d101      	bne.n	8007ec4 <remove_chain+0x70>
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e028      	b.n	8007f16 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	68b9      	ldr	r1, [r7, #8]
 8007ec8:	69b8      	ldr	r0, [r7, #24]
 8007eca:	f7ff feac 	bl	8007c26 <put_fat>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007ed2:	7ffb      	ldrb	r3, [r7, #31]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d001      	beq.n	8007edc <remove_chain+0x88>
 8007ed8:	7ffb      	ldrb	r3, [r7, #31]
 8007eda:	e01c      	b.n	8007f16 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	695a      	ldr	r2, [r3, #20]
 8007ee0:	69bb      	ldr	r3, [r7, #24]
 8007ee2:	699b      	ldr	r3, [r3, #24]
 8007ee4:	3b02      	subs	r3, #2
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d20b      	bcs.n	8007f02 <remove_chain+0xae>
			fs->free_clst++;
 8007eea:	69bb      	ldr	r3, [r7, #24]
 8007eec:	695b      	ldr	r3, [r3, #20]
 8007eee:	1c5a      	adds	r2, r3, #1
 8007ef0:	69bb      	ldr	r3, [r7, #24]
 8007ef2:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	791b      	ldrb	r3, [r3, #4]
 8007ef8:	f043 0301 	orr.w	r3, r3, #1
 8007efc:	b2da      	uxtb	r2, r3
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007f06:	69bb      	ldr	r3, [r7, #24]
 8007f08:	699a      	ldr	r2, [r3, #24]
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d8c6      	bhi.n	8007e9e <remove_chain+0x4a>
 8007f10:	e000      	b.n	8007f14 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007f12:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007f14:	2300      	movs	r3, #0
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3720      	adds	r7, #32
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}

08007f1e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007f1e:	b580      	push	{r7, lr}
 8007f20:	b088      	sub	sp, #32
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	6078      	str	r0, [r7, #4]
 8007f26:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d10d      	bne.n	8007f50 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	691b      	ldr	r3, [r3, #16]
 8007f38:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007f3a:	69bb      	ldr	r3, [r7, #24]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d004      	beq.n	8007f4a <create_chain+0x2c>
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	699a      	ldr	r2, [r3, #24]
 8007f44:	69bb      	ldr	r3, [r7, #24]
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d81b      	bhi.n	8007f82 <create_chain+0x64>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	61bb      	str	r3, [r7, #24]
 8007f4e:	e018      	b.n	8007f82 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007f50:	6839      	ldr	r1, [r7, #0]
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f7ff fd97 	bl	8007a86 <get_fat>
 8007f58:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	d801      	bhi.n	8007f64 <create_chain+0x46>
 8007f60:	2301      	movs	r3, #1
 8007f62:	e070      	b.n	8008046 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f6a:	d101      	bne.n	8007f70 <create_chain+0x52>
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	e06a      	b.n	8008046 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	699a      	ldr	r2, [r3, #24]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d901      	bls.n	8007f7e <create_chain+0x60>
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	e063      	b.n	8008046 <create_chain+0x128>
		scl = clst;
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007f82:	69bb      	ldr	r3, [r7, #24]
 8007f84:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007f86:	69fb      	ldr	r3, [r7, #28]
 8007f88:	3301      	adds	r3, #1
 8007f8a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	699a      	ldr	r2, [r3, #24]
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	429a      	cmp	r2, r3
 8007f94:	d807      	bhi.n	8007fa6 <create_chain+0x88>
				ncl = 2;
 8007f96:	2302      	movs	r3, #2
 8007f98:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007f9a:	69fa      	ldr	r2, [r7, #28]
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d901      	bls.n	8007fa6 <create_chain+0x88>
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	e04f      	b.n	8008046 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007fa6:	69f9      	ldr	r1, [r7, #28]
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f7ff fd6c 	bl	8007a86 <get_fat>
 8007fae:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d00e      	beq.n	8007fd4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d003      	beq.n	8007fc4 <create_chain+0xa6>
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fc2:	d101      	bne.n	8007fc8 <create_chain+0xaa>
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	e03e      	b.n	8008046 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007fc8:	69fa      	ldr	r2, [r7, #28]
 8007fca:	69bb      	ldr	r3, [r7, #24]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d1da      	bne.n	8007f86 <create_chain+0x68>
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	e038      	b.n	8008046 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007fd4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8007fda:	69f9      	ldr	r1, [r7, #28]
 8007fdc:	6938      	ldr	r0, [r7, #16]
 8007fde:	f7ff fe22 	bl	8007c26 <put_fat>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007fe6:	7dfb      	ldrb	r3, [r7, #23]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d109      	bne.n	8008000 <create_chain+0xe2>
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d006      	beq.n	8008000 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007ff2:	69fa      	ldr	r2, [r7, #28]
 8007ff4:	6839      	ldr	r1, [r7, #0]
 8007ff6:	6938      	ldr	r0, [r7, #16]
 8007ff8:	f7ff fe15 	bl	8007c26 <put_fat>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008000:	7dfb      	ldrb	r3, [r7, #23]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d116      	bne.n	8008034 <create_chain+0x116>
		fs->last_clst = ncl;
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	69fa      	ldr	r2, [r7, #28]
 800800a:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	695a      	ldr	r2, [r3, #20]
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	699b      	ldr	r3, [r3, #24]
 8008014:	3b02      	subs	r3, #2
 8008016:	429a      	cmp	r2, r3
 8008018:	d804      	bhi.n	8008024 <create_chain+0x106>
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	695b      	ldr	r3, [r3, #20]
 800801e:	1e5a      	subs	r2, r3, #1
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8008024:	693b      	ldr	r3, [r7, #16]
 8008026:	791b      	ldrb	r3, [r3, #4]
 8008028:	f043 0301 	orr.w	r3, r3, #1
 800802c:	b2da      	uxtb	r2, r3
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	711a      	strb	r2, [r3, #4]
 8008032:	e007      	b.n	8008044 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008034:	7dfb      	ldrb	r3, [r7, #23]
 8008036:	2b01      	cmp	r3, #1
 8008038:	d102      	bne.n	8008040 <create_chain+0x122>
 800803a:	f04f 33ff 	mov.w	r3, #4294967295
 800803e:	e000      	b.n	8008042 <create_chain+0x124>
 8008040:	2301      	movs	r3, #1
 8008042:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008044:	69fb      	ldr	r3, [r7, #28]
}
 8008046:	4618      	mov	r0, r3
 8008048:	3720      	adds	r7, #32
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}

0800804e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800804e:	b480      	push	{r7}
 8008050:	b087      	sub	sp, #28
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
 8008056:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008062:	3304      	adds	r3, #4
 8008064:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	899b      	ldrh	r3, [r3, #12]
 800806a:	461a      	mov	r2, r3
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008072:	68fa      	ldr	r2, [r7, #12]
 8008074:	8952      	ldrh	r2, [r2, #10]
 8008076:	fbb3 f3f2 	udiv	r3, r3, r2
 800807a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	1d1a      	adds	r2, r3, #4
 8008080:	613a      	str	r2, [r7, #16]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d101      	bne.n	8008090 <clmt_clust+0x42>
 800808c:	2300      	movs	r3, #0
 800808e:	e010      	b.n	80080b2 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8008090:	697a      	ldr	r2, [r7, #20]
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	429a      	cmp	r2, r3
 8008096:	d307      	bcc.n	80080a8 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8008098:	697a      	ldr	r2, [r7, #20]
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	1ad3      	subs	r3, r2, r3
 800809e:	617b      	str	r3, [r7, #20]
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	3304      	adds	r3, #4
 80080a4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80080a6:	e7e9      	b.n	800807c <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80080a8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	4413      	add	r3, r2
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	371c      	adds	r7, #28
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr

080080be <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80080be:	b580      	push	{r7, lr}
 80080c0:	b086      	sub	sp, #24
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	6078      	str	r0, [r7, #4]
 80080c6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80080d4:	d204      	bcs.n	80080e0 <dir_sdi+0x22>
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	f003 031f 	and.w	r3, r3, #31
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d001      	beq.n	80080e4 <dir_sdi+0x26>
		return FR_INT_ERR;
 80080e0:	2302      	movs	r3, #2
 80080e2:	e071      	b.n	80081c8 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	683a      	ldr	r2, [r7, #0]
 80080e8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d106      	bne.n	8008104 <dir_sdi+0x46>
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	d902      	bls.n	8008104 <dir_sdi+0x46>
		clst = fs->dirbase;
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008102:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d10c      	bne.n	8008124 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	095b      	lsrs	r3, r3, #5
 800810e:	693a      	ldr	r2, [r7, #16]
 8008110:	8912      	ldrh	r2, [r2, #8]
 8008112:	4293      	cmp	r3, r2
 8008114:	d301      	bcc.n	800811a <dir_sdi+0x5c>
 8008116:	2302      	movs	r3, #2
 8008118:	e056      	b.n	80081c8 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800811a:	693b      	ldr	r3, [r7, #16]
 800811c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	61da      	str	r2, [r3, #28]
 8008122:	e02d      	b.n	8008180 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	895b      	ldrh	r3, [r3, #10]
 8008128:	461a      	mov	r2, r3
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	899b      	ldrh	r3, [r3, #12]
 800812e:	fb03 f302 	mul.w	r3, r3, r2
 8008132:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008134:	e019      	b.n	800816a <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6979      	ldr	r1, [r7, #20]
 800813a:	4618      	mov	r0, r3
 800813c:	f7ff fca3 	bl	8007a86 <get_fat>
 8008140:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008148:	d101      	bne.n	800814e <dir_sdi+0x90>
 800814a:	2301      	movs	r3, #1
 800814c:	e03c      	b.n	80081c8 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	2b01      	cmp	r3, #1
 8008152:	d904      	bls.n	800815e <dir_sdi+0xa0>
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	699a      	ldr	r2, [r3, #24]
 8008158:	697b      	ldr	r3, [r7, #20]
 800815a:	429a      	cmp	r2, r3
 800815c:	d801      	bhi.n	8008162 <dir_sdi+0xa4>
 800815e:	2302      	movs	r3, #2
 8008160:	e032      	b.n	80081c8 <dir_sdi+0x10a>
			ofs -= csz;
 8008162:	683a      	ldr	r2, [r7, #0]
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	1ad3      	subs	r3, r2, r3
 8008168:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800816a:	683a      	ldr	r2, [r7, #0]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	429a      	cmp	r2, r3
 8008170:	d2e1      	bcs.n	8008136 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8008172:	6979      	ldr	r1, [r7, #20]
 8008174:	6938      	ldr	r0, [r7, #16]
 8008176:	f7ff fc67 	bl	8007a48 <clust2sect>
 800817a:	4602      	mov	r2, r0
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	697a      	ldr	r2, [r7, #20]
 8008184:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	69db      	ldr	r3, [r3, #28]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d101      	bne.n	8008192 <dir_sdi+0xd4>
 800818e:	2302      	movs	r3, #2
 8008190:	e01a      	b.n	80081c8 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	69da      	ldr	r2, [r3, #28]
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	899b      	ldrh	r3, [r3, #12]
 800819a:	4619      	mov	r1, r3
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	fbb3 f3f1 	udiv	r3, r3, r1
 80081a2:	441a      	add	r2, r3
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	899b      	ldrh	r3, [r3, #12]
 80081b2:	461a      	mov	r2, r3
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	fbb3 f0f2 	udiv	r0, r3, r2
 80081ba:	fb02 f200 	mul.w	r2, r2, r0
 80081be:	1a9b      	subs	r3, r3, r2
 80081c0:	18ca      	adds	r2, r1, r3
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80081c6:	2300      	movs	r3, #0
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3718      	adds	r7, #24
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b086      	sub	sp, #24
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	695b      	ldr	r3, [r3, #20]
 80081e4:	3320      	adds	r3, #32
 80081e6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	69db      	ldr	r3, [r3, #28]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d003      	beq.n	80081f8 <dir_next+0x28>
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80081f6:	d301      	bcc.n	80081fc <dir_next+0x2c>
 80081f8:	2304      	movs	r3, #4
 80081fa:	e0bb      	b.n	8008374 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	899b      	ldrh	r3, [r3, #12]
 8008200:	461a      	mov	r2, r3
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	fbb3 f1f2 	udiv	r1, r3, r2
 8008208:	fb02 f201 	mul.w	r2, r2, r1
 800820c:	1a9b      	subs	r3, r3, r2
 800820e:	2b00      	cmp	r3, #0
 8008210:	f040 809d 	bne.w	800834e <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	69db      	ldr	r3, [r3, #28]
 8008218:	1c5a      	adds	r2, r3, #1
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	699b      	ldr	r3, [r3, #24]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d10b      	bne.n	800823e <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	095b      	lsrs	r3, r3, #5
 800822a:	68fa      	ldr	r2, [r7, #12]
 800822c:	8912      	ldrh	r2, [r2, #8]
 800822e:	4293      	cmp	r3, r2
 8008230:	f0c0 808d 	bcc.w	800834e <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2200      	movs	r2, #0
 8008238:	61da      	str	r2, [r3, #28]
 800823a:	2304      	movs	r3, #4
 800823c:	e09a      	b.n	8008374 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	899b      	ldrh	r3, [r3, #12]
 8008242:	461a      	mov	r2, r3
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	fbb3 f3f2 	udiv	r3, r3, r2
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	8952      	ldrh	r2, [r2, #10]
 800824e:	3a01      	subs	r2, #1
 8008250:	4013      	ands	r3, r2
 8008252:	2b00      	cmp	r3, #0
 8008254:	d17b      	bne.n	800834e <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	699b      	ldr	r3, [r3, #24]
 800825c:	4619      	mov	r1, r3
 800825e:	4610      	mov	r0, r2
 8008260:	f7ff fc11 	bl	8007a86 <get_fat>
 8008264:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	2b01      	cmp	r3, #1
 800826a:	d801      	bhi.n	8008270 <dir_next+0xa0>
 800826c:	2302      	movs	r3, #2
 800826e:	e081      	b.n	8008374 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008276:	d101      	bne.n	800827c <dir_next+0xac>
 8008278:	2301      	movs	r3, #1
 800827a:	e07b      	b.n	8008374 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	699a      	ldr	r2, [r3, #24]
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	429a      	cmp	r2, r3
 8008284:	d859      	bhi.n	800833a <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d104      	bne.n	8008296 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2200      	movs	r2, #0
 8008290:	61da      	str	r2, [r3, #28]
 8008292:	2304      	movs	r3, #4
 8008294:	e06e      	b.n	8008374 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008296:	687a      	ldr	r2, [r7, #4]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	699b      	ldr	r3, [r3, #24]
 800829c:	4619      	mov	r1, r3
 800829e:	4610      	mov	r0, r2
 80082a0:	f7ff fe3d 	bl	8007f1e <create_chain>
 80082a4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d101      	bne.n	80082b0 <dir_next+0xe0>
 80082ac:	2307      	movs	r3, #7
 80082ae:	e061      	b.n	8008374 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d101      	bne.n	80082ba <dir_next+0xea>
 80082b6:	2302      	movs	r3, #2
 80082b8:	e05c      	b.n	8008374 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082c0:	d101      	bne.n	80082c6 <dir_next+0xf6>
 80082c2:	2301      	movs	r3, #1
 80082c4:	e056      	b.n	8008374 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80082c6:	68f8      	ldr	r0, [r7, #12]
 80082c8:	f7ff fadc 	bl	8007884 <sync_window>
 80082cc:	4603      	mov	r3, r0
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d001      	beq.n	80082d6 <dir_next+0x106>
 80082d2:	2301      	movs	r3, #1
 80082d4:	e04e      	b.n	8008374 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f103 0034 	add.w	r0, r3, #52	; 0x34
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	899b      	ldrh	r3, [r3, #12]
 80082e0:	461a      	mov	r2, r3
 80082e2:	2100      	movs	r1, #0
 80082e4:	f7ff f941 	bl	800756a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80082e8:	2300      	movs	r3, #0
 80082ea:	613b      	str	r3, [r7, #16]
 80082ec:	6979      	ldr	r1, [r7, #20]
 80082ee:	68f8      	ldr	r0, [r7, #12]
 80082f0:	f7ff fbaa 	bl	8007a48 <clust2sect>
 80082f4:	4602      	mov	r2, r0
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	631a      	str	r2, [r3, #48]	; 0x30
 80082fa:	e012      	b.n	8008322 <dir_next+0x152>
						fs->wflag = 1;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	2201      	movs	r2, #1
 8008300:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f7ff fabe 	bl	8007884 <sync_window>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d001      	beq.n	8008312 <dir_next+0x142>
 800830e:	2301      	movs	r3, #1
 8008310:	e030      	b.n	8008374 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	3301      	adds	r3, #1
 8008316:	613b      	str	r3, [r7, #16]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800831c:	1c5a      	adds	r2, r3, #1
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	631a      	str	r2, [r3, #48]	; 0x30
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	895b      	ldrh	r3, [r3, #10]
 8008326:	461a      	mov	r2, r3
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	429a      	cmp	r2, r3
 800832c:	d8e6      	bhi.n	80082fc <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	1ad2      	subs	r2, r2, r3
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	697a      	ldr	r2, [r7, #20]
 800833e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008340:	6979      	ldr	r1, [r7, #20]
 8008342:	68f8      	ldr	r0, [r7, #12]
 8008344:	f7ff fb80 	bl	8007a48 <clust2sect>
 8008348:	4602      	mov	r2, r0
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	68ba      	ldr	r2, [r7, #8]
 8008352:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	899b      	ldrh	r3, [r3, #12]
 800835e:	461a      	mov	r2, r3
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	fbb3 f0f2 	udiv	r0, r3, r2
 8008366:	fb02 f200 	mul.w	r2, r2, r0
 800836a:	1a9b      	subs	r3, r3, r2
 800836c:	18ca      	adds	r2, r1, r3
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008372:	2300      	movs	r3, #0
}
 8008374:	4618      	mov	r0, r3
 8008376:	3718      	adds	r7, #24
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b086      	sub	sp, #24
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800838c:	2100      	movs	r1, #0
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f7ff fe95 	bl	80080be <dir_sdi>
 8008394:	4603      	mov	r3, r0
 8008396:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008398:	7dfb      	ldrb	r3, [r7, #23]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d12b      	bne.n	80083f6 <dir_alloc+0x7a>
		n = 0;
 800839e:	2300      	movs	r3, #0
 80083a0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	69db      	ldr	r3, [r3, #28]
 80083a6:	4619      	mov	r1, r3
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f7ff faaf 	bl	800790c <move_window>
 80083ae:	4603      	mov	r3, r0
 80083b0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80083b2:	7dfb      	ldrb	r3, [r7, #23]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d11d      	bne.n	80083f4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6a1b      	ldr	r3, [r3, #32]
 80083bc:	781b      	ldrb	r3, [r3, #0]
 80083be:	2be5      	cmp	r3, #229	; 0xe5
 80083c0:	d004      	beq.n	80083cc <dir_alloc+0x50>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6a1b      	ldr	r3, [r3, #32]
 80083c6:	781b      	ldrb	r3, [r3, #0]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d107      	bne.n	80083dc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	3301      	adds	r3, #1
 80083d0:	613b      	str	r3, [r7, #16]
 80083d2:	693a      	ldr	r2, [r7, #16]
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d102      	bne.n	80083e0 <dir_alloc+0x64>
 80083da:	e00c      	b.n	80083f6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80083dc:	2300      	movs	r3, #0
 80083de:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80083e0:	2101      	movs	r1, #1
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f7ff fef4 	bl	80081d0 <dir_next>
 80083e8:	4603      	mov	r3, r0
 80083ea:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80083ec:	7dfb      	ldrb	r3, [r7, #23]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d0d7      	beq.n	80083a2 <dir_alloc+0x26>
 80083f2:	e000      	b.n	80083f6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80083f4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80083f6:	7dfb      	ldrb	r3, [r7, #23]
 80083f8:	2b04      	cmp	r3, #4
 80083fa:	d101      	bne.n	8008400 <dir_alloc+0x84>
 80083fc:	2307      	movs	r3, #7
 80083fe:	75fb      	strb	r3, [r7, #23]
	return res;
 8008400:	7dfb      	ldrb	r3, [r7, #23]
}
 8008402:	4618      	mov	r0, r3
 8008404:	3718      	adds	r7, #24
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800840a:	b580      	push	{r7, lr}
 800840c:	b084      	sub	sp, #16
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
 8008412:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	331a      	adds	r3, #26
 8008418:	4618      	mov	r0, r3
 800841a:	f7ff f803 	bl	8007424 <ld_word>
 800841e:	4603      	mov	r3, r0
 8008420:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	2b03      	cmp	r3, #3
 8008428:	d109      	bne.n	800843e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	3314      	adds	r3, #20
 800842e:	4618      	mov	r0, r3
 8008430:	f7fe fff8 	bl	8007424 <ld_word>
 8008434:	4603      	mov	r3, r0
 8008436:	041b      	lsls	r3, r3, #16
 8008438:	68fa      	ldr	r2, [r7, #12]
 800843a:	4313      	orrs	r3, r2
 800843c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800843e:	68fb      	ldr	r3, [r7, #12]
}
 8008440:	4618      	mov	r0, r3
 8008442:	3710      	adds	r7, #16
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b084      	sub	sp, #16
 800844c:	af00      	add	r7, sp, #0
 800844e:	60f8      	str	r0, [r7, #12]
 8008450:	60b9      	str	r1, [r7, #8]
 8008452:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	331a      	adds	r3, #26
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	b292      	uxth	r2, r2
 800845c:	4611      	mov	r1, r2
 800845e:	4618      	mov	r0, r3
 8008460:	f7ff f81b 	bl	800749a <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	781b      	ldrb	r3, [r3, #0]
 8008468:	2b03      	cmp	r3, #3
 800846a:	d109      	bne.n	8008480 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	f103 0214 	add.w	r2, r3, #20
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	0c1b      	lsrs	r3, r3, #16
 8008476:	b29b      	uxth	r3, r3
 8008478:	4619      	mov	r1, r3
 800847a:	4610      	mov	r0, r2
 800847c:	f7ff f80d 	bl	800749a <st_word>
	}
}
 8008480:	bf00      	nop
 8008482:	3710      	adds	r7, #16
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b086      	sub	sp, #24
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008496:	2100      	movs	r1, #0
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f7ff fe10 	bl	80080be <dir_sdi>
 800849e:	4603      	mov	r3, r0
 80084a0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80084a2:	7dfb      	ldrb	r3, [r7, #23]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d001      	beq.n	80084ac <dir_find+0x24>
 80084a8:	7dfb      	ldrb	r3, [r7, #23]
 80084aa:	e03e      	b.n	800852a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	69db      	ldr	r3, [r3, #28]
 80084b0:	4619      	mov	r1, r3
 80084b2:	6938      	ldr	r0, [r7, #16]
 80084b4:	f7ff fa2a 	bl	800790c <move_window>
 80084b8:	4603      	mov	r3, r0
 80084ba:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80084bc:	7dfb      	ldrb	r3, [r7, #23]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d12f      	bne.n	8008522 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6a1b      	ldr	r3, [r3, #32]
 80084c6:	781b      	ldrb	r3, [r3, #0]
 80084c8:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80084ca:	7bfb      	ldrb	r3, [r7, #15]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d102      	bne.n	80084d6 <dir_find+0x4e>
 80084d0:	2304      	movs	r3, #4
 80084d2:	75fb      	strb	r3, [r7, #23]
 80084d4:	e028      	b.n	8008528 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6a1b      	ldr	r3, [r3, #32]
 80084da:	330b      	adds	r3, #11
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80084e2:	b2da      	uxtb	r2, r3
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6a1b      	ldr	r3, [r3, #32]
 80084ec:	330b      	adds	r3, #11
 80084ee:	781b      	ldrb	r3, [r3, #0]
 80084f0:	f003 0308 	and.w	r3, r3, #8
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d10a      	bne.n	800850e <dir_find+0x86>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6a18      	ldr	r0, [r3, #32]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	3324      	adds	r3, #36	; 0x24
 8008500:	220b      	movs	r2, #11
 8008502:	4619      	mov	r1, r3
 8008504:	f7ff f84b 	bl	800759e <mem_cmp>
 8008508:	4603      	mov	r3, r0
 800850a:	2b00      	cmp	r3, #0
 800850c:	d00b      	beq.n	8008526 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800850e:	2100      	movs	r1, #0
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f7ff fe5d 	bl	80081d0 <dir_next>
 8008516:	4603      	mov	r3, r0
 8008518:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800851a:	7dfb      	ldrb	r3, [r7, #23]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d0c5      	beq.n	80084ac <dir_find+0x24>
 8008520:	e002      	b.n	8008528 <dir_find+0xa0>
		if (res != FR_OK) break;
 8008522:	bf00      	nop
 8008524:	e000      	b.n	8008528 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008526:	bf00      	nop

	return res;
 8008528:	7dfb      	ldrb	r3, [r7, #23]
}
 800852a:	4618      	mov	r0, r3
 800852c:	3718      	adds	r7, #24
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}

08008532 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008532:	b580      	push	{r7, lr}
 8008534:	b084      	sub	sp, #16
 8008536:	af00      	add	r7, sp, #0
 8008538:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008540:	2101      	movs	r1, #1
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f7ff ff1a 	bl	800837c <dir_alloc>
 8008548:	4603      	mov	r3, r0
 800854a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800854c:	7bfb      	ldrb	r3, [r7, #15]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d11c      	bne.n	800858c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	69db      	ldr	r3, [r3, #28]
 8008556:	4619      	mov	r1, r3
 8008558:	68b8      	ldr	r0, [r7, #8]
 800855a:	f7ff f9d7 	bl	800790c <move_window>
 800855e:	4603      	mov	r3, r0
 8008560:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008562:	7bfb      	ldrb	r3, [r7, #15]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d111      	bne.n	800858c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6a1b      	ldr	r3, [r3, #32]
 800856c:	2220      	movs	r2, #32
 800856e:	2100      	movs	r1, #0
 8008570:	4618      	mov	r0, r3
 8008572:	f7fe fffa 	bl	800756a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6a18      	ldr	r0, [r3, #32]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	3324      	adds	r3, #36	; 0x24
 800857e:	220b      	movs	r2, #11
 8008580:	4619      	mov	r1, r3
 8008582:	f7fe ffd1 	bl	8007528 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	2201      	movs	r2, #1
 800858a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800858c:	7bfb      	ldrb	r3, [r7, #15]
}
 800858e:	4618      	mov	r0, r3
 8008590:	3710      	adds	r7, #16
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
	...

08008598 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b088      	sub	sp, #32
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
 80085a0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	60fb      	str	r3, [r7, #12]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	3324      	adds	r3, #36	; 0x24
 80085ac:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80085ae:	220b      	movs	r2, #11
 80085b0:	2120      	movs	r1, #32
 80085b2:	68b8      	ldr	r0, [r7, #8]
 80085b4:	f7fe ffd9 	bl	800756a <mem_set>
	si = i = 0; ni = 8;
 80085b8:	2300      	movs	r3, #0
 80085ba:	613b      	str	r3, [r7, #16]
 80085bc:	693b      	ldr	r3, [r7, #16]
 80085be:	617b      	str	r3, [r7, #20]
 80085c0:	2308      	movs	r3, #8
 80085c2:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	1c5a      	adds	r2, r3, #1
 80085c8:	617a      	str	r2, [r7, #20]
 80085ca:	68fa      	ldr	r2, [r7, #12]
 80085cc:	4413      	add	r3, r2
 80085ce:	781b      	ldrb	r3, [r3, #0]
 80085d0:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80085d2:	7ffb      	ldrb	r3, [r7, #31]
 80085d4:	2b20      	cmp	r3, #32
 80085d6:	d94e      	bls.n	8008676 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80085d8:	7ffb      	ldrb	r3, [r7, #31]
 80085da:	2b2f      	cmp	r3, #47	; 0x2f
 80085dc:	d006      	beq.n	80085ec <create_name+0x54>
 80085de:	7ffb      	ldrb	r3, [r7, #31]
 80085e0:	2b5c      	cmp	r3, #92	; 0x5c
 80085e2:	d110      	bne.n	8008606 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80085e4:	e002      	b.n	80085ec <create_name+0x54>
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	3301      	adds	r3, #1
 80085ea:	617b      	str	r3, [r7, #20]
 80085ec:	68fa      	ldr	r2, [r7, #12]
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	4413      	add	r3, r2
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	2b2f      	cmp	r3, #47	; 0x2f
 80085f6:	d0f6      	beq.n	80085e6 <create_name+0x4e>
 80085f8:	68fa      	ldr	r2, [r7, #12]
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	4413      	add	r3, r2
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	2b5c      	cmp	r3, #92	; 0x5c
 8008602:	d0f0      	beq.n	80085e6 <create_name+0x4e>
			break;
 8008604:	e038      	b.n	8008678 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008606:	7ffb      	ldrb	r3, [r7, #31]
 8008608:	2b2e      	cmp	r3, #46	; 0x2e
 800860a:	d003      	beq.n	8008614 <create_name+0x7c>
 800860c:	693a      	ldr	r2, [r7, #16]
 800860e:	69bb      	ldr	r3, [r7, #24]
 8008610:	429a      	cmp	r2, r3
 8008612:	d30c      	bcc.n	800862e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008614:	69bb      	ldr	r3, [r7, #24]
 8008616:	2b0b      	cmp	r3, #11
 8008618:	d002      	beq.n	8008620 <create_name+0x88>
 800861a:	7ffb      	ldrb	r3, [r7, #31]
 800861c:	2b2e      	cmp	r3, #46	; 0x2e
 800861e:	d001      	beq.n	8008624 <create_name+0x8c>
 8008620:	2306      	movs	r3, #6
 8008622:	e044      	b.n	80086ae <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008624:	2308      	movs	r3, #8
 8008626:	613b      	str	r3, [r7, #16]
 8008628:	230b      	movs	r3, #11
 800862a:	61bb      	str	r3, [r7, #24]
			continue;
 800862c:	e022      	b.n	8008674 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800862e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008632:	2b00      	cmp	r3, #0
 8008634:	da04      	bge.n	8008640 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008636:	7ffb      	ldrb	r3, [r7, #31]
 8008638:	3b80      	subs	r3, #128	; 0x80
 800863a:	4a1f      	ldr	r2, [pc, #124]	; (80086b8 <create_name+0x120>)
 800863c:	5cd3      	ldrb	r3, [r2, r3]
 800863e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008640:	7ffb      	ldrb	r3, [r7, #31]
 8008642:	4619      	mov	r1, r3
 8008644:	481d      	ldr	r0, [pc, #116]	; (80086bc <create_name+0x124>)
 8008646:	f7fe ffd1 	bl	80075ec <chk_chr>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d001      	beq.n	8008654 <create_name+0xbc>
 8008650:	2306      	movs	r3, #6
 8008652:	e02c      	b.n	80086ae <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008654:	7ffb      	ldrb	r3, [r7, #31]
 8008656:	2b60      	cmp	r3, #96	; 0x60
 8008658:	d905      	bls.n	8008666 <create_name+0xce>
 800865a:	7ffb      	ldrb	r3, [r7, #31]
 800865c:	2b7a      	cmp	r3, #122	; 0x7a
 800865e:	d802      	bhi.n	8008666 <create_name+0xce>
 8008660:	7ffb      	ldrb	r3, [r7, #31]
 8008662:	3b20      	subs	r3, #32
 8008664:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	1c5a      	adds	r2, r3, #1
 800866a:	613a      	str	r2, [r7, #16]
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	4413      	add	r3, r2
 8008670:	7ffa      	ldrb	r2, [r7, #31]
 8008672:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008674:	e7a6      	b.n	80085c4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008676:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008678:	68fa      	ldr	r2, [r7, #12]
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	441a      	add	r2, r3
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d101      	bne.n	800868c <create_name+0xf4>
 8008688:	2306      	movs	r3, #6
 800868a:	e010      	b.n	80086ae <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	781b      	ldrb	r3, [r3, #0]
 8008690:	2be5      	cmp	r3, #229	; 0xe5
 8008692:	d102      	bne.n	800869a <create_name+0x102>
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	2205      	movs	r2, #5
 8008698:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	330b      	adds	r3, #11
 800869e:	7ffa      	ldrb	r2, [r7, #31]
 80086a0:	2a20      	cmp	r2, #32
 80086a2:	d801      	bhi.n	80086a8 <create_name+0x110>
 80086a4:	2204      	movs	r2, #4
 80086a6:	e000      	b.n	80086aa <create_name+0x112>
 80086a8:	2200      	movs	r2, #0
 80086aa:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80086ac:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	3720      	adds	r7, #32
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}
 80086b6:	bf00      	nop
 80086b8:	0800cde4 	.word	0x0800cde4
 80086bc:	0800cd80 	.word	0x0800cd80

080086c0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b086      	sub	sp, #24
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80086d4:	e002      	b.n	80086dc <follow_path+0x1c>
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	3301      	adds	r3, #1
 80086da:	603b      	str	r3, [r7, #0]
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	2b2f      	cmp	r3, #47	; 0x2f
 80086e2:	d0f8      	beq.n	80086d6 <follow_path+0x16>
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	781b      	ldrb	r3, [r3, #0]
 80086e8:	2b5c      	cmp	r3, #92	; 0x5c
 80086ea:	d0f4      	beq.n	80086d6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	2200      	movs	r2, #0
 80086f0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	2b1f      	cmp	r3, #31
 80086f8:	d80a      	bhi.n	8008710 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2280      	movs	r2, #128	; 0x80
 80086fe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008702:	2100      	movs	r1, #0
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f7ff fcda 	bl	80080be <dir_sdi>
 800870a:	4603      	mov	r3, r0
 800870c:	75fb      	strb	r3, [r7, #23]
 800870e:	e048      	b.n	80087a2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008710:	463b      	mov	r3, r7
 8008712:	4619      	mov	r1, r3
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f7ff ff3f 	bl	8008598 <create_name>
 800871a:	4603      	mov	r3, r0
 800871c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800871e:	7dfb      	ldrb	r3, [r7, #23]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d139      	bne.n	8008798 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f7ff feaf 	bl	8008488 <dir_find>
 800872a:	4603      	mov	r3, r0
 800872c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008734:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008736:	7dfb      	ldrb	r3, [r7, #23]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d00a      	beq.n	8008752 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800873c:	7dfb      	ldrb	r3, [r7, #23]
 800873e:	2b04      	cmp	r3, #4
 8008740:	d12c      	bne.n	800879c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008742:	7afb      	ldrb	r3, [r7, #11]
 8008744:	f003 0304 	and.w	r3, r3, #4
 8008748:	2b00      	cmp	r3, #0
 800874a:	d127      	bne.n	800879c <follow_path+0xdc>
 800874c:	2305      	movs	r3, #5
 800874e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008750:	e024      	b.n	800879c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008752:	7afb      	ldrb	r3, [r7, #11]
 8008754:	f003 0304 	and.w	r3, r3, #4
 8008758:	2b00      	cmp	r3, #0
 800875a:	d121      	bne.n	80087a0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	799b      	ldrb	r3, [r3, #6]
 8008760:	f003 0310 	and.w	r3, r3, #16
 8008764:	2b00      	cmp	r3, #0
 8008766:	d102      	bne.n	800876e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008768:	2305      	movs	r3, #5
 800876a:	75fb      	strb	r3, [r7, #23]
 800876c:	e019      	b.n	80087a2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	695b      	ldr	r3, [r3, #20]
 8008778:	68fa      	ldr	r2, [r7, #12]
 800877a:	8992      	ldrh	r2, [r2, #12]
 800877c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008780:	fb02 f200 	mul.w	r2, r2, r0
 8008784:	1a9b      	subs	r3, r3, r2
 8008786:	440b      	add	r3, r1
 8008788:	4619      	mov	r1, r3
 800878a:	68f8      	ldr	r0, [r7, #12]
 800878c:	f7ff fe3d 	bl	800840a <ld_clust>
 8008790:	4602      	mov	r2, r0
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008796:	e7bb      	b.n	8008710 <follow_path+0x50>
			if (res != FR_OK) break;
 8008798:	bf00      	nop
 800879a:	e002      	b.n	80087a2 <follow_path+0xe2>
				break;
 800879c:	bf00      	nop
 800879e:	e000      	b.n	80087a2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80087a0:	bf00      	nop
			}
		}
	}

	return res;
 80087a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3718      	adds	r7, #24
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}

080087ac <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b087      	sub	sp, #28
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80087b4:	f04f 33ff 	mov.w	r3, #4294967295
 80087b8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d031      	beq.n	8008826 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	617b      	str	r3, [r7, #20]
 80087c8:	e002      	b.n	80087d0 <get_ldnumber+0x24>
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	3301      	adds	r3, #1
 80087ce:	617b      	str	r3, [r7, #20]
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	781b      	ldrb	r3, [r3, #0]
 80087d4:	2b20      	cmp	r3, #32
 80087d6:	d903      	bls.n	80087e0 <get_ldnumber+0x34>
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	2b3a      	cmp	r3, #58	; 0x3a
 80087de:	d1f4      	bne.n	80087ca <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	2b3a      	cmp	r3, #58	; 0x3a
 80087e6:	d11c      	bne.n	8008822 <get_ldnumber+0x76>
			tp = *path;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	1c5a      	adds	r2, r3, #1
 80087f2:	60fa      	str	r2, [r7, #12]
 80087f4:	781b      	ldrb	r3, [r3, #0]
 80087f6:	3b30      	subs	r3, #48	; 0x30
 80087f8:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	2b09      	cmp	r3, #9
 80087fe:	d80e      	bhi.n	800881e <get_ldnumber+0x72>
 8008800:	68fa      	ldr	r2, [r7, #12]
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	429a      	cmp	r2, r3
 8008806:	d10a      	bne.n	800881e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d107      	bne.n	800881e <get_ldnumber+0x72>
					vol = (int)i;
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	3301      	adds	r3, #1
 8008816:	617b      	str	r3, [r7, #20]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	697a      	ldr	r2, [r7, #20]
 800881c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	e002      	b.n	8008828 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008822:	2300      	movs	r3, #0
 8008824:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008826:	693b      	ldr	r3, [r7, #16]
}
 8008828:	4618      	mov	r0, r3
 800882a:	371c      	adds	r7, #28
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b082      	sub	sp, #8
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2200      	movs	r2, #0
 8008842:	70da      	strb	r2, [r3, #3]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f04f 32ff 	mov.w	r2, #4294967295
 800884a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800884c:	6839      	ldr	r1, [r7, #0]
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f7ff f85c 	bl	800790c <move_window>
 8008854:	4603      	mov	r3, r0
 8008856:	2b00      	cmp	r3, #0
 8008858:	d001      	beq.n	800885e <check_fs+0x2a>
 800885a:	2304      	movs	r3, #4
 800885c:	e038      	b.n	80088d0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	3334      	adds	r3, #52	; 0x34
 8008862:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008866:	4618      	mov	r0, r3
 8008868:	f7fe fddc 	bl	8007424 <ld_word>
 800886c:	4603      	mov	r3, r0
 800886e:	461a      	mov	r2, r3
 8008870:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008874:	429a      	cmp	r2, r3
 8008876:	d001      	beq.n	800887c <check_fs+0x48>
 8008878:	2303      	movs	r3, #3
 800887a:	e029      	b.n	80088d0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008882:	2be9      	cmp	r3, #233	; 0xe9
 8008884:	d009      	beq.n	800889a <check_fs+0x66>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800888c:	2beb      	cmp	r3, #235	; 0xeb
 800888e:	d11e      	bne.n	80088ce <check_fs+0x9a>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8008896:	2b90      	cmp	r3, #144	; 0x90
 8008898:	d119      	bne.n	80088ce <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	3334      	adds	r3, #52	; 0x34
 800889e:	3336      	adds	r3, #54	; 0x36
 80088a0:	4618      	mov	r0, r3
 80088a2:	f7fe fdd7 	bl	8007454 <ld_dword>
 80088a6:	4603      	mov	r3, r0
 80088a8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80088ac:	4a0a      	ldr	r2, [pc, #40]	; (80088d8 <check_fs+0xa4>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d101      	bne.n	80088b6 <check_fs+0x82>
 80088b2:	2300      	movs	r3, #0
 80088b4:	e00c      	b.n	80088d0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	3334      	adds	r3, #52	; 0x34
 80088ba:	3352      	adds	r3, #82	; 0x52
 80088bc:	4618      	mov	r0, r3
 80088be:	f7fe fdc9 	bl	8007454 <ld_dword>
 80088c2:	4602      	mov	r2, r0
 80088c4:	4b05      	ldr	r3, [pc, #20]	; (80088dc <check_fs+0xa8>)
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d101      	bne.n	80088ce <check_fs+0x9a>
 80088ca:	2300      	movs	r3, #0
 80088cc:	e000      	b.n	80088d0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80088ce:	2302      	movs	r3, #2
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3708      	adds	r7, #8
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	00544146 	.word	0x00544146
 80088dc:	33544146 	.word	0x33544146

080088e0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b096      	sub	sp, #88	; 0x58
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	60f8      	str	r0, [r7, #12]
 80088e8:	60b9      	str	r1, [r7, #8]
 80088ea:	4613      	mov	r3, r2
 80088ec:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	2200      	movs	r2, #0
 80088f2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80088f4:	68f8      	ldr	r0, [r7, #12]
 80088f6:	f7ff ff59 	bl	80087ac <get_ldnumber>
 80088fa:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80088fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088fe:	2b00      	cmp	r3, #0
 8008900:	da01      	bge.n	8008906 <find_volume+0x26>
 8008902:	230b      	movs	r3, #11
 8008904:	e265      	b.n	8008dd2 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008906:	4ab0      	ldr	r2, [pc, #704]	; (8008bc8 <find_volume+0x2e8>)
 8008908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800890a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800890e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008912:	2b00      	cmp	r3, #0
 8008914:	d101      	bne.n	800891a <find_volume+0x3a>
 8008916:	230c      	movs	r3, #12
 8008918:	e25b      	b.n	8008dd2 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800891e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008920:	79fb      	ldrb	r3, [r7, #7]
 8008922:	f023 0301 	bic.w	r3, r3, #1
 8008926:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d01a      	beq.n	8008966 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008932:	785b      	ldrb	r3, [r3, #1]
 8008934:	4618      	mov	r0, r3
 8008936:	f7fe fcd7 	bl	80072e8 <disk_status>
 800893a:	4603      	mov	r3, r0
 800893c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008940:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008944:	f003 0301 	and.w	r3, r3, #1
 8008948:	2b00      	cmp	r3, #0
 800894a:	d10c      	bne.n	8008966 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800894c:	79fb      	ldrb	r3, [r7, #7]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d007      	beq.n	8008962 <find_volume+0x82>
 8008952:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008956:	f003 0304 	and.w	r3, r3, #4
 800895a:	2b00      	cmp	r3, #0
 800895c:	d001      	beq.n	8008962 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800895e:	230a      	movs	r3, #10
 8008960:	e237      	b.n	8008dd2 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8008962:	2300      	movs	r3, #0
 8008964:	e235      	b.n	8008dd2 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008968:	2200      	movs	r2, #0
 800896a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800896c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800896e:	b2da      	uxtb	r2, r3
 8008970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008972:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008976:	785b      	ldrb	r3, [r3, #1]
 8008978:	4618      	mov	r0, r3
 800897a:	f7fe fccf 	bl	800731c <disk_initialize>
 800897e:	4603      	mov	r3, r0
 8008980:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008984:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008988:	f003 0301 	and.w	r3, r3, #1
 800898c:	2b00      	cmp	r3, #0
 800898e:	d001      	beq.n	8008994 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008990:	2303      	movs	r3, #3
 8008992:	e21e      	b.n	8008dd2 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008994:	79fb      	ldrb	r3, [r7, #7]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d007      	beq.n	80089aa <find_volume+0xca>
 800899a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800899e:	f003 0304 	and.w	r3, r3, #4
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d001      	beq.n	80089aa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80089a6:	230a      	movs	r3, #10
 80089a8:	e213      	b.n	8008dd2 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80089aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089ac:	7858      	ldrb	r0, [r3, #1]
 80089ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089b0:	330c      	adds	r3, #12
 80089b2:	461a      	mov	r2, r3
 80089b4:	2102      	movs	r1, #2
 80089b6:	f7fe fd17 	bl	80073e8 <disk_ioctl>
 80089ba:	4603      	mov	r3, r0
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d001      	beq.n	80089c4 <find_volume+0xe4>
 80089c0:	2301      	movs	r3, #1
 80089c2:	e206      	b.n	8008dd2 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80089c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089c6:	899b      	ldrh	r3, [r3, #12]
 80089c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089cc:	d80d      	bhi.n	80089ea <find_volume+0x10a>
 80089ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089d0:	899b      	ldrh	r3, [r3, #12]
 80089d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089d6:	d308      	bcc.n	80089ea <find_volume+0x10a>
 80089d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089da:	899b      	ldrh	r3, [r3, #12]
 80089dc:	461a      	mov	r2, r3
 80089de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089e0:	899b      	ldrh	r3, [r3, #12]
 80089e2:	3b01      	subs	r3, #1
 80089e4:	4013      	ands	r3, r2
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <find_volume+0x10e>
 80089ea:	2301      	movs	r3, #1
 80089ec:	e1f1      	b.n	8008dd2 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80089ee:	2300      	movs	r3, #0
 80089f0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80089f2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80089f4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80089f6:	f7ff ff1d 	bl	8008834 <check_fs>
 80089fa:	4603      	mov	r3, r0
 80089fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008a00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008a04:	2b02      	cmp	r3, #2
 8008a06:	d14b      	bne.n	8008aa0 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008a08:	2300      	movs	r3, #0
 8008a0a:	643b      	str	r3, [r7, #64]	; 0x40
 8008a0c:	e01f      	b.n	8008a4e <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a10:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008a14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a16:	011b      	lsls	r3, r3, #4
 8008a18:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008a1c:	4413      	add	r3, r2
 8008a1e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a22:	3304      	adds	r3, #4
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d006      	beq.n	8008a38 <find_volume+0x158>
 8008a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a2c:	3308      	adds	r3, #8
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f7fe fd10 	bl	8007454 <ld_dword>
 8008a34:	4602      	mov	r2, r0
 8008a36:	e000      	b.n	8008a3a <find_volume+0x15a>
 8008a38:	2200      	movs	r2, #0
 8008a3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008a42:	440b      	add	r3, r1
 8008a44:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008a48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a4a:	3301      	adds	r3, #1
 8008a4c:	643b      	str	r3, [r7, #64]	; 0x40
 8008a4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a50:	2b03      	cmp	r3, #3
 8008a52:	d9dc      	bls.n	8008a0e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008a54:	2300      	movs	r3, #0
 8008a56:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008a58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d002      	beq.n	8008a64 <find_volume+0x184>
 8008a5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a60:	3b01      	subs	r3, #1
 8008a62:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008a64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008a6c:	4413      	add	r3, r2
 8008a6e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008a72:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008a74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d005      	beq.n	8008a86 <find_volume+0x1a6>
 8008a7a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008a7c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008a7e:	f7ff fed9 	bl	8008834 <check_fs>
 8008a82:	4603      	mov	r3, r0
 8008a84:	e000      	b.n	8008a88 <find_volume+0x1a8>
 8008a86:	2303      	movs	r3, #3
 8008a88:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008a8c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008a90:	2b01      	cmp	r3, #1
 8008a92:	d905      	bls.n	8008aa0 <find_volume+0x1c0>
 8008a94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a96:	3301      	adds	r3, #1
 8008a98:	643b      	str	r3, [r7, #64]	; 0x40
 8008a9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a9c:	2b03      	cmp	r3, #3
 8008a9e:	d9e1      	bls.n	8008a64 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008aa0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008aa4:	2b04      	cmp	r3, #4
 8008aa6:	d101      	bne.n	8008aac <find_volume+0x1cc>
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	e192      	b.n	8008dd2 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008aac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008ab0:	2b01      	cmp	r3, #1
 8008ab2:	d901      	bls.n	8008ab8 <find_volume+0x1d8>
 8008ab4:	230d      	movs	r3, #13
 8008ab6:	e18c      	b.n	8008dd2 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aba:	3334      	adds	r3, #52	; 0x34
 8008abc:	330b      	adds	r3, #11
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f7fe fcb0 	bl	8007424 <ld_word>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aca:	899b      	ldrh	r3, [r3, #12]
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d001      	beq.n	8008ad4 <find_volume+0x1f4>
 8008ad0:	230d      	movs	r3, #13
 8008ad2:	e17e      	b.n	8008dd2 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ad6:	3334      	adds	r3, #52	; 0x34
 8008ad8:	3316      	adds	r3, #22
 8008ada:	4618      	mov	r0, r3
 8008adc:	f7fe fca2 	bl	8007424 <ld_word>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008ae4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d106      	bne.n	8008af8 <find_volume+0x218>
 8008aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aec:	3334      	adds	r3, #52	; 0x34
 8008aee:	3324      	adds	r3, #36	; 0x24
 8008af0:	4618      	mov	r0, r3
 8008af2:	f7fe fcaf 	bl	8007454 <ld_dword>
 8008af6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008afa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008afc:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008afe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b00:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b06:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b0a:	789b      	ldrb	r3, [r3, #2]
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d005      	beq.n	8008b1c <find_volume+0x23c>
 8008b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b12:	789b      	ldrb	r3, [r3, #2]
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	d001      	beq.n	8008b1c <find_volume+0x23c>
 8008b18:	230d      	movs	r3, #13
 8008b1a:	e15a      	b.n	8008dd2 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1e:	789b      	ldrb	r3, [r3, #2]
 8008b20:	461a      	mov	r2, r3
 8008b22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b24:	fb02 f303 	mul.w	r3, r2, r3
 8008b28:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b30:	b29a      	uxth	r2, r3
 8008b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b34:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b38:	895b      	ldrh	r3, [r3, #10]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d008      	beq.n	8008b50 <find_volume+0x270>
 8008b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b40:	895b      	ldrh	r3, [r3, #10]
 8008b42:	461a      	mov	r2, r3
 8008b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b46:	895b      	ldrh	r3, [r3, #10]
 8008b48:	3b01      	subs	r3, #1
 8008b4a:	4013      	ands	r3, r2
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d001      	beq.n	8008b54 <find_volume+0x274>
 8008b50:	230d      	movs	r3, #13
 8008b52:	e13e      	b.n	8008dd2 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b56:	3334      	adds	r3, #52	; 0x34
 8008b58:	3311      	adds	r3, #17
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f7fe fc62 	bl	8007424 <ld_word>
 8008b60:	4603      	mov	r3, r0
 8008b62:	461a      	mov	r2, r3
 8008b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b66:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b6a:	891b      	ldrh	r3, [r3, #8]
 8008b6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b6e:	8992      	ldrh	r2, [r2, #12]
 8008b70:	0952      	lsrs	r2, r2, #5
 8008b72:	b292      	uxth	r2, r2
 8008b74:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b78:	fb02 f201 	mul.w	r2, r2, r1
 8008b7c:	1a9b      	subs	r3, r3, r2
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d001      	beq.n	8008b88 <find_volume+0x2a8>
 8008b84:	230d      	movs	r3, #13
 8008b86:	e124      	b.n	8008dd2 <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008b88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b8a:	3334      	adds	r3, #52	; 0x34
 8008b8c:	3313      	adds	r3, #19
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f7fe fc48 	bl	8007424 <ld_word>
 8008b94:	4603      	mov	r3, r0
 8008b96:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008b98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d106      	bne.n	8008bac <find_volume+0x2cc>
 8008b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ba0:	3334      	adds	r3, #52	; 0x34
 8008ba2:	3320      	adds	r3, #32
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f7fe fc55 	bl	8007454 <ld_dword>
 8008baa:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bae:	3334      	adds	r3, #52	; 0x34
 8008bb0:	330e      	adds	r3, #14
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f7fe fc36 	bl	8007424 <ld_word>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008bbc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d104      	bne.n	8008bcc <find_volume+0x2ec>
 8008bc2:	230d      	movs	r3, #13
 8008bc4:	e105      	b.n	8008dd2 <find_volume+0x4f2>
 8008bc6:	bf00      	nop
 8008bc8:	20000090 	.word	0x20000090

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008bcc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008bce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bd0:	4413      	add	r3, r2
 8008bd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008bd4:	8911      	ldrh	r1, [r2, #8]
 8008bd6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008bd8:	8992      	ldrh	r2, [r2, #12]
 8008bda:	0952      	lsrs	r2, r2, #5
 8008bdc:	b292      	uxth	r2, r2
 8008bde:	fbb1 f2f2 	udiv	r2, r1, r2
 8008be2:	b292      	uxth	r2, r2
 8008be4:	4413      	add	r3, r2
 8008be6:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008be8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bec:	429a      	cmp	r2, r3
 8008bee:	d201      	bcs.n	8008bf4 <find_volume+0x314>
 8008bf0:	230d      	movs	r3, #13
 8008bf2:	e0ee      	b.n	8008dd2 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008bf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bf8:	1ad3      	subs	r3, r2, r3
 8008bfa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008bfc:	8952      	ldrh	r2, [r2, #10]
 8008bfe:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c02:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d101      	bne.n	8008c0e <find_volume+0x32e>
 8008c0a:	230d      	movs	r3, #13
 8008c0c:	e0e1      	b.n	8008dd2 <find_volume+0x4f2>
		fmt = FS_FAT32;
 8008c0e:	2303      	movs	r3, #3
 8008c10:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c16:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d802      	bhi.n	8008c24 <find_volume+0x344>
 8008c1e:	2302      	movs	r3, #2
 8008c20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c26:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d802      	bhi.n	8008c34 <find_volume+0x354>
 8008c2e:	2301      	movs	r3, #1
 8008c30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c36:	1c9a      	adds	r2, r3, #2
 8008c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c3a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8008c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c3e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008c40:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008c42:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008c44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c46:	441a      	add	r2, r3
 8008c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c4a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8008c4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c50:	441a      	add	r2, r3
 8008c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c54:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8008c56:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008c5a:	2b03      	cmp	r3, #3
 8008c5c:	d11e      	bne.n	8008c9c <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c60:	3334      	adds	r3, #52	; 0x34
 8008c62:	332a      	adds	r3, #42	; 0x2a
 8008c64:	4618      	mov	r0, r3
 8008c66:	f7fe fbdd 	bl	8007424 <ld_word>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d001      	beq.n	8008c74 <find_volume+0x394>
 8008c70:	230d      	movs	r3, #13
 8008c72:	e0ae      	b.n	8008dd2 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c76:	891b      	ldrh	r3, [r3, #8]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d001      	beq.n	8008c80 <find_volume+0x3a0>
 8008c7c:	230d      	movs	r3, #13
 8008c7e:	e0a8      	b.n	8008dd2 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c82:	3334      	adds	r3, #52	; 0x34
 8008c84:	332c      	adds	r3, #44	; 0x2c
 8008c86:	4618      	mov	r0, r3
 8008c88:	f7fe fbe4 	bl	8007454 <ld_dword>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c90:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c94:	699b      	ldr	r3, [r3, #24]
 8008c96:	009b      	lsls	r3, r3, #2
 8008c98:	647b      	str	r3, [r7, #68]	; 0x44
 8008c9a:	e01f      	b.n	8008cdc <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c9e:	891b      	ldrh	r3, [r3, #8]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d101      	bne.n	8008ca8 <find_volume+0x3c8>
 8008ca4:	230d      	movs	r3, #13
 8008ca6:	e094      	b.n	8008dd2 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008caa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008cac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cae:	441a      	add	r2, r3
 8008cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cb2:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008cb4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008cb8:	2b02      	cmp	r3, #2
 8008cba:	d103      	bne.n	8008cc4 <find_volume+0x3e4>
 8008cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cbe:	699b      	ldr	r3, [r3, #24]
 8008cc0:	005b      	lsls	r3, r3, #1
 8008cc2:	e00a      	b.n	8008cda <find_volume+0x3fa>
 8008cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cc6:	699a      	ldr	r2, [r3, #24]
 8008cc8:	4613      	mov	r3, r2
 8008cca:	005b      	lsls	r3, r3, #1
 8008ccc:	4413      	add	r3, r2
 8008cce:	085a      	lsrs	r2, r3, #1
 8008cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cd2:	699b      	ldr	r3, [r3, #24]
 8008cd4:	f003 0301 	and.w	r3, r3, #1
 8008cd8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008cda:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cde:	69da      	ldr	r2, [r3, #28]
 8008ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce2:	899b      	ldrh	r3, [r3, #12]
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ce8:	440b      	add	r3, r1
 8008cea:	3b01      	subs	r3, #1
 8008cec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008cee:	8989      	ldrh	r1, [r1, #12]
 8008cf0:	fbb3 f3f1 	udiv	r3, r3, r1
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d201      	bcs.n	8008cfc <find_volume+0x41c>
 8008cf8:	230d      	movs	r3, #13
 8008cfa:	e06a      	b.n	8008dd2 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8008d02:	615a      	str	r2, [r3, #20]
 8008d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d06:	695a      	ldr	r2, [r3, #20]
 8008d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d0a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8008d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d0e:	2280      	movs	r2, #128	; 0x80
 8008d10:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008d12:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	d149      	bne.n	8008dae <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d1c:	3334      	adds	r3, #52	; 0x34
 8008d1e:	3330      	adds	r3, #48	; 0x30
 8008d20:	4618      	mov	r0, r3
 8008d22:	f7fe fb7f 	bl	8007424 <ld_word>
 8008d26:	4603      	mov	r3, r0
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d140      	bne.n	8008dae <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008d2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d2e:	3301      	adds	r3, #1
 8008d30:	4619      	mov	r1, r3
 8008d32:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008d34:	f7fe fdea 	bl	800790c <move_window>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d137      	bne.n	8008dae <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8008d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d40:	2200      	movs	r2, #0
 8008d42:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d46:	3334      	adds	r3, #52	; 0x34
 8008d48:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f7fe fb69 	bl	8007424 <ld_word>
 8008d52:	4603      	mov	r3, r0
 8008d54:	461a      	mov	r2, r3
 8008d56:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d127      	bne.n	8008dae <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d60:	3334      	adds	r3, #52	; 0x34
 8008d62:	4618      	mov	r0, r3
 8008d64:	f7fe fb76 	bl	8007454 <ld_dword>
 8008d68:	4602      	mov	r2, r0
 8008d6a:	4b1c      	ldr	r3, [pc, #112]	; (8008ddc <find_volume+0x4fc>)
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d11e      	bne.n	8008dae <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d72:	3334      	adds	r3, #52	; 0x34
 8008d74:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008d78:	4618      	mov	r0, r3
 8008d7a:	f7fe fb6b 	bl	8007454 <ld_dword>
 8008d7e:	4602      	mov	r2, r0
 8008d80:	4b17      	ldr	r3, [pc, #92]	; (8008de0 <find_volume+0x500>)
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d113      	bne.n	8008dae <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d88:	3334      	adds	r3, #52	; 0x34
 8008d8a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f7fe fb60 	bl	8007454 <ld_dword>
 8008d94:	4602      	mov	r2, r0
 8008d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d98:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d9c:	3334      	adds	r3, #52	; 0x34
 8008d9e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8008da2:	4618      	mov	r0, r3
 8008da4:	f7fe fb56 	bl	8007454 <ld_dword>
 8008da8:	4602      	mov	r2, r0
 8008daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dac:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008db0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008db4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008db6:	4b0b      	ldr	r3, [pc, #44]	; (8008de4 <find_volume+0x504>)
 8008db8:	881b      	ldrh	r3, [r3, #0]
 8008dba:	3301      	adds	r3, #1
 8008dbc:	b29a      	uxth	r2, r3
 8008dbe:	4b09      	ldr	r3, [pc, #36]	; (8008de4 <find_volume+0x504>)
 8008dc0:	801a      	strh	r2, [r3, #0]
 8008dc2:	4b08      	ldr	r3, [pc, #32]	; (8008de4 <find_volume+0x504>)
 8008dc4:	881a      	ldrh	r2, [r3, #0]
 8008dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dc8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008dca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008dcc:	f7fe fd36 	bl	800783c <clear_lock>
#endif
	return FR_OK;
 8008dd0:	2300      	movs	r3, #0
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3758      	adds	r7, #88	; 0x58
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
 8008dda:	bf00      	nop
 8008ddc:	41615252 	.word	0x41615252
 8008de0:	61417272 	.word	0x61417272
 8008de4:	20000094 	.word	0x20000094

08008de8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008df2:	2309      	movs	r3, #9
 8008df4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d01c      	beq.n	8008e36 <validate+0x4e>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d018      	beq.n	8008e36 <validate+0x4e>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	781b      	ldrb	r3, [r3, #0]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d013      	beq.n	8008e36 <validate+0x4e>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	889a      	ldrh	r2, [r3, #4]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	88db      	ldrh	r3, [r3, #6]
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	d10c      	bne.n	8008e36 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	785b      	ldrb	r3, [r3, #1]
 8008e22:	4618      	mov	r0, r3
 8008e24:	f7fe fa60 	bl	80072e8 <disk_status>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	f003 0301 	and.w	r3, r3, #1
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d101      	bne.n	8008e36 <validate+0x4e>
			res = FR_OK;
 8008e32:	2300      	movs	r3, #0
 8008e34:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008e36:	7bfb      	ldrb	r3, [r7, #15]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d102      	bne.n	8008e42 <validate+0x5a>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	e000      	b.n	8008e44 <validate+0x5c>
 8008e42:	2300      	movs	r3, #0
 8008e44:	683a      	ldr	r2, [r7, #0]
 8008e46:	6013      	str	r3, [r2, #0]
	return res;
 8008e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3710      	adds	r7, #16
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}
	...

08008e54 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b088      	sub	sp, #32
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	60b9      	str	r1, [r7, #8]
 8008e5e:	4613      	mov	r3, r2
 8008e60:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008e66:	f107 0310 	add.w	r3, r7, #16
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f7ff fc9e 	bl	80087ac <get_ldnumber>
 8008e70:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008e72:	69fb      	ldr	r3, [r7, #28]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	da01      	bge.n	8008e7c <f_mount+0x28>
 8008e78:	230b      	movs	r3, #11
 8008e7a:	e02b      	b.n	8008ed4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008e7c:	4a17      	ldr	r2, [pc, #92]	; (8008edc <f_mount+0x88>)
 8008e7e:	69fb      	ldr	r3, [r7, #28]
 8008e80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e84:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008e86:	69bb      	ldr	r3, [r7, #24]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d005      	beq.n	8008e98 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008e8c:	69b8      	ldr	r0, [r7, #24]
 8008e8e:	f7fe fcd5 	bl	800783c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008e92:	69bb      	ldr	r3, [r7, #24]
 8008e94:	2200      	movs	r2, #0
 8008e96:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d002      	beq.n	8008ea4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008ea4:	68fa      	ldr	r2, [r7, #12]
 8008ea6:	490d      	ldr	r1, [pc, #52]	; (8008edc <f_mount+0x88>)
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d002      	beq.n	8008eba <f_mount+0x66>
 8008eb4:	79fb      	ldrb	r3, [r7, #7]
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d001      	beq.n	8008ebe <f_mount+0x6a>
 8008eba:	2300      	movs	r3, #0
 8008ebc:	e00a      	b.n	8008ed4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008ebe:	f107 010c 	add.w	r1, r7, #12
 8008ec2:	f107 0308 	add.w	r3, r7, #8
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7ff fd09 	bl	80088e0 <find_volume>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008ed2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3720      	adds	r7, #32
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	20000090 	.word	0x20000090

08008ee0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b098      	sub	sp, #96	; 0x60
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	60f8      	str	r0, [r7, #12]
 8008ee8:	60b9      	str	r1, [r7, #8]
 8008eea:	4613      	mov	r3, r2
 8008eec:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d101      	bne.n	8008ef8 <f_open+0x18>
 8008ef4:	2309      	movs	r3, #9
 8008ef6:	e1bb      	b.n	8009270 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008ef8:	79fb      	ldrb	r3, [r7, #7]
 8008efa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008efe:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008f00:	79fa      	ldrb	r2, [r7, #7]
 8008f02:	f107 0110 	add.w	r1, r7, #16
 8008f06:	f107 0308 	add.w	r3, r7, #8
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f7ff fce8 	bl	80088e0 <find_volume>
 8008f10:	4603      	mov	r3, r0
 8008f12:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8008f16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	f040 819f 	bne.w	800925e <f_open+0x37e>
		dj.obj.fs = fs;
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008f24:	68ba      	ldr	r2, [r7, #8]
 8008f26:	f107 0314 	add.w	r3, r7, #20
 8008f2a:	4611      	mov	r1, r2
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f7ff fbc7 	bl	80086c0 <follow_path>
 8008f32:	4603      	mov	r3, r0
 8008f34:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008f38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d11a      	bne.n	8008f76 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008f40:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008f44:	b25b      	sxtb	r3, r3
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	da03      	bge.n	8008f52 <f_open+0x72>
				res = FR_INVALID_NAME;
 8008f4a:	2306      	movs	r3, #6
 8008f4c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008f50:	e011      	b.n	8008f76 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008f52:	79fb      	ldrb	r3, [r7, #7]
 8008f54:	f023 0301 	bic.w	r3, r3, #1
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	bf14      	ite	ne
 8008f5c:	2301      	movne	r3, #1
 8008f5e:	2300      	moveq	r3, #0
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	461a      	mov	r2, r3
 8008f64:	f107 0314 	add.w	r3, r7, #20
 8008f68:	4611      	mov	r1, r2
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7fe fb5a 	bl	8007624 <chk_lock>
 8008f70:	4603      	mov	r3, r0
 8008f72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008f76:	79fb      	ldrb	r3, [r7, #7]
 8008f78:	f003 031c 	and.w	r3, r3, #28
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d07f      	beq.n	8009080 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8008f80:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d017      	beq.n	8008fb8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008f88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f8c:	2b04      	cmp	r3, #4
 8008f8e:	d10e      	bne.n	8008fae <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008f90:	f7fe fba4 	bl	80076dc <enq_lock>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d006      	beq.n	8008fa8 <f_open+0xc8>
 8008f9a:	f107 0314 	add.w	r3, r7, #20
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f7ff fac7 	bl	8008532 <dir_register>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	e000      	b.n	8008faa <f_open+0xca>
 8008fa8:	2312      	movs	r3, #18
 8008faa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008fae:	79fb      	ldrb	r3, [r7, #7]
 8008fb0:	f043 0308 	orr.w	r3, r3, #8
 8008fb4:	71fb      	strb	r3, [r7, #7]
 8008fb6:	e010      	b.n	8008fda <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008fb8:	7ebb      	ldrb	r3, [r7, #26]
 8008fba:	f003 0311 	and.w	r3, r3, #17
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d003      	beq.n	8008fca <f_open+0xea>
					res = FR_DENIED;
 8008fc2:	2307      	movs	r3, #7
 8008fc4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008fc8:	e007      	b.n	8008fda <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008fca:	79fb      	ldrb	r3, [r7, #7]
 8008fcc:	f003 0304 	and.w	r3, r3, #4
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d002      	beq.n	8008fda <f_open+0xfa>
 8008fd4:	2308      	movs	r3, #8
 8008fd6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008fda:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d168      	bne.n	80090b4 <f_open+0x1d4>
 8008fe2:	79fb      	ldrb	r3, [r7, #7]
 8008fe4:	f003 0308 	and.w	r3, r3, #8
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d063      	beq.n	80090b4 <f_open+0x1d4>
				dw = GET_FATTIME();
 8008fec:	f001 fc8e 	bl	800a90c <get_fattime>
 8008ff0:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ff4:	330e      	adds	r3, #14
 8008ff6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f7fe fa69 	bl	80074d0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008ffe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009000:	3316      	adds	r3, #22
 8009002:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009004:	4618      	mov	r0, r3
 8009006:	f7fe fa63 	bl	80074d0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800900a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800900c:	330b      	adds	r3, #11
 800900e:	2220      	movs	r2, #32
 8009010:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009016:	4611      	mov	r1, r2
 8009018:	4618      	mov	r0, r3
 800901a:	f7ff f9f6 	bl	800840a <ld_clust>
 800901e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009024:	2200      	movs	r2, #0
 8009026:	4618      	mov	r0, r3
 8009028:	f7ff fa0e 	bl	8008448 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800902c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800902e:	331c      	adds	r3, #28
 8009030:	2100      	movs	r1, #0
 8009032:	4618      	mov	r0, r3
 8009034:	f7fe fa4c 	bl	80074d0 <st_dword>
					fs->wflag = 1;
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	2201      	movs	r2, #1
 800903c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800903e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009040:	2b00      	cmp	r3, #0
 8009042:	d037      	beq.n	80090b4 <f_open+0x1d4>
						dw = fs->winsect;
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009048:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800904a:	f107 0314 	add.w	r3, r7, #20
 800904e:	2200      	movs	r2, #0
 8009050:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009052:	4618      	mov	r0, r3
 8009054:	f7fe fefe 	bl	8007e54 <remove_chain>
 8009058:	4603      	mov	r3, r0
 800905a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800905e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009062:	2b00      	cmp	r3, #0
 8009064:	d126      	bne.n	80090b4 <f_open+0x1d4>
							res = move_window(fs, dw);
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800906a:	4618      	mov	r0, r3
 800906c:	f7fe fc4e 	bl	800790c <move_window>
 8009070:	4603      	mov	r3, r0
 8009072:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800907a:	3a01      	subs	r2, #1
 800907c:	611a      	str	r2, [r3, #16]
 800907e:	e019      	b.n	80090b4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009080:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009084:	2b00      	cmp	r3, #0
 8009086:	d115      	bne.n	80090b4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009088:	7ebb      	ldrb	r3, [r7, #26]
 800908a:	f003 0310 	and.w	r3, r3, #16
 800908e:	2b00      	cmp	r3, #0
 8009090:	d003      	beq.n	800909a <f_open+0x1ba>
					res = FR_NO_FILE;
 8009092:	2304      	movs	r3, #4
 8009094:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009098:	e00c      	b.n	80090b4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800909a:	79fb      	ldrb	r3, [r7, #7]
 800909c:	f003 0302 	and.w	r3, r3, #2
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d007      	beq.n	80090b4 <f_open+0x1d4>
 80090a4:	7ebb      	ldrb	r3, [r7, #26]
 80090a6:	f003 0301 	and.w	r3, r3, #1
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d002      	beq.n	80090b4 <f_open+0x1d4>
						res = FR_DENIED;
 80090ae:	2307      	movs	r3, #7
 80090b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80090b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d128      	bne.n	800910e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80090bc:	79fb      	ldrb	r3, [r7, #7]
 80090be:	f003 0308 	and.w	r3, r3, #8
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d003      	beq.n	80090ce <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80090c6:	79fb      	ldrb	r3, [r7, #7]
 80090c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090cc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80090d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80090dc:	79fb      	ldrb	r3, [r7, #7]
 80090de:	f023 0301 	bic.w	r3, r3, #1
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	bf14      	ite	ne
 80090e6:	2301      	movne	r3, #1
 80090e8:	2300      	moveq	r3, #0
 80090ea:	b2db      	uxtb	r3, r3
 80090ec:	461a      	mov	r2, r3
 80090ee:	f107 0314 	add.w	r3, r7, #20
 80090f2:	4611      	mov	r1, r2
 80090f4:	4618      	mov	r0, r3
 80090f6:	f7fe fb13 	bl	8007720 <inc_lock>
 80090fa:	4602      	mov	r2, r0
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	691b      	ldr	r3, [r3, #16]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d102      	bne.n	800910e <f_open+0x22e>
 8009108:	2302      	movs	r3, #2
 800910a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800910e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009112:	2b00      	cmp	r3, #0
 8009114:	f040 80a3 	bne.w	800925e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800911c:	4611      	mov	r1, r2
 800911e:	4618      	mov	r0, r3
 8009120:	f7ff f973 	bl	800840a <ld_clust>
 8009124:	4602      	mov	r2, r0
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800912a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800912c:	331c      	adds	r3, #28
 800912e:	4618      	mov	r0, r3
 8009130:	f7fe f990 	bl	8007454 <ld_dword>
 8009134:	4602      	mov	r2, r0
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	2200      	movs	r2, #0
 800913e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009140:	693a      	ldr	r2, [r7, #16]
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009146:	693b      	ldr	r3, [r7, #16]
 8009148:	88da      	ldrh	r2, [r3, #6]
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	79fa      	ldrb	r2, [r7, #7]
 8009152:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2200      	movs	r2, #0
 8009158:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	2200      	movs	r2, #0
 800915e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2200      	movs	r2, #0
 8009164:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	3330      	adds	r3, #48	; 0x30
 800916a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800916e:	2100      	movs	r1, #0
 8009170:	4618      	mov	r0, r3
 8009172:	f7fe f9fa 	bl	800756a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009176:	79fb      	ldrb	r3, [r7, #7]
 8009178:	f003 0320 	and.w	r3, r3, #32
 800917c:	2b00      	cmp	r3, #0
 800917e:	d06e      	beq.n	800925e <f_open+0x37e>
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d06a      	beq.n	800925e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	68da      	ldr	r2, [r3, #12]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	895b      	ldrh	r3, [r3, #10]
 8009194:	461a      	mov	r2, r3
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	899b      	ldrh	r3, [r3, #12]
 800919a:	fb03 f302 	mul.w	r3, r3, r2
 800919e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	689b      	ldr	r3, [r3, #8]
 80091a4:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	68db      	ldr	r3, [r3, #12]
 80091aa:	657b      	str	r3, [r7, #84]	; 0x54
 80091ac:	e016      	b.n	80091dc <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80091b2:	4618      	mov	r0, r3
 80091b4:	f7fe fc67 	bl	8007a86 <get_fat>
 80091b8:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80091ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d802      	bhi.n	80091c6 <f_open+0x2e6>
 80091c0:	2302      	movs	r3, #2
 80091c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80091c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80091c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091cc:	d102      	bne.n	80091d4 <f_open+0x2f4>
 80091ce:	2301      	movs	r3, #1
 80091d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80091d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80091d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80091d8:	1ad3      	subs	r3, r2, r3
 80091da:	657b      	str	r3, [r7, #84]	; 0x54
 80091dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d103      	bne.n	80091ec <f_open+0x30c>
 80091e4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80091e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80091e8:	429a      	cmp	r2, r3
 80091ea:	d8e0      	bhi.n	80091ae <f_open+0x2ce>
				}
				fp->clust = clst;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80091f0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80091f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d131      	bne.n	800925e <f_open+0x37e>
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	899b      	ldrh	r3, [r3, #12]
 80091fe:	461a      	mov	r2, r3
 8009200:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009202:	fbb3 f1f2 	udiv	r1, r3, r2
 8009206:	fb02 f201 	mul.w	r2, r2, r1
 800920a:	1a9b      	subs	r3, r3, r2
 800920c:	2b00      	cmp	r3, #0
 800920e:	d026      	beq.n	800925e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009214:	4618      	mov	r0, r3
 8009216:	f7fe fc17 	bl	8007a48 <clust2sect>
 800921a:	6478      	str	r0, [r7, #68]	; 0x44
 800921c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800921e:	2b00      	cmp	r3, #0
 8009220:	d103      	bne.n	800922a <f_open+0x34a>
						res = FR_INT_ERR;
 8009222:	2302      	movs	r3, #2
 8009224:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009228:	e019      	b.n	800925e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	899b      	ldrh	r3, [r3, #12]
 800922e:	461a      	mov	r2, r3
 8009230:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009232:	fbb3 f2f2 	udiv	r2, r3, r2
 8009236:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009238:	441a      	add	r2, r3
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800923e:	693b      	ldr	r3, [r7, #16]
 8009240:	7858      	ldrb	r0, [r3, #1]
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	6a1a      	ldr	r2, [r3, #32]
 800924c:	2301      	movs	r3, #1
 800924e:	f7fe f88b 	bl	8007368 <disk_read>
 8009252:	4603      	mov	r3, r0
 8009254:	2b00      	cmp	r3, #0
 8009256:	d002      	beq.n	800925e <f_open+0x37e>
 8009258:	2301      	movs	r3, #1
 800925a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800925e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009262:	2b00      	cmp	r3, #0
 8009264:	d002      	beq.n	800926c <f_open+0x38c>
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	2200      	movs	r2, #0
 800926a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800926c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8009270:	4618      	mov	r0, r3
 8009272:	3760      	adds	r7, #96	; 0x60
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b08c      	sub	sp, #48	; 0x30
 800927c:	af00      	add	r7, sp, #0
 800927e:	60f8      	str	r0, [r7, #12]
 8009280:	60b9      	str	r1, [r7, #8]
 8009282:	607a      	str	r2, [r7, #4]
 8009284:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	2200      	movs	r2, #0
 800928e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f107 0210 	add.w	r2, r7, #16
 8009296:	4611      	mov	r1, r2
 8009298:	4618      	mov	r0, r3
 800929a:	f7ff fda5 	bl	8008de8 <validate>
 800929e:	4603      	mov	r3, r0
 80092a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80092a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d107      	bne.n	80092bc <f_write+0x44>
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	7d5b      	ldrb	r3, [r3, #21]
 80092b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80092b4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d002      	beq.n	80092c2 <f_write+0x4a>
 80092bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80092c0:	e16a      	b.n	8009598 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	7d1b      	ldrb	r3, [r3, #20]
 80092c6:	f003 0302 	and.w	r3, r3, #2
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d101      	bne.n	80092d2 <f_write+0x5a>
 80092ce:	2307      	movs	r3, #7
 80092d0:	e162      	b.n	8009598 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	699a      	ldr	r2, [r3, #24]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	441a      	add	r2, r3
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	699b      	ldr	r3, [r3, #24]
 80092de:	429a      	cmp	r2, r3
 80092e0:	f080 814c 	bcs.w	800957c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	699b      	ldr	r3, [r3, #24]
 80092e8:	43db      	mvns	r3, r3
 80092ea:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80092ec:	e146      	b.n	800957c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	693a      	ldr	r2, [r7, #16]
 80092f4:	8992      	ldrh	r2, [r2, #12]
 80092f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80092fa:	fb02 f201 	mul.w	r2, r2, r1
 80092fe:	1a9b      	subs	r3, r3, r2
 8009300:	2b00      	cmp	r3, #0
 8009302:	f040 80f1 	bne.w	80094e8 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	699b      	ldr	r3, [r3, #24]
 800930a:	693a      	ldr	r2, [r7, #16]
 800930c:	8992      	ldrh	r2, [r2, #12]
 800930e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009312:	693a      	ldr	r2, [r7, #16]
 8009314:	8952      	ldrh	r2, [r2, #10]
 8009316:	3a01      	subs	r2, #1
 8009318:	4013      	ands	r3, r2
 800931a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d143      	bne.n	80093aa <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	699b      	ldr	r3, [r3, #24]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d10c      	bne.n	8009344 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	689b      	ldr	r3, [r3, #8]
 800932e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009332:	2b00      	cmp	r3, #0
 8009334:	d11a      	bne.n	800936c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2100      	movs	r1, #0
 800933a:	4618      	mov	r0, r3
 800933c:	f7fe fdef 	bl	8007f1e <create_chain>
 8009340:	62b8      	str	r0, [r7, #40]	; 0x28
 8009342:	e013      	b.n	800936c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009348:	2b00      	cmp	r3, #0
 800934a:	d007      	beq.n	800935c <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	699b      	ldr	r3, [r3, #24]
 8009350:	4619      	mov	r1, r3
 8009352:	68f8      	ldr	r0, [r7, #12]
 8009354:	f7fe fe7b 	bl	800804e <clmt_clust>
 8009358:	62b8      	str	r0, [r7, #40]	; 0x28
 800935a:	e007      	b.n	800936c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800935c:	68fa      	ldr	r2, [r7, #12]
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	69db      	ldr	r3, [r3, #28]
 8009362:	4619      	mov	r1, r3
 8009364:	4610      	mov	r0, r2
 8009366:	f7fe fdda 	bl	8007f1e <create_chain>
 800936a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800936c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800936e:	2b00      	cmp	r3, #0
 8009370:	f000 8109 	beq.w	8009586 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009376:	2b01      	cmp	r3, #1
 8009378:	d104      	bne.n	8009384 <f_write+0x10c>
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	2202      	movs	r2, #2
 800937e:	755a      	strb	r2, [r3, #21]
 8009380:	2302      	movs	r3, #2
 8009382:	e109      	b.n	8009598 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800938a:	d104      	bne.n	8009396 <f_write+0x11e>
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2201      	movs	r2, #1
 8009390:	755a      	strb	r2, [r3, #21]
 8009392:	2301      	movs	r3, #1
 8009394:	e100      	b.n	8009598 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800939a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	689b      	ldr	r3, [r3, #8]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d102      	bne.n	80093aa <f_write+0x132>
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093a8:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	7d1b      	ldrb	r3, [r3, #20]
 80093ae:	b25b      	sxtb	r3, r3
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	da18      	bge.n	80093e6 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80093b4:	693b      	ldr	r3, [r7, #16]
 80093b6:	7858      	ldrb	r0, [r3, #1]
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	6a1a      	ldr	r2, [r3, #32]
 80093c2:	2301      	movs	r3, #1
 80093c4:	f7fd fff0 	bl	80073a8 <disk_write>
 80093c8:	4603      	mov	r3, r0
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d004      	beq.n	80093d8 <f_write+0x160>
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2201      	movs	r2, #1
 80093d2:	755a      	strb	r2, [r3, #21]
 80093d4:	2301      	movs	r3, #1
 80093d6:	e0df      	b.n	8009598 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	7d1b      	ldrb	r3, [r3, #20]
 80093dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093e0:	b2da      	uxtb	r2, r3
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80093e6:	693a      	ldr	r2, [r7, #16]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	69db      	ldr	r3, [r3, #28]
 80093ec:	4619      	mov	r1, r3
 80093ee:	4610      	mov	r0, r2
 80093f0:	f7fe fb2a 	bl	8007a48 <clust2sect>
 80093f4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d104      	bne.n	8009406 <f_write+0x18e>
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2202      	movs	r2, #2
 8009400:	755a      	strb	r2, [r3, #21]
 8009402:	2302      	movs	r3, #2
 8009404:	e0c8      	b.n	8009598 <f_write+0x320>
			sect += csect;
 8009406:	697a      	ldr	r2, [r7, #20]
 8009408:	69bb      	ldr	r3, [r7, #24]
 800940a:	4413      	add	r3, r2
 800940c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	899b      	ldrh	r3, [r3, #12]
 8009412:	461a      	mov	r2, r3
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	fbb3 f3f2 	udiv	r3, r3, r2
 800941a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800941c:	6a3b      	ldr	r3, [r7, #32]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d043      	beq.n	80094aa <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009422:	69ba      	ldr	r2, [r7, #24]
 8009424:	6a3b      	ldr	r3, [r7, #32]
 8009426:	4413      	add	r3, r2
 8009428:	693a      	ldr	r2, [r7, #16]
 800942a:	8952      	ldrh	r2, [r2, #10]
 800942c:	4293      	cmp	r3, r2
 800942e:	d905      	bls.n	800943c <f_write+0x1c4>
					cc = fs->csize - csect;
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	895b      	ldrh	r3, [r3, #10]
 8009434:	461a      	mov	r2, r3
 8009436:	69bb      	ldr	r3, [r7, #24]
 8009438:	1ad3      	subs	r3, r2, r3
 800943a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800943c:	693b      	ldr	r3, [r7, #16]
 800943e:	7858      	ldrb	r0, [r3, #1]
 8009440:	6a3b      	ldr	r3, [r7, #32]
 8009442:	697a      	ldr	r2, [r7, #20]
 8009444:	69f9      	ldr	r1, [r7, #28]
 8009446:	f7fd ffaf 	bl	80073a8 <disk_write>
 800944a:	4603      	mov	r3, r0
 800944c:	2b00      	cmp	r3, #0
 800944e:	d004      	beq.n	800945a <f_write+0x1e2>
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2201      	movs	r2, #1
 8009454:	755a      	strb	r2, [r3, #21]
 8009456:	2301      	movs	r3, #1
 8009458:	e09e      	b.n	8009598 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6a1a      	ldr	r2, [r3, #32]
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	1ad2      	subs	r2, r2, r3
 8009462:	6a3b      	ldr	r3, [r7, #32]
 8009464:	429a      	cmp	r2, r3
 8009466:	d218      	bcs.n	800949a <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	6a1a      	ldr	r2, [r3, #32]
 8009472:	697b      	ldr	r3, [r7, #20]
 8009474:	1ad3      	subs	r3, r2, r3
 8009476:	693a      	ldr	r2, [r7, #16]
 8009478:	8992      	ldrh	r2, [r2, #12]
 800947a:	fb02 f303 	mul.w	r3, r2, r3
 800947e:	69fa      	ldr	r2, [r7, #28]
 8009480:	18d1      	adds	r1, r2, r3
 8009482:	693b      	ldr	r3, [r7, #16]
 8009484:	899b      	ldrh	r3, [r3, #12]
 8009486:	461a      	mov	r2, r3
 8009488:	f7fe f84e 	bl	8007528 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	7d1b      	ldrb	r3, [r3, #20]
 8009490:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009494:	b2da      	uxtb	r2, r3
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	899b      	ldrh	r3, [r3, #12]
 800949e:	461a      	mov	r2, r3
 80094a0:	6a3b      	ldr	r3, [r7, #32]
 80094a2:	fb03 f302 	mul.w	r3, r3, r2
 80094a6:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80094a8:	e04b      	b.n	8009542 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	6a1a      	ldr	r2, [r3, #32]
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	429a      	cmp	r2, r3
 80094b2:	d016      	beq.n	80094e2 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	699a      	ldr	r2, [r3, #24]
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80094bc:	429a      	cmp	r2, r3
 80094be:	d210      	bcs.n	80094e2 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	7858      	ldrb	r0, [r3, #1]
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80094ca:	2301      	movs	r3, #1
 80094cc:	697a      	ldr	r2, [r7, #20]
 80094ce:	f7fd ff4b 	bl	8007368 <disk_read>
 80094d2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d004      	beq.n	80094e2 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2201      	movs	r2, #1
 80094dc:	755a      	strb	r2, [r3, #21]
 80094de:	2301      	movs	r3, #1
 80094e0:	e05a      	b.n	8009598 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	697a      	ldr	r2, [r7, #20]
 80094e6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	899b      	ldrh	r3, [r3, #12]
 80094ec:	4618      	mov	r0, r3
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	699b      	ldr	r3, [r3, #24]
 80094f2:	693a      	ldr	r2, [r7, #16]
 80094f4:	8992      	ldrh	r2, [r2, #12]
 80094f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80094fa:	fb02 f201 	mul.w	r2, r2, r1
 80094fe:	1a9b      	subs	r3, r3, r2
 8009500:	1ac3      	subs	r3, r0, r3
 8009502:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	429a      	cmp	r2, r3
 800950a:	d901      	bls.n	8009510 <f_write+0x298>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	699b      	ldr	r3, [r3, #24]
 800951a:	693a      	ldr	r2, [r7, #16]
 800951c:	8992      	ldrh	r2, [r2, #12]
 800951e:	fbb3 f0f2 	udiv	r0, r3, r2
 8009522:	fb02 f200 	mul.w	r2, r2, r0
 8009526:	1a9b      	subs	r3, r3, r2
 8009528:	440b      	add	r3, r1
 800952a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800952c:	69f9      	ldr	r1, [r7, #28]
 800952e:	4618      	mov	r0, r3
 8009530:	f7fd fffa 	bl	8007528 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	7d1b      	ldrb	r3, [r3, #20]
 8009538:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800953c:	b2da      	uxtb	r2, r3
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009542:	69fa      	ldr	r2, [r7, #28]
 8009544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009546:	4413      	add	r3, r2
 8009548:	61fb      	str	r3, [r7, #28]
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	699a      	ldr	r2, [r3, #24]
 800954e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009550:	441a      	add	r2, r3
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	619a      	str	r2, [r3, #24]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	68da      	ldr	r2, [r3, #12]
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	699b      	ldr	r3, [r3, #24]
 800955e:	429a      	cmp	r2, r3
 8009560:	bf38      	it	cc
 8009562:	461a      	movcc	r2, r3
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	60da      	str	r2, [r3, #12]
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956e:	441a      	add	r2, r3
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	601a      	str	r2, [r3, #0]
 8009574:	687a      	ldr	r2, [r7, #4]
 8009576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009578:	1ad3      	subs	r3, r2, r3
 800957a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2b00      	cmp	r3, #0
 8009580:	f47f aeb5 	bne.w	80092ee <f_write+0x76>
 8009584:	e000      	b.n	8009588 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009586:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	7d1b      	ldrb	r3, [r3, #20]
 800958c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009590:	b2da      	uxtb	r2, r3
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009596:	2300      	movs	r3, #0
}
 8009598:	4618      	mov	r0, r3
 800959a:	3730      	adds	r7, #48	; 0x30
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}

080095a0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b086      	sub	sp, #24
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f107 0208 	add.w	r2, r7, #8
 80095ae:	4611      	mov	r1, r2
 80095b0:	4618      	mov	r0, r3
 80095b2:	f7ff fc19 	bl	8008de8 <validate>
 80095b6:	4603      	mov	r3, r0
 80095b8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80095ba:	7dfb      	ldrb	r3, [r7, #23]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d168      	bne.n	8009692 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	7d1b      	ldrb	r3, [r3, #20]
 80095c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d062      	beq.n	8009692 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	7d1b      	ldrb	r3, [r3, #20]
 80095d0:	b25b      	sxtb	r3, r3
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	da15      	bge.n	8009602 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	7858      	ldrb	r0, [r3, #1]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6a1a      	ldr	r2, [r3, #32]
 80095e4:	2301      	movs	r3, #1
 80095e6:	f7fd fedf 	bl	80073a8 <disk_write>
 80095ea:	4603      	mov	r3, r0
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d001      	beq.n	80095f4 <f_sync+0x54>
 80095f0:	2301      	movs	r3, #1
 80095f2:	e04f      	b.n	8009694 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	7d1b      	ldrb	r3, [r3, #20]
 80095f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095fc:	b2da      	uxtb	r2, r3
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009602:	f001 f983 	bl	800a90c <get_fattime>
 8009606:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009608:	68ba      	ldr	r2, [r7, #8]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800960e:	4619      	mov	r1, r3
 8009610:	4610      	mov	r0, r2
 8009612:	f7fe f97b 	bl	800790c <move_window>
 8009616:	4603      	mov	r3, r0
 8009618:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800961a:	7dfb      	ldrb	r3, [r7, #23]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d138      	bne.n	8009692 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009624:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	330b      	adds	r3, #11
 800962a:	68fa      	ldr	r2, [r7, #12]
 800962c:	320b      	adds	r2, #11
 800962e:	7812      	ldrb	r2, [r2, #0]
 8009630:	f042 0220 	orr.w	r2, r2, #32
 8009634:	b2d2      	uxtb	r2, r2
 8009636:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6818      	ldr	r0, [r3, #0]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	461a      	mov	r2, r3
 8009642:	68f9      	ldr	r1, [r7, #12]
 8009644:	f7fe ff00 	bl	8008448 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f103 021c 	add.w	r2, r3, #28
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	68db      	ldr	r3, [r3, #12]
 8009652:	4619      	mov	r1, r3
 8009654:	4610      	mov	r0, r2
 8009656:	f7fd ff3b 	bl	80074d0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	3316      	adds	r3, #22
 800965e:	6939      	ldr	r1, [r7, #16]
 8009660:	4618      	mov	r0, r3
 8009662:	f7fd ff35 	bl	80074d0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	3312      	adds	r3, #18
 800966a:	2100      	movs	r1, #0
 800966c:	4618      	mov	r0, r3
 800966e:	f7fd ff14 	bl	800749a <st_word>
					fs->wflag = 1;
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	2201      	movs	r2, #1
 8009676:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	4618      	mov	r0, r3
 800967c:	f7fe f974 	bl	8007968 <sync_fs>
 8009680:	4603      	mov	r3, r0
 8009682:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	7d1b      	ldrb	r3, [r3, #20]
 8009688:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800968c:	b2da      	uxtb	r2, r3
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009692:	7dfb      	ldrb	r3, [r7, #23]
}
 8009694:	4618      	mov	r0, r3
 8009696:	3718      	adds	r7, #24
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800969c:	b480      	push	{r7}
 800969e:	b087      	sub	sp, #28
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	60f8      	str	r0, [r7, #12]
 80096a4:	60b9      	str	r1, [r7, #8]
 80096a6:	4613      	mov	r3, r2
 80096a8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80096aa:	2301      	movs	r3, #1
 80096ac:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80096ae:	2300      	movs	r3, #0
 80096b0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80096b2:	4b1f      	ldr	r3, [pc, #124]	; (8009730 <FATFS_LinkDriverEx+0x94>)
 80096b4:	7a5b      	ldrb	r3, [r3, #9]
 80096b6:	b2db      	uxtb	r3, r3
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d131      	bne.n	8009720 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80096bc:	4b1c      	ldr	r3, [pc, #112]	; (8009730 <FATFS_LinkDriverEx+0x94>)
 80096be:	7a5b      	ldrb	r3, [r3, #9]
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	461a      	mov	r2, r3
 80096c4:	4b1a      	ldr	r3, [pc, #104]	; (8009730 <FATFS_LinkDriverEx+0x94>)
 80096c6:	2100      	movs	r1, #0
 80096c8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80096ca:	4b19      	ldr	r3, [pc, #100]	; (8009730 <FATFS_LinkDriverEx+0x94>)
 80096cc:	7a5b      	ldrb	r3, [r3, #9]
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	4a17      	ldr	r2, [pc, #92]	; (8009730 <FATFS_LinkDriverEx+0x94>)
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	4413      	add	r3, r2
 80096d6:	68fa      	ldr	r2, [r7, #12]
 80096d8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80096da:	4b15      	ldr	r3, [pc, #84]	; (8009730 <FATFS_LinkDriverEx+0x94>)
 80096dc:	7a5b      	ldrb	r3, [r3, #9]
 80096de:	b2db      	uxtb	r3, r3
 80096e0:	461a      	mov	r2, r3
 80096e2:	4b13      	ldr	r3, [pc, #76]	; (8009730 <FATFS_LinkDriverEx+0x94>)
 80096e4:	4413      	add	r3, r2
 80096e6:	79fa      	ldrb	r2, [r7, #7]
 80096e8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80096ea:	4b11      	ldr	r3, [pc, #68]	; (8009730 <FATFS_LinkDriverEx+0x94>)
 80096ec:	7a5b      	ldrb	r3, [r3, #9]
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	1c5a      	adds	r2, r3, #1
 80096f2:	b2d1      	uxtb	r1, r2
 80096f4:	4a0e      	ldr	r2, [pc, #56]	; (8009730 <FATFS_LinkDriverEx+0x94>)
 80096f6:	7251      	strb	r1, [r2, #9]
 80096f8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80096fa:	7dbb      	ldrb	r3, [r7, #22]
 80096fc:	3330      	adds	r3, #48	; 0x30
 80096fe:	b2da      	uxtb	r2, r3
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	3301      	adds	r3, #1
 8009708:	223a      	movs	r2, #58	; 0x3a
 800970a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	3302      	adds	r3, #2
 8009710:	222f      	movs	r2, #47	; 0x2f
 8009712:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	3303      	adds	r3, #3
 8009718:	2200      	movs	r2, #0
 800971a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800971c:	2300      	movs	r3, #0
 800971e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009720:	7dfb      	ldrb	r3, [r7, #23]
}
 8009722:	4618      	mov	r0, r3
 8009724:	371c      	adds	r7, #28
 8009726:	46bd      	mov	sp, r7
 8009728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972c:	4770      	bx	lr
 800972e:	bf00      	nop
 8009730:	200000b8 	.word	0x200000b8

08009734 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b082      	sub	sp, #8
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800973e:	2200      	movs	r2, #0
 8009740:	6839      	ldr	r1, [r7, #0]
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f7ff ffaa 	bl	800969c <FATFS_LinkDriverEx>
 8009748:	4603      	mov	r3, r0
}
 800974a:	4618      	mov	r0, r3
 800974c:	3708      	adds	r7, #8
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}

08009752 <readBMP>:


// This function is to read N 20bits data. (N should usually equal 2, pressure + temperature)
// Takes the register, the pointer to the data (signed int), the number of 20 bits data N, the CS Port and pin, as well as the SPI port.
void readBMP(int32_t *data, uint8_t Number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009752:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009756:	b089      	sub	sp, #36	; 0x24
 8009758:	af00      	add	r7, sp, #0
 800975a:	60f8      	str	r0, [r7, #12]
 800975c:	607a      	str	r2, [r7, #4]
 800975e:	461a      	mov	r2, r3
 8009760:	460b      	mov	r3, r1
 8009762:	72fb      	strb	r3, [r7, #11]
 8009764:	4613      	mov	r3, r2
 8009766:	813b      	strh	r3, [r7, #8]
 8009768:	466b      	mov	r3, sp
 800976a:	461e      	mov	r6, r3
	uint16_t Size = 1 + 3*Number;
 800976c:	7afb      	ldrb	r3, [r7, #11]
 800976e:	b29b      	uxth	r3, r3
 8009770:	461a      	mov	r2, r3
 8009772:	0052      	lsls	r2, r2, #1
 8009774:	4413      	add	r3, r2
 8009776:	b29b      	uxth	r3, r3
 8009778:	3301      	adds	r3, #1
 800977a:	837b      	strh	r3, [r7, #26]
	uint8_t dataRead[Size];
 800977c:	8b79      	ldrh	r1, [r7, #26]
 800977e:	460b      	mov	r3, r1
 8009780:	3b01      	subs	r3, #1
 8009782:	617b      	str	r3, [r7, #20]
 8009784:	b28a      	uxth	r2, r1
 8009786:	f04f 0300 	mov.w	r3, #0
 800978a:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800978e:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8009792:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8009796:	b28a      	uxth	r2, r1
 8009798:	f04f 0300 	mov.w	r3, #0
 800979c:	00dd      	lsls	r5, r3, #3
 800979e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80097a2:	00d4      	lsls	r4, r2, #3
 80097a4:	460b      	mov	r3, r1
 80097a6:	3307      	adds	r3, #7
 80097a8:	08db      	lsrs	r3, r3, #3
 80097aa:	00db      	lsls	r3, r3, #3
 80097ac:	ebad 0d03 	sub.w	sp, sp, r3
 80097b0:	466b      	mov	r3, sp
 80097b2:	3300      	adds	r3, #0
 80097b4:	613b      	str	r3, [r7, #16]
	dataRead[0] = BMP280_DATA_REG | 0x80; 		//for a read command MSB should be 1
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	22f7      	movs	r2, #247	; 0xf7
 80097ba:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 80097bc:	893b      	ldrh	r3, [r7, #8]
 80097be:	2200      	movs	r2, #0
 80097c0:	4619      	mov	r1, r3
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f7f8 fd22 	bl	800220c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 2);
 80097c8:	6939      	ldr	r1, [r7, #16]
 80097ca:	8b7a      	ldrh	r2, [r7, #26]
 80097cc:	2302      	movs	r3, #2
 80097ce:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80097d0:	f7fb fdaf 	bl	8005332 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 80097d4:	893b      	ldrh	r3, [r7, #8]
 80097d6:	2201      	movs	r2, #1
 80097d8:	4619      	mov	r1, r3
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f7f8 fd16 	bl	800220c <HAL_GPIO_WritePin>

	for(uint32_t i=0;i<Number;i++){
 80097e0:	2300      	movs	r3, #0
 80097e2:	61fb      	str	r3, [r7, #28]
 80097e4:	e01f      	b.n	8009826 <readBMP+0xd4>
		*data++ = dataRead[1+3*i]<<12 | dataRead[2+3*i]<<4 | dataRead[3+3*i]; //signed int, 20 bit format !
 80097e6:	68fa      	ldr	r2, [r7, #12]
 80097e8:	1d13      	adds	r3, r2, #4
 80097ea:	60fb      	str	r3, [r7, #12]
 80097ec:	69f9      	ldr	r1, [r7, #28]
 80097ee:	460b      	mov	r3, r1
 80097f0:	005b      	lsls	r3, r3, #1
 80097f2:	440b      	add	r3, r1
 80097f4:	3301      	adds	r3, #1
 80097f6:	6939      	ldr	r1, [r7, #16]
 80097f8:	5ccb      	ldrb	r3, [r1, r3]
 80097fa:	0318      	lsls	r0, r3, #12
 80097fc:	69f9      	ldr	r1, [r7, #28]
 80097fe:	460b      	mov	r3, r1
 8009800:	005b      	lsls	r3, r3, #1
 8009802:	440b      	add	r3, r1
 8009804:	3302      	adds	r3, #2
 8009806:	6939      	ldr	r1, [r7, #16]
 8009808:	5ccb      	ldrb	r3, [r1, r3]
 800980a:	011b      	lsls	r3, r3, #4
 800980c:	4318      	orrs	r0, r3
 800980e:	69fb      	ldr	r3, [r7, #28]
 8009810:	1c59      	adds	r1, r3, #1
 8009812:	460b      	mov	r3, r1
 8009814:	005b      	lsls	r3, r3, #1
 8009816:	440b      	add	r3, r1
 8009818:	6939      	ldr	r1, [r7, #16]
 800981a:	5ccb      	ldrb	r3, [r1, r3]
 800981c:	4303      	orrs	r3, r0
 800981e:	6013      	str	r3, [r2, #0]
	for(uint32_t i=0;i<Number;i++){
 8009820:	69fb      	ldr	r3, [r7, #28]
 8009822:	3301      	adds	r3, #1
 8009824:	61fb      	str	r3, [r7, #28]
 8009826:	7afa      	ldrb	r2, [r7, #11]
 8009828:	69fb      	ldr	r3, [r7, #28]
 800982a:	429a      	cmp	r2, r3
 800982c:	d8db      	bhi.n	80097e6 <readBMP+0x94>
 800982e:	46b5      	mov	sp, r6
	}
}
 8009830:	bf00      	nop
 8009832:	3724      	adds	r7, #36	; 0x24
 8009834:	46bd      	mov	sp, r7
 8009836:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800983a <read16BMP>:


//Fct to read short uint16_t with LSB in the first position (for reading calibration parameters)
uint16_t read16BMP(uint8_t registerAdress, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800983a:	b580      	push	{r7, lr}
 800983c:	b086      	sub	sp, #24
 800983e:	af00      	add	r7, sp, #0
 8009840:	60b9      	str	r1, [r7, #8]
 8009842:	607b      	str	r3, [r7, #4]
 8009844:	4603      	mov	r3, r0
 8009846:	73fb      	strb	r3, [r7, #15]
 8009848:	4613      	mov	r3, r2
 800984a:	81bb      	strh	r3, [r7, #12]
	uint16_t data = 0;
 800984c:	2300      	movs	r3, #0
 800984e:	82fb      	strh	r3, [r7, #22]
	uint16_t Size = 3;
 8009850:	2303      	movs	r3, #3
 8009852:	82bb      	strh	r3, [r7, #20]
	uint8_t dataRead[3] = {0};
 8009854:	f107 0310 	add.w	r3, r7, #16
 8009858:	2100      	movs	r1, #0
 800985a:	460a      	mov	r2, r1
 800985c:	801a      	strh	r2, [r3, #0]
 800985e:	460a      	mov	r2, r1
 8009860:	709a      	strb	r2, [r3, #2]
	dataRead[0] = registerAdress | 0x80; 	//for a read command MSB should be 1
 8009862:	7bfb      	ldrb	r3, [r7, #15]
 8009864:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009868:	b2db      	uxtb	r3, r3
 800986a:	743b      	strb	r3, [r7, #16]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 800986c:	89bb      	ldrh	r3, [r7, #12]
 800986e:	2200      	movs	r2, #0
 8009870:	4619      	mov	r1, r3
 8009872:	68b8      	ldr	r0, [r7, #8]
 8009874:	f7f8 fcca 	bl	800220c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 10);
 8009878:	8aba      	ldrh	r2, [r7, #20]
 800987a:	f107 0110 	add.w	r1, r7, #16
 800987e:	230a      	movs	r3, #10
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f7fb fd56 	bl	8005332 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8009886:	89bb      	ldrh	r3, [r7, #12]
 8009888:	2201      	movs	r2, #1
 800988a:	4619      	mov	r1, r3
 800988c:	68b8      	ldr	r0, [r7, #8]
 800988e:	f7f8 fcbd 	bl	800220c <HAL_GPIO_WritePin>

	data = dataRead[2]<<8 | dataRead[1]; 	//WARNING, unusual : MSB in the second position
 8009892:	7cbb      	ldrb	r3, [r7, #18]
 8009894:	021b      	lsls	r3, r3, #8
 8009896:	b21a      	sxth	r2, r3
 8009898:	7c7b      	ldrb	r3, [r7, #17]
 800989a:	b21b      	sxth	r3, r3
 800989c:	4313      	orrs	r3, r2
 800989e:	b21b      	sxth	r3, r3
 80098a0:	82fb      	strh	r3, [r7, #22]
	return data;
 80098a2:	8afb      	ldrh	r3, [r7, #22]
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3718      	adds	r7, #24
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}

080098ac <readParamBmp>:


//This function is to read the calibration parameters from the BMP memory
void readParamBmp(param *bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b084      	sub	sp, #16
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	60f8      	str	r0, [r7, #12]
 80098b4:	60b9      	str	r1, [r7, #8]
 80098b6:	603b      	str	r3, [r7, #0]
 80098b8:	4613      	mov	r3, r2
 80098ba:	80fb      	strh	r3, [r7, #6]
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 80098bc:	88fa      	ldrh	r2, [r7, #6]
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	68b9      	ldr	r1, [r7, #8]
 80098c2:	2008      	movs	r0, #8
 80098c4:	f7ff ffb9 	bl	800983a <read16BMP>
 80098c8:	4603      	mov	r3, r0
 80098ca:	461a      	mov	r2, r3
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	801a      	strh	r2, [r3, #0]
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 80098d0:	88fa      	ldrh	r2, [r7, #6]
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	68b9      	ldr	r1, [r7, #8]
 80098d6:	200a      	movs	r0, #10
 80098d8:	f7ff ffaf 	bl	800983a <read16BMP>
 80098dc:	4603      	mov	r3, r0
 80098de:	b21a      	sxth	r2, r3
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	809a      	strh	r2, [r3, #4]
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 80098e4:	88fa      	ldrh	r2, [r7, #6]
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	68b9      	ldr	r1, [r7, #8]
 80098ea:	200c      	movs	r0, #12
 80098ec:	f7ff ffa5 	bl	800983a <read16BMP>
 80098f0:	4603      	mov	r3, r0
 80098f2:	b21a      	sxth	r2, r3
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	80da      	strh	r2, [r3, #6]
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 80098f8:	88fa      	ldrh	r2, [r7, #6]
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	68b9      	ldr	r1, [r7, #8]
 80098fe:	200e      	movs	r0, #14
 8009900:	f7ff ff9b 	bl	800983a <read16BMP>
 8009904:	4603      	mov	r3, r0
 8009906:	461a      	mov	r2, r3
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	805a      	strh	r2, [r3, #2]
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 800990c:	88fa      	ldrh	r2, [r7, #6]
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	68b9      	ldr	r1, [r7, #8]
 8009912:	2010      	movs	r0, #16
 8009914:	f7ff ff91 	bl	800983a <read16BMP>
 8009918:	4603      	mov	r3, r0
 800991a:	b21a      	sxth	r2, r3
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	811a      	strh	r2, [r3, #8]
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 8009920:	88fa      	ldrh	r2, [r7, #6]
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	68b9      	ldr	r1, [r7, #8]
 8009926:	2012      	movs	r0, #18
 8009928:	f7ff ff87 	bl	800983a <read16BMP>
 800992c:	4603      	mov	r3, r0
 800992e:	b21a      	sxth	r2, r3
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	815a      	strh	r2, [r3, #10]
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 8009934:	88fa      	ldrh	r2, [r7, #6]
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	68b9      	ldr	r1, [r7, #8]
 800993a:	2014      	movs	r0, #20
 800993c:	f7ff ff7d 	bl	800983a <read16BMP>
 8009940:	4603      	mov	r3, r0
 8009942:	b21a      	sxth	r2, r3
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	819a      	strh	r2, [r3, #12]
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 8009948:	88fa      	ldrh	r2, [r7, #6]
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	68b9      	ldr	r1, [r7, #8]
 800994e:	2016      	movs	r0, #22
 8009950:	f7ff ff73 	bl	800983a <read16BMP>
 8009954:	4603      	mov	r3, r0
 8009956:	b21a      	sxth	r2, r3
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	81da      	strh	r2, [r3, #14]
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 800995c:	88fa      	ldrh	r2, [r7, #6]
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	68b9      	ldr	r1, [r7, #8]
 8009962:	2018      	movs	r0, #24
 8009964:	f7ff ff69 	bl	800983a <read16BMP>
 8009968:	4603      	mov	r3, r0
 800996a:	b21a      	sxth	r2, r3
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	821a      	strh	r2, [r3, #16]
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 8009970:	88fa      	ldrh	r2, [r7, #6]
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	68b9      	ldr	r1, [r7, #8]
 8009976:	201a      	movs	r0, #26
 8009978:	f7ff ff5f 	bl	800983a <read16BMP>
 800997c:	4603      	mov	r3, r0
 800997e:	b21a      	sxth	r2, r3
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	825a      	strh	r2, [r3, #18]
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 8009984:	88fa      	ldrh	r2, [r7, #6]
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	68b9      	ldr	r1, [r7, #8]
 800998a:	201c      	movs	r0, #28
 800998c:	f7ff ff55 	bl	800983a <read16BMP>
 8009990:	4603      	mov	r3, r0
 8009992:	b21a      	sxth	r2, r3
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	829a      	strh	r2, [r3, #20]
	bmp->P9 = (int16_t) read16BMP(0x1E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9E
 8009998:	88fa      	ldrh	r2, [r7, #6]
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	68b9      	ldr	r1, [r7, #8]
 800999e:	201e      	movs	r0, #30
 80099a0:	f7ff ff4b 	bl	800983a <read16BMP>
 80099a4:	4603      	mov	r3, r0
 80099a6:	b21a      	sxth	r2, r3
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	82da      	strh	r2, [r3, #22]
}
 80099ac:	bf00      	nop
 80099ae:	3710      	adds	r7, #16
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <initBMP>:


// Initialize the BMP sensors, take NSS pin and port and SPI port.
// Return 1 is successful, 0 otherwise
uint32_t initBMP(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b088      	sub	sp, #32
 80099b8:	af02      	add	r7, sp, #8
 80099ba:	60f8      	str	r0, [r7, #12]
 80099bc:	460b      	mov	r3, r1
 80099be:	607a      	str	r2, [r7, #4]
 80099c0:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 80099c2:	2300      	movs	r3, #0
 80099c4:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 80099c6:	2300      	movs	r3, #0
 80099c8:	74fb      	strb	r3, [r7, #19]

	read8(BMP280_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 80099ca:	897a      	ldrh	r2, [r7, #10]
 80099cc:	f107 0113 	add.w	r1, r7, #19
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	9300      	str	r3, [sp, #0]
 80099d4:	4613      	mov	r3, r2
 80099d6:	68fa      	ldr	r2, [r7, #12]
 80099d8:	20d0      	movs	r0, #208	; 0xd0
 80099da:	f002 f86f 	bl	800babc <read8>
	if(dataRead == BMP280_ID){verif = 1;}
 80099de:	7cfb      	ldrb	r3, [r7, #19]
 80099e0:	2b58      	cmp	r3, #88	; 0x58
 80099e2:	d101      	bne.n	80099e8 <initBMP+0x34>
 80099e4:	2301      	movs	r3, #1
 80099e6:	617b      	str	r3, [r7, #20]

	write8(BMP280_RESET_REG, BMP280_RESET_CMD, NSS_GPIO_Port, NSS_Pin, hspiN);
 80099e8:	897a      	ldrh	r2, [r7, #10]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	9300      	str	r3, [sp, #0]
 80099ee:	4613      	mov	r3, r2
 80099f0:	68fa      	ldr	r2, [r7, #12]
 80099f2:	21b6      	movs	r1, #182	; 0xb6
 80099f4:	20e0      	movs	r0, #224	; 0xe0
 80099f6:	f002 f822 	bl	800ba3e <write8>
	HAL_Delay(10);
 80099fa:	200a      	movs	r0, #10
 80099fc:	f7f7 fb06 	bl	800100c <HAL_Delay>
	if(write8(BMP280_CTRL_MEAS, BMP280_OVERSAMPL_TEMP | BMP280_OVERSAMPL_PRESS | BMP280_MODE_NORMAL, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009a00:	897a      	ldrh	r2, [r7, #10]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	9300      	str	r3, [sp, #0]
 8009a06:	4613      	mov	r3, r2
 8009a08:	68fa      	ldr	r2, [r7, #12]
 8009a0a:	2133      	movs	r1, #51	; 0x33
 8009a0c:	2074      	movs	r0, #116	; 0x74
 8009a0e:	f002 f816 	bl	800ba3e <write8>
 8009a12:	4603      	mov	r3, r0
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d001      	beq.n	8009a1c <initBMP+0x68>
 8009a18:	2300      	movs	r3, #0
 8009a1a:	617b      	str	r3, [r7, #20]
	if(write8(BMP280_CONFIG, BMP280_TSB_05 | BMP280_IRR_8 | BMP280_EN_SPI3, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009a1c:	897a      	ldrh	r2, [r7, #10]
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	9300      	str	r3, [sp, #0]
 8009a22:	4613      	mov	r3, r2
 8009a24:	68fa      	ldr	r2, [r7, #12]
 8009a26:	210c      	movs	r1, #12
 8009a28:	2075      	movs	r0, #117	; 0x75
 8009a2a:	f002 f808 	bl	800ba3e <write8>
 8009a2e:	4603      	mov	r3, r0
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d001      	beq.n	8009a38 <initBMP+0x84>
 8009a34:	2300      	movs	r3, #0
 8009a36:	617b      	str	r3, [r7, #20]

	return verif;
 8009a38:	697b      	ldr	r3, [r7, #20]
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3718      	adds	r7, #24
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}

08009a42 <bmpCompensate>:

// Compensate the raw reading adc_T and adc_P from the baro
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C
// divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void bmpCompensate(int32_t bmpRaw[2], int32_t *bmpCompensated, param Bmp)
{
 8009a42:	b082      	sub	sp, #8
 8009a44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a48:	b0a6      	sub	sp, #152	; 0x98
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	66f8      	str	r0, [r7, #108]	; 0x6c
 8009a4e:	66b9      	str	r1, [r7, #104]	; 0x68
 8009a50:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8009a54:	e881 000c 	stmia.w	r1, {r2, r3}
	int32_t t_fine;
	int32_t var1, var2, T;
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 8009a58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a5a:	3304      	adds	r3, #4
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	10da      	asrs	r2, r3, #3
 8009a60:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8009a64:	005b      	lsls	r3, r3, #1
 8009a66:	1ad2      	subs	r2, r2, r3
 8009a68:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	; 0xbc
 8009a6c:	fb03 f302 	mul.w	r3, r3, r2
 8009a70:	12db      	asrs	r3, r3, #11
 8009a72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 8009a76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a78:	3304      	adds	r3, #4
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	111a      	asrs	r2, r3, #4
 8009a7e:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8009a82:	1ad1      	subs	r1, r2, r3
 8009a84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a86:	3304      	adds	r3, #4
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	111a      	asrs	r2, r3, #4
 8009a8c:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8009a90:	1ad3      	subs	r3, r2, r3
 8009a92:	fb03 f301 	mul.w	r3, r3, r1
 8009a96:	131a      	asrs	r2, r3, #12
 8009a98:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	; 0xbe
 8009a9c:	fb03 f302 	mul.w	r3, r3, r2
 8009aa0:	139b      	asrs	r3, r3, #14
 8009aa2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	t_fine = var1 + var2;
 8009aa6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009aaa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009aae:	4413      	add	r3, r2
 8009ab0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	T = (t_fine * 5 +128) >> 8;
 8009ab4:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009ab8:	4613      	mov	r3, r2
 8009aba:	009b      	lsls	r3, r3, #2
 8009abc:	4413      	add	r3, r2
 8009abe:	3380      	adds	r3, #128	; 0x80
 8009ac0:	121b      	asrs	r3, r3, #8
 8009ac2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	*bmpCompensated++ = T;
 8009ac6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009ac8:	1d13      	adds	r3, r2, #4
 8009aca:	66bb      	str	r3, [r7, #104]	; 0x68
 8009acc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009ad0:	6013      	str	r3, [r2, #0]

	int64_t var11, var22, p;
	var11 = ((int64_t)t_fine) - 128000;
 8009ad2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009ad6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009ada:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 8009ade:	f144 34ff 	adc.w	r4, r4, #4294967295
 8009ae2:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8009ae6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009aea:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009aee:	fb03 f102 	mul.w	r1, r3, r2
 8009af2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009af6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009afa:	fb03 f302 	mul.w	r3, r3, r2
 8009afe:	18cc      	adds	r4, r1, r3
 8009b00:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009b04:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009b08:	fba2 0103 	umull	r0, r1, r2, r3
 8009b0c:	1863      	adds	r3, r4, r1
 8009b0e:	4619      	mov	r1, r3
 8009b10:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	; 0xc8
 8009b14:	b21b      	sxth	r3, r3
 8009b16:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009b1a:	fb03 f501 	mul.w	r5, r3, r1
 8009b1e:	fb00 f204 	mul.w	r2, r0, r4
 8009b22:	442a      	add	r2, r5
 8009b24:	fba0 3403 	umull	r3, r4, r0, r3
 8009b28:	4422      	add	r2, r4
 8009b2a:	4614      	mov	r4, r2
 8009b2c:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 8009b30:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 8009b34:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8009b38:	b21b      	sxth	r3, r3
 8009b3a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009b3e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009b42:	fb04 f102 	mul.w	r1, r4, r2
 8009b46:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009b4a:	fb03 f202 	mul.w	r2, r3, r2
 8009b4e:	4411      	add	r1, r2
 8009b50:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009b54:	fba2 3403 	umull	r3, r4, r2, r3
 8009b58:	190a      	adds	r2, r1, r4
 8009b5a:	4614      	mov	r4, r2
 8009b5c:	ea4f 4944 	mov.w	r9, r4, lsl #17
 8009b60:	ea49 39d3 	orr.w	r9, r9, r3, lsr #15
 8009b64:	ea4f 4843 	mov.w	r8, r3, lsl #17
 8009b68:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009b6c:	eb13 0308 	adds.w	r3, r3, r8
 8009b70:	eb44 0409 	adc.w	r4, r4, r9
 8009b74:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 8009b78:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	; 0xc4
 8009b7c:	b21b      	sxth	r3, r3
 8009b7e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009b82:	00db      	lsls	r3, r3, #3
 8009b84:	60fb      	str	r3, [r7, #12]
 8009b86:	2300      	movs	r3, #0
 8009b88:	60bb      	str	r3, [r7, #8]
 8009b8a:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009b8e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009b92:	18c9      	adds	r1, r1, r3
 8009b94:	eb42 0204 	adc.w	r2, r2, r4
 8009b98:	460b      	mov	r3, r1
 8009b9a:	4614      	mov	r4, r2
 8009b9c:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8009ba0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009ba4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009ba8:	fb03 f102 	mul.w	r1, r3, r2
 8009bac:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009bb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009bb4:	fb03 f302 	mul.w	r3, r3, r2
 8009bb8:	18cc      	adds	r4, r1, r3
 8009bba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009bbe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009bc2:	fba2 0103 	umull	r0, r1, r2, r3
 8009bc6:	1863      	adds	r3, r4, r1
 8009bc8:	4619      	mov	r1, r3
 8009bca:	f9b7 30c2 	ldrsh.w	r3, [r7, #194]	; 0xc2
 8009bce:	b21b      	sxth	r3, r3
 8009bd0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009bd4:	fb03 f501 	mul.w	r5, r3, r1
 8009bd8:	fb00 f204 	mul.w	r2, r0, r4
 8009bdc:	442a      	add	r2, r5
 8009bde:	fba0 3403 	umull	r3, r4, r0, r3
 8009be2:	4422      	add	r2, r4
 8009be4:	4614      	mov	r4, r2
 8009be6:	0a1a      	lsrs	r2, r3, #8
 8009be8:	663a      	str	r2, [r7, #96]	; 0x60
 8009bea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009bec:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8009bf0:	663a      	str	r2, [r7, #96]	; 0x60
 8009bf2:	1223      	asrs	r3, r4, #8
 8009bf4:	667b      	str	r3, [r7, #100]	; 0x64
 8009bf6:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	; 0xc0
 8009bfa:	b21b      	sxth	r3, r3
 8009bfc:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009c00:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009c04:	fb04 f102 	mul.w	r1, r4, r2
 8009c08:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009c0c:	fb03 f202 	mul.w	r2, r3, r2
 8009c10:	4411      	add	r1, r2
 8009c12:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009c16:	fba2 3403 	umull	r3, r4, r2, r3
 8009c1a:	190a      	adds	r2, r1, r4
 8009c1c:	4614      	mov	r4, r2
 8009c1e:	0322      	lsls	r2, r4, #12
 8009c20:	65fa      	str	r2, [r7, #92]	; 0x5c
 8009c22:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009c24:	ea42 5213 	orr.w	r2, r2, r3, lsr #20
 8009c28:	65fa      	str	r2, [r7, #92]	; 0x5c
 8009c2a:	031b      	lsls	r3, r3, #12
 8009c2c:	65bb      	str	r3, [r7, #88]	; 0x58
 8009c2e:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8009c32:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8009c36:	185b      	adds	r3, r3, r1
 8009c38:	eb44 0402 	adc.w	r4, r4, r2
 8009c3c:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 8009c40:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 8009c44:	1c19      	adds	r1, r3, #0
 8009c46:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 8009c4a:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8009c4e:	b29b      	uxth	r3, r3
 8009c50:	f04f 0400 	mov.w	r4, #0
 8009c54:	fb03 f502 	mul.w	r5, r3, r2
 8009c58:	fb01 f004 	mul.w	r0, r1, r4
 8009c5c:	4428      	add	r0, r5
 8009c5e:	fba1 3403 	umull	r3, r4, r1, r3
 8009c62:	1902      	adds	r2, r0, r4
 8009c64:	4614      	mov	r4, r2
 8009c66:	1062      	asrs	r2, r4, #1
 8009c68:	603a      	str	r2, [r7, #0]
 8009c6a:	17e3      	asrs	r3, r4, #31
 8009c6c:	607b      	str	r3, [r7, #4]
 8009c6e:	e897 0018 	ldmia.w	r7, {r3, r4}
 8009c72:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	if(var1==0){
 8009c76:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d103      	bne.n	8009c86 <bmpCompensate+0x244>
		*bmpCompensated = (uint32_t) 0;
 8009c7e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009c80:	2200      	movs	r2, #0
 8009c82:	601a      	str	r2, [r3, #0]
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
		*bmpCompensated = (uint32_t) p;
	}
}
 8009c84:	e0d9      	b.n	8009e3a <bmpCompensate+0x3f8>
		p = 1048576-bmpRaw[0];
 8009c86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8009c8e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009c92:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		p = (((p<<31)-var22)*3125)/var11;
 8009c96:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8009c9a:	07e2      	lsls	r2, r4, #31
 8009c9c:	657a      	str	r2, [r7, #84]	; 0x54
 8009c9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009ca0:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 8009ca4:	657a      	str	r2, [r7, #84]	; 0x54
 8009ca6:	07db      	lsls	r3, r3, #31
 8009ca8:	653b      	str	r3, [r7, #80]	; 0x50
 8009caa:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009cae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8009cb2:	1ac9      	subs	r1, r1, r3
 8009cb4:	eb62 0204 	sbc.w	r2, r2, r4
 8009cb8:	460b      	mov	r3, r1
 8009cba:	4614      	mov	r4, r2
 8009cbc:	18db      	adds	r3, r3, r3
 8009cbe:	eb44 0404 	adc.w	r4, r4, r4
 8009cc2:	185b      	adds	r3, r3, r1
 8009cc4:	eb44 0402 	adc.w	r4, r4, r2
 8009cc8:	01a0      	lsls	r0, r4, #6
 8009cca:	6378      	str	r0, [r7, #52]	; 0x34
 8009ccc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009cce:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 8009cd2:	6378      	str	r0, [r7, #52]	; 0x34
 8009cd4:	0198      	lsls	r0, r3, #6
 8009cd6:	6338      	str	r0, [r7, #48]	; 0x30
 8009cd8:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 8009cdc:	eb18 0803 	adds.w	r8, r8, r3
 8009ce0:	eb49 0904 	adc.w	r9, r9, r4
 8009ce4:	4643      	mov	r3, r8
 8009ce6:	464c      	mov	r4, r9
 8009ce8:	00a0      	lsls	r0, r4, #2
 8009cea:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009cec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009cee:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 8009cf2:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009cf4:	009b      	lsls	r3, r3, #2
 8009cf6:	62bb      	str	r3, [r7, #40]	; 0x28
 8009cf8:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8009cfc:	185b      	adds	r3, r3, r1
 8009cfe:	eb44 0402 	adc.w	r4, r4, r2
 8009d02:	00a0      	lsls	r0, r4, #2
 8009d04:	6278      	str	r0, [r7, #36]	; 0x24
 8009d06:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009d08:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 8009d0c:	6278      	str	r0, [r7, #36]	; 0x24
 8009d0e:	009b      	lsls	r3, r3, #2
 8009d10:	623b      	str	r3, [r7, #32]
 8009d12:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009d16:	eb13 0801 	adds.w	r8, r3, r1
 8009d1a:	eb44 0902 	adc.w	r9, r4, r2
 8009d1e:	4640      	mov	r0, r8
 8009d20:	4649      	mov	r1, r9
 8009d22:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8009d26:	f7f6 ff27 	bl	8000b78 <__aeabi_ldivmod>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	460c      	mov	r4, r1
 8009d2e:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8009d32:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	; 0xce
 8009d36:	b218      	sxth	r0, r3
 8009d38:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8009d3c:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8009d40:	0b5a      	lsrs	r2, r3, #13
 8009d42:	64ba      	str	r2, [r7, #72]	; 0x48
 8009d44:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d46:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 8009d4a:	64ba      	str	r2, [r7, #72]	; 0x48
 8009d4c:	1363      	asrs	r3, r4, #13
 8009d4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d50:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8009d54:	4623      	mov	r3, r4
 8009d56:	fb03 f201 	mul.w	r2, r3, r1
 8009d5a:	462b      	mov	r3, r5
 8009d5c:	fb00 f303 	mul.w	r3, r0, r3
 8009d60:	441a      	add	r2, r3
 8009d62:	4623      	mov	r3, r4
 8009d64:	fba0 3403 	umull	r3, r4, r0, r3
 8009d68:	4422      	add	r2, r4
 8009d6a:	4614      	mov	r4, r2
 8009d6c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8009d70:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 8009d74:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 8009d78:	ea4f 3b62 	mov.w	fp, r2, asr #13
 8009d7c:	fb0a f104 	mul.w	r1, sl, r4
 8009d80:	fb03 f20b 	mul.w	r2, r3, fp
 8009d84:	440a      	add	r2, r1
 8009d86:	fba3 340a 	umull	r3, r4, r3, sl
 8009d8a:	4422      	add	r2, r4
 8009d8c:	4614      	mov	r4, r2
 8009d8e:	0e5a      	lsrs	r2, r3, #25
 8009d90:	61ba      	str	r2, [r7, #24]
 8009d92:	69ba      	ldr	r2, [r7, #24]
 8009d94:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8009d98:	61ba      	str	r2, [r7, #24]
 8009d9a:	1663      	asrs	r3, r4, #25
 8009d9c:	61fb      	str	r3, [r7, #28]
 8009d9e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8009da2:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8009da6:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 8009daa:	b21b      	sxth	r3, r3
 8009dac:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009db0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009db2:	fb04 f102 	mul.w	r1, r4, r2
 8009db6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009db8:	fb03 f202 	mul.w	r2, r3, r2
 8009dbc:	440a      	add	r2, r1
 8009dbe:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8009dc0:	fba1 3403 	umull	r3, r4, r1, r3
 8009dc4:	4422      	add	r2, r4
 8009dc6:	4614      	mov	r4, r2
 8009dc8:	0cda      	lsrs	r2, r3, #19
 8009dca:	613a      	str	r2, [r7, #16]
 8009dcc:	693a      	ldr	r2, [r7, #16]
 8009dce:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8009dd2:	613a      	str	r2, [r7, #16]
 8009dd4:	14e3      	asrs	r3, r4, #19
 8009dd6:	617b      	str	r3, [r7, #20]
 8009dd8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8009ddc:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 8009de0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8009de4:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 8009de8:	18c9      	adds	r1, r1, r3
 8009dea:	eb42 0204 	adc.w	r2, r2, r4
 8009dee:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009df2:	185b      	adds	r3, r3, r1
 8009df4:	eb44 0402 	adc.w	r4, r4, r2
 8009df8:	0a1a      	lsrs	r2, r3, #8
 8009dfa:	643a      	str	r2, [r7, #64]	; 0x40
 8009dfc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009dfe:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8009e02:	643a      	str	r2, [r7, #64]	; 0x40
 8009e04:	1223      	asrs	r3, r4, #8
 8009e06:	647b      	str	r3, [r7, #68]	; 0x44
 8009e08:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 8009e0c:	b21b      	sxth	r3, r3
 8009e0e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009e12:	0122      	lsls	r2, r4, #4
 8009e14:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009e16:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009e18:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 8009e1c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009e1e:	011b      	lsls	r3, r3, #4
 8009e20:	63bb      	str	r3, [r7, #56]	; 0x38
 8009e22:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8009e26:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8009e2a:	185b      	adds	r3, r3, r1
 8009e2c:	eb44 0402 	adc.w	r4, r4, r2
 8009e30:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		*bmpCompensated = (uint32_t) p;
 8009e34:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009e36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009e38:	601a      	str	r2, [r3, #0]
}
 8009e3a:	bf00      	nop
 8009e3c:	3798      	adds	r7, #152	; 0x98
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009e44:	b002      	add	sp, #8
 8009e46:	4770      	bx	lr

08009e48 <readBMPCal>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 34us
//This function read the data from the BMP and compensate it, result is in bmpCompensated (pressure and temperature)
void readBMPCal(int32_t *bmpCompensated, param Bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009e48:	b084      	sub	sp, #16
 8009e4a:	b5b0      	push	{r4, r5, r7, lr}
 8009e4c:	b088      	sub	sp, #32
 8009e4e:	af04      	add	r7, sp, #16
 8009e50:	6078      	str	r0, [r7, #4]
 8009e52:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009e56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t bmpRaw[2] = {0};
 8009e5a:	f107 0308 	add.w	r3, r7, #8
 8009e5e:	2200      	movs	r2, #0
 8009e60:	601a      	str	r2, [r3, #0]
 8009e62:	605a      	str	r2, [r3, #4]
	readBMP((int32_t*)&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 8009e64:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8009e68:	f107 0008 	add.w	r0, r7, #8
 8009e6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e6e:	9300      	str	r3, [sp, #0]
 8009e70:	4613      	mov	r3, r2
 8009e72:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009e74:	2102      	movs	r1, #2
 8009e76:	f7ff fc6c 	bl	8009752 <readBMP>
	bmpCompensate(bmpRaw, bmpCompensated, Bmp);
 8009e7a:	f107 0508 	add.w	r5, r7, #8
 8009e7e:	466c      	mov	r4, sp
 8009e80:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009e84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009e86:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009e8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009e8e:	cb0c      	ldmia	r3, {r2, r3}
 8009e90:	6879      	ldr	r1, [r7, #4]
 8009e92:	4628      	mov	r0, r5
 8009e94:	f7ff fdd5 	bl	8009a42 <bmpCompensate>
}
 8009e98:	bf00      	nop
 8009e9a:	3710      	adds	r7, #16
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8009ea2:	b004      	add	sp, #16
 8009ea4:	4770      	bx	lr
	...

08009ea8 <convBMP>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 12us
// Convert data into float to debug, check, processing, takes as input int32_t and float (booth 2 values)
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C, divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void convBMP(int32_t *bmpCompensated, float *bmpConv)
{
 8009ea8:	b590      	push	{r4, r7, lr}
 8009eaa:	b083      	sub	sp, #12
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
 8009eb0:	6039      	str	r1, [r7, #0]
	bmpConv[0] = bmpCompensated[0] / 100.0;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	f7f6 faf8 	bl	80004ac <__aeabi_i2d>
 8009ebc:	f04f 0200 	mov.w	r2, #0
 8009ec0:	4b12      	ldr	r3, [pc, #72]	; (8009f0c <convBMP+0x64>)
 8009ec2:	f7f6 fc83 	bl	80007cc <__aeabi_ddiv>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	460c      	mov	r4, r1
 8009eca:	4618      	mov	r0, r3
 8009ecc:	4621      	mov	r1, r4
 8009ece:	f7f6 fe03 	bl	8000ad8 <__aeabi_d2f>
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	601a      	str	r2, [r3, #0]
	bmpConv[1] = bmpCompensated[1] / 256.0;
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	1d1c      	adds	r4, r3, #4
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	3304      	adds	r3, #4
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f7f6 fae2 	bl	80004ac <__aeabi_i2d>
 8009ee8:	f04f 0200 	mov.w	r2, #0
 8009eec:	4b08      	ldr	r3, [pc, #32]	; (8009f10 <convBMP+0x68>)
 8009eee:	f7f6 fc6d 	bl	80007cc <__aeabi_ddiv>
 8009ef2:	4602      	mov	r2, r0
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	4610      	mov	r0, r2
 8009ef8:	4619      	mov	r1, r3
 8009efa:	f7f6 fded 	bl	8000ad8 <__aeabi_d2f>
 8009efe:	4603      	mov	r3, r0
 8009f00:	6023      	str	r3, [r4, #0]
}
 8009f02:	bf00      	nop
 8009f04:	370c      	adds	r7, #12
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bd90      	pop	{r4, r7, pc}
 8009f0a:	bf00      	nop
 8009f0c:	40590000 	.word	0x40590000
 8009f10:	40700000 	.word	0x40700000

08009f14 <initIMU_slow>:

	return verif;
}

uint32_t initIMU_slow(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b088      	sub	sp, #32
 8009f18:	af02      	add	r7, sp, #8
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	460b      	mov	r3, r1
 8009f1e:	607a      	str	r2, [r7, #4]
 8009f20:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 8009f22:	2300      	movs	r3, #0
 8009f24:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 8009f26:	2300      	movs	r3, #0
 8009f28:	74fb      	strb	r3, [r7, #19]

	read8(ICM_REG_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8009f2a:	897a      	ldrh	r2, [r7, #10]
 8009f2c:	f107 0113 	add.w	r1, r7, #19
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	9300      	str	r3, [sp, #0]
 8009f34:	4613      	mov	r3, r2
 8009f36:	68fa      	ldr	r2, [r7, #12]
 8009f38:	2075      	movs	r0, #117	; 0x75
 8009f3a:	f001 fdbf 	bl	800babc <read8>
	if(dataRead == ICM_CMD_ID){verif = 1;}
 8009f3e:	7cfb      	ldrb	r3, [r7, #19]
 8009f40:	2b12      	cmp	r3, #18
 8009f42:	d101      	bne.n	8009f48 <initIMU_slow+0x34>
 8009f44:	2301      	movs	r3, #1
 8009f46:	617b      	str	r3, [r7, #20]

	write8(ICM_REG_PWR_MGMT_1, ICM_CMD_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 8009f48:	897a      	ldrh	r2, [r7, #10]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	9300      	str	r3, [sp, #0]
 8009f4e:	4613      	mov	r3, r2
 8009f50:	68fa      	ldr	r2, [r7, #12]
 8009f52:	2180      	movs	r1, #128	; 0x80
 8009f54:	206b      	movs	r0, #107	; 0x6b
 8009f56:	f001 fd72 	bl	800ba3e <write8>
	HAL_Delay(10);
 8009f5a:	200a      	movs	r0, #10
 8009f5c:	f7f7 f856 	bl	800100c <HAL_Delay>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_RESET_FIFO		, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 8009f60:	897a      	ldrh	r2, [r7, #10]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	9300      	str	r3, [sp, #0]
 8009f66:	4613      	mov	r3, r2
 8009f68:	68fa      	ldr	r2, [r7, #12]
 8009f6a:	2144      	movs	r1, #68	; 0x44
 8009f6c:	206a      	movs	r0, #106	; 0x6a
 8009f6e:	f001 fd66 	bl	800ba3e <write8>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_ENABLE_FIFO_OP	, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 8009f72:	897a      	ldrh	r2, [r7, #10]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	9300      	str	r3, [sp, #0]
 8009f78:	4613      	mov	r3, r2
 8009f7a:	68fa      	ldr	r2, [r7, #12]
 8009f7c:	2141      	movs	r1, #65	; 0x41
 8009f7e:	206a      	movs	r0, #106	; 0x6a
 8009f80:	f001 fd5d 	bl	800ba3e <write8>
	if(write8(ICM_REG_I2C_INTERFACE		, ICM_CMD_DISABLE_I2C		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009f84:	897a      	ldrh	r2, [r7, #10]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	9300      	str	r3, [sp, #0]
 8009f8a:	4613      	mov	r3, r2
 8009f8c:	68fa      	ldr	r2, [r7, #12]
 8009f8e:	2140      	movs	r1, #64	; 0x40
 8009f90:	2070      	movs	r0, #112	; 0x70
 8009f92:	f001 fd54 	bl	800ba3e <write8>
 8009f96:	4603      	mov	r3, r0
 8009f98:	2b01      	cmp	r3, #1
 8009f9a:	d001      	beq.n	8009fa0 <initIMU_slow+0x8c>
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_1		, ICM_CMD_CLOCK_SOURCE		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009fa0:	897a      	ldrh	r2, [r7, #10]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	9300      	str	r3, [sp, #0]
 8009fa6:	4613      	mov	r3, r2
 8009fa8:	68fa      	ldr	r2, [r7, #12]
 8009faa:	2101      	movs	r1, #1
 8009fac:	206b      	movs	r0, #107	; 0x6b
 8009fae:	f001 fd46 	bl	800ba3e <write8>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	2b01      	cmp	r3, #1
 8009fb6:	d001      	beq.n	8009fbc <initIMU_slow+0xa8>
 8009fb8:	2300      	movs	r3, #0
 8009fba:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_2		, ICM_CMD_ENABLE_ACC_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009fbc:	897a      	ldrh	r2, [r7, #10]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	9300      	str	r3, [sp, #0]
 8009fc2:	4613      	mov	r3, r2
 8009fc4:	68fa      	ldr	r2, [r7, #12]
 8009fc6:	2100      	movs	r1, #0
 8009fc8:	206c      	movs	r0, #108	; 0x6c
 8009fca:	f001 fd38 	bl	800ba3e <write8>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	2b01      	cmp	r3, #1
 8009fd2:	d001      	beq.n	8009fd8 <initIMU_slow+0xc4>
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG		, ICM_CMD_SCALE16G_ACC		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009fd8:	897a      	ldrh	r2, [r7, #10]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	9300      	str	r3, [sp, #0]
 8009fde:	4613      	mov	r3, r2
 8009fe0:	68fa      	ldr	r2, [r7, #12]
 8009fe2:	2118      	movs	r1, #24
 8009fe4:	201c      	movs	r0, #28
 8009fe6:	f001 fd2a 	bl	800ba3e <write8>
 8009fea:	4603      	mov	r3, r0
 8009fec:	2b01      	cmp	r3, #1
 8009fee:	d001      	beq.n	8009ff4 <initIMU_slow+0xe0>
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_GYRO_CONFIG		, ICM_CMD_SCALE1000DPS_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009ff4:	897a      	ldrh	r2, [r7, #10]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	9300      	str	r3, [sp, #0]
 8009ffa:	4613      	mov	r3, r2
 8009ffc:	68fa      	ldr	r2, [r7, #12]
 8009ffe:	2110      	movs	r1, #16
 800a000:	201b      	movs	r0, #27
 800a002:	f001 fd1c 	bl	800ba3e <write8>
 800a006:	4603      	mov	r3, r0
 800a008:	2b01      	cmp	r3, #1
 800a00a:	d001      	beq.n	800a010 <initIMU_slow+0xfc>
 800a00c:	2300      	movs	r3, #0
 800a00e:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG2		, ICM_CMD_LPFACC_99			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a010:	897a      	ldrh	r2, [r7, #10]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	9300      	str	r3, [sp, #0]
 800a016:	4613      	mov	r3, r2
 800a018:	68fa      	ldr	r2, [r7, #12]
 800a01a:	2102      	movs	r1, #2
 800a01c:	201d      	movs	r0, #29
 800a01e:	f001 fd0e 	bl	800ba3e <write8>
 800a022:	4603      	mov	r3, r0
 800a024:	2b01      	cmp	r3, #1
 800a026:	d001      	beq.n	800a02c <initIMU_slow+0x118>
 800a028:	2300      	movs	r3, #0
 800a02a:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_CONFIG			, ICM_CMD_LPFGYRO_92		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a02c:	897a      	ldrh	r2, [r7, #10]
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	9300      	str	r3, [sp, #0]
 800a032:	4613      	mov	r3, r2
 800a034:	68fa      	ldr	r2, [r7, #12]
 800a036:	2102      	movs	r1, #2
 800a038:	201a      	movs	r0, #26
 800a03a:	f001 fd00 	bl	800ba3e <write8>
 800a03e:	4603      	mov	r3, r0
 800a040:	2b01      	cmp	r3, #1
 800a042:	d001      	beq.n	800a048 <initIMU_slow+0x134>
 800a044:	2300      	movs	r3, #0
 800a046:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_SMPLRT_DIV		, ICM_CMD_SAMPLE_4			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a048:	897a      	ldrh	r2, [r7, #10]
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	9300      	str	r3, [sp, #0]
 800a04e:	4613      	mov	r3, r2
 800a050:	68fa      	ldr	r2, [r7, #12]
 800a052:	21f9      	movs	r1, #249	; 0xf9
 800a054:	2019      	movs	r0, #25
 800a056:	f001 fcf2 	bl	800ba3e <write8>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	d001      	beq.n	800a064 <initIMU_slow+0x150>
 800a060:	2300      	movs	r3, #0
 800a062:	617b      	str	r3, [r7, #20]

	if(write8(ICM_REG_FIFO_ENABLE		, ICM_CMD_ACC_GYR_IN_FIFO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a064:	897a      	ldrh	r2, [r7, #10]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	9300      	str	r3, [sp, #0]
 800a06a:	4613      	mov	r3, r2
 800a06c:	68fa      	ldr	r2, [r7, #12]
 800a06e:	2118      	movs	r1, #24
 800a070:	2023      	movs	r0, #35	; 0x23
 800a072:	f001 fce4 	bl	800ba3e <write8>
 800a076:	4603      	mov	r3, r0
 800a078:	2b01      	cmp	r3, #1
 800a07a:	d001      	beq.n	800a080 <initIMU_slow+0x16c>
 800a07c:	2300      	movs	r3, #0
 800a07e:	617b      	str	r3, [r7, #20]

	return verif;
 800a080:	697b      	ldr	r3, [r7, #20]
}
 800a082:	4618      	mov	r0, r3
 800a084:	3718      	adds	r7, #24
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}
	...

0800a08c <clearFIFO>:


void clearFIFO(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800a08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a090:	b08f      	sub	sp, #60	; 0x3c
 800a092:	af02      	add	r7, sp, #8
 800a094:	6178      	str	r0, [r7, #20]
 800a096:	460b      	mov	r3, r1
 800a098:	60fa      	str	r2, [r7, #12]
 800a09a:	827b      	strh	r3, [r7, #18]
 800a09c:	466b      	mov	r3, sp
 800a09e:	60bb      	str	r3, [r7, #8]
	uint16_t sizeFifo=0, readNumber=0;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint8_t data[3]={0};
 800a0a8:	f107 0318 	add.w	r3, r7, #24
 800a0ac:	2100      	movs	r1, #0
 800a0ae:	460a      	mov	r2, r1
 800a0b0:	801a      	strh	r2, [r3, #0]
 800a0b2:	460a      	mov	r2, r1
 800a0b4:	709a      	strb	r2, [r3, #2]
	data[0] = ICM_REG_FIFO_COUNT_H | 0x80;
 800a0b6:	23f2      	movs	r3, #242	; 0xf2
 800a0b8:	763b      	strb	r3, [r7, #24]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 800a0ba:	8a7b      	ldrh	r3, [r7, #18]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	4619      	mov	r1, r3
 800a0c0:	6978      	ldr	r0, [r7, #20]
 800a0c2:	f7f8 f8a3 	bl	800220c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) &data, (uint8_t*) &data, 3, 1);
 800a0c6:	f107 0218 	add.w	r2, r7, #24
 800a0ca:	f107 0118 	add.w	r1, r7, #24
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	9300      	str	r3, [sp, #0]
 800a0d2:	2303      	movs	r3, #3
 800a0d4:	68f8      	ldr	r0, [r7, #12]
 800a0d6:	f7fb fa32 	bl	800553e <HAL_SPI_TransmitReceive>
	sizeFifo = data[1]<<8 | data[2];
 800a0da:	7e7b      	ldrb	r3, [r7, #25]
 800a0dc:	021b      	lsls	r3, r3, #8
 800a0de:	b21a      	sxth	r2, r3
 800a0e0:	7ebb      	ldrb	r3, [r7, #26]
 800a0e2:	b21b      	sxth	r3, r3
 800a0e4:	4313      	orrs	r3, r2
 800a0e6:	b21b      	sxth	r3, r3
 800a0e8:	85fb      	strh	r3, [r7, #46]	; 0x2e

	readNumber = (sizeFifo/14)*14;
 800a0ea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a0ec:	085b      	lsrs	r3, r3, #1
 800a0ee:	4a2d      	ldr	r2, [pc, #180]	; (800a1a4 <clearFIFO+0x118>)
 800a0f0:	fba2 2303 	umull	r2, r3, r2, r3
 800a0f4:	089b      	lsrs	r3, r3, #2
 800a0f6:	b29b      	uxth	r3, r3
 800a0f8:	461a      	mov	r2, r3
 800a0fa:	00d2      	lsls	r2, r2, #3
 800a0fc:	1ad3      	subs	r3, r2, r3
 800a0fe:	005b      	lsls	r3, r3, #1
 800a100:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint8_t dummyTx[readNumber+1];
 800a102:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a104:	1c5a      	adds	r2, r3, #1
 800a106:	1e53      	subs	r3, r2, #1
 800a108:	62bb      	str	r3, [r7, #40]	; 0x28
 800a10a:	4613      	mov	r3, r2
 800a10c:	f04f 0400 	mov.w	r4, #0
 800a110:	00e1      	lsls	r1, r4, #3
 800a112:	6079      	str	r1, [r7, #4]
 800a114:	6879      	ldr	r1, [r7, #4]
 800a116:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 800a11a:	6079      	str	r1, [r7, #4]
 800a11c:	00d9      	lsls	r1, r3, #3
 800a11e:	6039      	str	r1, [r7, #0]
 800a120:	4613      	mov	r3, r2
 800a122:	f04f 0400 	mov.w	r4, #0
 800a126:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 800a12a:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 800a12e:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 800a132:	4613      	mov	r3, r2
 800a134:	3307      	adds	r3, #7
 800a136:	08db      	lsrs	r3, r3, #3
 800a138:	00db      	lsls	r3, r3, #3
 800a13a:	ebad 0d03 	sub.w	sp, sp, r3
 800a13e:	ab02      	add	r3, sp, #8
 800a140:	3300      	adds	r3, #0
 800a142:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t dummyRx[readNumber+1];
 800a144:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a146:	1c5a      	adds	r2, r3, #1
 800a148:	1e53      	subs	r3, r2, #1
 800a14a:	623b      	str	r3, [r7, #32]
 800a14c:	4613      	mov	r3, r2
 800a14e:	f04f 0400 	mov.w	r4, #0
 800a152:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 800a156:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 800a15a:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 800a15e:	4613      	mov	r3, r2
 800a160:	f04f 0400 	mov.w	r4, #0
 800a164:	00e6      	lsls	r6, r4, #3
 800a166:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 800a16a:	00dd      	lsls	r5, r3, #3
 800a16c:	4613      	mov	r3, r2
 800a16e:	3307      	adds	r3, #7
 800a170:	08db      	lsrs	r3, r3, #3
 800a172:	00db      	lsls	r3, r3, #3
 800a174:	ebad 0d03 	sub.w	sp, sp, r3
 800a178:	ab02      	add	r3, sp, #8
 800a17a:	3300      	adds	r3, #0
 800a17c:	61fb      	str	r3, [r7, #28]
	dummyTx[0] = ICM_REG_FIFO_REG | 0x80;
 800a17e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a180:	22f4      	movs	r2, #244	; 0xf4
 800a182:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive_DMA(hspiN, (uint8_t*) &dummyTx, (uint8_t*) &dummyRx, readNumber+1);
 800a184:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a186:	69fa      	ldr	r2, [r7, #28]
 800a188:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a18a:	3301      	adds	r3, #1
 800a18c:	b29b      	uxth	r3, r3
 800a18e:	68f8      	ldr	r0, [r7, #12]
 800a190:	f7fb fb76 	bl	8005880 <HAL_SPI_TransmitReceive_DMA>
 800a194:	f8d7 d008 	ldr.w	sp, [r7, #8]
}
 800a198:	bf00      	nop
 800a19a:	3734      	adds	r7, #52	; 0x34
 800a19c:	46bd      	mov	sp, r7
 800a19e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1a2:	bf00      	nop
 800a1a4:	92492493 	.word	0x92492493

0800a1a8 <readIMU>:

// Performances, 72Mhz uC, 4.5Mhz SPI :55us
// function to read number Bytes from the FIFO buffer. Return 1 if we read less than the number of bytes in the FIFO
// carefull sensor big endian, STM32 little endian
uint32_t readIMU(uint8_t *IMU_raw_data, uint16_t number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b088      	sub	sp, #32
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	60f8      	str	r0, [r7, #12]
 800a1b0:	607a      	str	r2, [r7, #4]
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	460b      	mov	r3, r1
 800a1b6:	817b      	strh	r3, [r7, #10]
 800a1b8:	4613      	mov	r3, r2
 800a1ba:	813b      	strh	r3, [r7, #8]
	uint16_t sizeFifo=0, readNumber=0;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	837b      	strh	r3, [r7, #26]
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	833b      	strh	r3, [r7, #24]
	uint8_t data[3]={0};
 800a1c4:	f107 0314 	add.w	r3, r7, #20
 800a1c8:	2100      	movs	r1, #0
 800a1ca:	460a      	mov	r2, r1
 800a1cc:	801a      	strh	r2, [r3, #0]
 800a1ce:	460a      	mov	r2, r1
 800a1d0:	709a      	strb	r2, [r3, #2]
	uint32_t iserror = 0;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	61fb      	str	r3, [r7, #28]
	data[0] = ICM_REG_FIFO_COUNT_H | 0x80;
 800a1d6:	23f2      	movs	r3, #242	; 0xf2
 800a1d8:	753b      	strb	r3, [r7, #20]

	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 800a1da:	893b      	ldrh	r3, [r7, #8]
 800a1dc:	2200      	movs	r2, #0
 800a1de:	4619      	mov	r1, r3
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f7f8 f813 	bl	800220c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*) &data, 3, 2);
 800a1e6:	f107 0114 	add.w	r1, r7, #20
 800a1ea:	2302      	movs	r3, #2
 800a1ec:	2203      	movs	r2, #3
 800a1ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1f0:	f7fb f89f 	bl	8005332 <HAL_SPI_Receive>
	sizeFifo = data[1]<<8 | data[2];
 800a1f4:	7d7b      	ldrb	r3, [r7, #21]
 800a1f6:	021b      	lsls	r3, r3, #8
 800a1f8:	b21a      	sxth	r2, r3
 800a1fa:	7dbb      	ldrb	r3, [r7, #22]
 800a1fc:	b21b      	sxth	r3, r3
 800a1fe:	4313      	orrs	r3, r2
 800a200:	b21b      	sxth	r3, r3
 800a202:	837b      	strh	r3, [r7, #26]
	readNumber = (sizeFifo/14)*14;				//for reading a multiple of 14bytes (2bytes * 7 measurements)
 800a204:	8b7b      	ldrh	r3, [r7, #26]
 800a206:	085b      	lsrs	r3, r3, #1
 800a208:	4a0e      	ldr	r2, [pc, #56]	; (800a244 <readIMU+0x9c>)
 800a20a:	fba2 2303 	umull	r2, r3, r2, r3
 800a20e:	089b      	lsrs	r3, r3, #2
 800a210:	b29b      	uxth	r3, r3
 800a212:	461a      	mov	r2, r3
 800a214:	00d2      	lsls	r2, r2, #3
 800a216:	1ad3      	subs	r3, r2, r3
 800a218:	005b      	lsls	r3, r3, #1
 800a21a:	833b      	strh	r3, [r7, #24]
	if(readNumber != number){iserror = 1;}
 800a21c:	8b3a      	ldrh	r2, [r7, #24]
 800a21e:	897b      	ldrh	r3, [r7, #10]
 800a220:	429a      	cmp	r2, r3
 800a222:	d001      	beq.n	800a228 <readIMU+0x80>
 800a224:	2301      	movs	r3, #1
 800a226:	61fb      	str	r3, [r7, #28]
	IMU_raw_data[0] = ICM_REG_FIFO_REG | 0x80;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	22f4      	movs	r2, #244	; 0xf4
 800a22c:	701a      	strb	r2, [r3, #0]
	//HAL_SPI_TransmitReceive(hspiN, (uint8_t*) IMU_raw_data, (uint8_t*) IMU_raw_data, readNumber,10);
	//HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
	HAL_SPI_TransmitReceive_DMA(hspiN, (uint8_t*) IMU_raw_data, (uint8_t*) IMU_raw_data, readNumber);
 800a22e:	8b3b      	ldrh	r3, [r7, #24]
 800a230:	68fa      	ldr	r2, [r7, #12]
 800a232:	68f9      	ldr	r1, [r7, #12]
 800a234:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a236:	f7fb fb23 	bl	8005880 <HAL_SPI_TransmitReceive_DMA>
	return iserror;
 800a23a:	69fb      	ldr	r3, [r7, #28]
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3720      	adds	r7, #32
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}
 800a244:	92492493 	.word	0x92492493

0800a248 <convIMU>:

// Performances for 1 cycle, 72Mhz uC, 4.5Mhz SPI : 46us
// Convert data into float to debug, check, processing, takes as input float and int16_t (booth 7 values)
// If scale of the IMU is changed, this function has to be modified (see datasheet)
void convIMU(uint8_t *IMU_raw_data, float *IMUConv, uint32_t cycle)
{
 800a248:	b590      	push	{r4, r7, lr}
 800a24a:	b087      	sub	sp, #28
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	60f8      	str	r0, [r7, #12]
 800a250:	60b9      	str	r1, [r7, #8]
 800a252:	607a      	str	r2, [r7, #4]
	for(uint32_t i=0; i<cycle; i++){
 800a254:	2300      	movs	r3, #0
 800a256:	617b      	str	r3, [r7, #20]
 800a258:	e154      	b.n	800a504 <convIMU+0x2bc>
		IMUConv[0+i*7] = (int16_t)(IMU_raw_data[0+i*14] << 8 | IMU_raw_data[1+i*14]) / 2048.0; 								//in g
 800a25a:	697a      	ldr	r2, [r7, #20]
 800a25c:	4613      	mov	r3, r2
 800a25e:	00db      	lsls	r3, r3, #3
 800a260:	1a9b      	subs	r3, r3, r2
 800a262:	009b      	lsls	r3, r3, #2
 800a264:	461a      	mov	r2, r3
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	189c      	adds	r4, r3, r2
 800a26a:	697a      	ldr	r2, [r7, #20]
 800a26c:	4613      	mov	r3, r2
 800a26e:	00db      	lsls	r3, r3, #3
 800a270:	1a9b      	subs	r3, r3, r2
 800a272:	005b      	lsls	r3, r3, #1
 800a274:	461a      	mov	r2, r3
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	4413      	add	r3, r2
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	021b      	lsls	r3, r3, #8
 800a27e:	b219      	sxth	r1, r3
 800a280:	697a      	ldr	r2, [r7, #20]
 800a282:	4613      	mov	r3, r2
 800a284:	00db      	lsls	r3, r3, #3
 800a286:	1a9b      	subs	r3, r3, r2
 800a288:	005b      	lsls	r3, r3, #1
 800a28a:	3301      	adds	r3, #1
 800a28c:	68fa      	ldr	r2, [r7, #12]
 800a28e:	4413      	add	r3, r2
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	b21b      	sxth	r3, r3
 800a294:	430b      	orrs	r3, r1
 800a296:	b21b      	sxth	r3, r3
 800a298:	4618      	mov	r0, r3
 800a29a:	f7f6 f907 	bl	80004ac <__aeabi_i2d>
 800a29e:	f04f 0200 	mov.w	r2, #0
 800a2a2:	4ba1      	ldr	r3, [pc, #644]	; (800a528 <convIMU+0x2e0>)
 800a2a4:	f7f6 fa92 	bl	80007cc <__aeabi_ddiv>
 800a2a8:	4602      	mov	r2, r0
 800a2aa:	460b      	mov	r3, r1
 800a2ac:	4610      	mov	r0, r2
 800a2ae:	4619      	mov	r1, r3
 800a2b0:	f7f6 fc12 	bl	8000ad8 <__aeabi_d2f>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	6023      	str	r3, [r4, #0]
		IMUConv[1+i*7] = (int16_t)(IMU_raw_data[2+i*14] << 8 | IMU_raw_data[3+i*14]) / 2048.0;
 800a2b8:	697a      	ldr	r2, [r7, #20]
 800a2ba:	4613      	mov	r3, r2
 800a2bc:	00db      	lsls	r3, r3, #3
 800a2be:	1a9b      	subs	r3, r3, r2
 800a2c0:	009b      	lsls	r3, r3, #2
 800a2c2:	3304      	adds	r3, #4
 800a2c4:	68ba      	ldr	r2, [r7, #8]
 800a2c6:	18d4      	adds	r4, r2, r3
 800a2c8:	697a      	ldr	r2, [r7, #20]
 800a2ca:	4613      	mov	r3, r2
 800a2cc:	00db      	lsls	r3, r3, #3
 800a2ce:	1a9b      	subs	r3, r3, r2
 800a2d0:	005b      	lsls	r3, r3, #1
 800a2d2:	3302      	adds	r3, #2
 800a2d4:	68fa      	ldr	r2, [r7, #12]
 800a2d6:	4413      	add	r3, r2
 800a2d8:	781b      	ldrb	r3, [r3, #0]
 800a2da:	021b      	lsls	r3, r3, #8
 800a2dc:	b219      	sxth	r1, r3
 800a2de:	697a      	ldr	r2, [r7, #20]
 800a2e0:	4613      	mov	r3, r2
 800a2e2:	00db      	lsls	r3, r3, #3
 800a2e4:	1a9b      	subs	r3, r3, r2
 800a2e6:	005b      	lsls	r3, r3, #1
 800a2e8:	3303      	adds	r3, #3
 800a2ea:	68fa      	ldr	r2, [r7, #12]
 800a2ec:	4413      	add	r3, r2
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	b21b      	sxth	r3, r3
 800a2f2:	430b      	orrs	r3, r1
 800a2f4:	b21b      	sxth	r3, r3
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f7f6 f8d8 	bl	80004ac <__aeabi_i2d>
 800a2fc:	f04f 0200 	mov.w	r2, #0
 800a300:	4b89      	ldr	r3, [pc, #548]	; (800a528 <convIMU+0x2e0>)
 800a302:	f7f6 fa63 	bl	80007cc <__aeabi_ddiv>
 800a306:	4602      	mov	r2, r0
 800a308:	460b      	mov	r3, r1
 800a30a:	4610      	mov	r0, r2
 800a30c:	4619      	mov	r1, r3
 800a30e:	f7f6 fbe3 	bl	8000ad8 <__aeabi_d2f>
 800a312:	4603      	mov	r3, r0
 800a314:	6023      	str	r3, [r4, #0]
		IMUConv[2+i*7] = (int16_t)(IMU_raw_data[4+i*14] << 8 | IMU_raw_data[5+i*14]) / 2048.0;
 800a316:	697a      	ldr	r2, [r7, #20]
 800a318:	4613      	mov	r3, r2
 800a31a:	00db      	lsls	r3, r3, #3
 800a31c:	1a9b      	subs	r3, r3, r2
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	3308      	adds	r3, #8
 800a322:	68ba      	ldr	r2, [r7, #8]
 800a324:	18d4      	adds	r4, r2, r3
 800a326:	697a      	ldr	r2, [r7, #20]
 800a328:	4613      	mov	r3, r2
 800a32a:	00db      	lsls	r3, r3, #3
 800a32c:	1a9b      	subs	r3, r3, r2
 800a32e:	005b      	lsls	r3, r3, #1
 800a330:	3304      	adds	r3, #4
 800a332:	68fa      	ldr	r2, [r7, #12]
 800a334:	4413      	add	r3, r2
 800a336:	781b      	ldrb	r3, [r3, #0]
 800a338:	021b      	lsls	r3, r3, #8
 800a33a:	b219      	sxth	r1, r3
 800a33c:	697a      	ldr	r2, [r7, #20]
 800a33e:	4613      	mov	r3, r2
 800a340:	00db      	lsls	r3, r3, #3
 800a342:	1a9b      	subs	r3, r3, r2
 800a344:	005b      	lsls	r3, r3, #1
 800a346:	3305      	adds	r3, #5
 800a348:	68fa      	ldr	r2, [r7, #12]
 800a34a:	4413      	add	r3, r2
 800a34c:	781b      	ldrb	r3, [r3, #0]
 800a34e:	b21b      	sxth	r3, r3
 800a350:	430b      	orrs	r3, r1
 800a352:	b21b      	sxth	r3, r3
 800a354:	4618      	mov	r0, r3
 800a356:	f7f6 f8a9 	bl	80004ac <__aeabi_i2d>
 800a35a:	f04f 0200 	mov.w	r2, #0
 800a35e:	4b72      	ldr	r3, [pc, #456]	; (800a528 <convIMU+0x2e0>)
 800a360:	f7f6 fa34 	bl	80007cc <__aeabi_ddiv>
 800a364:	4602      	mov	r2, r0
 800a366:	460b      	mov	r3, r1
 800a368:	4610      	mov	r0, r2
 800a36a:	4619      	mov	r1, r3
 800a36c:	f7f6 fbb4 	bl	8000ad8 <__aeabi_d2f>
 800a370:	4603      	mov	r3, r0
 800a372:	6023      	str	r3, [r4, #0]
		IMUConv[3+i*7] = ((int16_t)(IMU_raw_data[6+i*14] << 8 | IMU_raw_data[7+i*14]) / 326.8) + 25.0;						//in C
 800a374:	697a      	ldr	r2, [r7, #20]
 800a376:	4613      	mov	r3, r2
 800a378:	00db      	lsls	r3, r3, #3
 800a37a:	1a9b      	subs	r3, r3, r2
 800a37c:	009b      	lsls	r3, r3, #2
 800a37e:	330c      	adds	r3, #12
 800a380:	68ba      	ldr	r2, [r7, #8]
 800a382:	18d4      	adds	r4, r2, r3
 800a384:	697a      	ldr	r2, [r7, #20]
 800a386:	4613      	mov	r3, r2
 800a388:	00db      	lsls	r3, r3, #3
 800a38a:	1a9b      	subs	r3, r3, r2
 800a38c:	005b      	lsls	r3, r3, #1
 800a38e:	3306      	adds	r3, #6
 800a390:	68fa      	ldr	r2, [r7, #12]
 800a392:	4413      	add	r3, r2
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	021b      	lsls	r3, r3, #8
 800a398:	b219      	sxth	r1, r3
 800a39a:	697a      	ldr	r2, [r7, #20]
 800a39c:	4613      	mov	r3, r2
 800a39e:	00db      	lsls	r3, r3, #3
 800a3a0:	1a9b      	subs	r3, r3, r2
 800a3a2:	005b      	lsls	r3, r3, #1
 800a3a4:	3307      	adds	r3, #7
 800a3a6:	68fa      	ldr	r2, [r7, #12]
 800a3a8:	4413      	add	r3, r2
 800a3aa:	781b      	ldrb	r3, [r3, #0]
 800a3ac:	b21b      	sxth	r3, r3
 800a3ae:	430b      	orrs	r3, r1
 800a3b0:	b21b      	sxth	r3, r3
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f7f6 f87a 	bl	80004ac <__aeabi_i2d>
 800a3b8:	a357      	add	r3, pc, #348	; (adr r3, 800a518 <convIMU+0x2d0>)
 800a3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3be:	f7f6 fa05 	bl	80007cc <__aeabi_ddiv>
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	460b      	mov	r3, r1
 800a3c6:	4610      	mov	r0, r2
 800a3c8:	4619      	mov	r1, r3
 800a3ca:	f04f 0200 	mov.w	r2, #0
 800a3ce:	4b57      	ldr	r3, [pc, #348]	; (800a52c <convIMU+0x2e4>)
 800a3d0:	f7f5 ff20 	bl	8000214 <__adddf3>
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	460b      	mov	r3, r1
 800a3d8:	4610      	mov	r0, r2
 800a3da:	4619      	mov	r1, r3
 800a3dc:	f7f6 fb7c 	bl	8000ad8 <__aeabi_d2f>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	6023      	str	r3, [r4, #0]
		IMUConv[4+i*7] = (int16_t)(IMU_raw_data[8+i*14] << 8 | IMU_raw_data[9+i*14]) / 32.8; 								//in dps
 800a3e4:	697a      	ldr	r2, [r7, #20]
 800a3e6:	4613      	mov	r3, r2
 800a3e8:	00db      	lsls	r3, r3, #3
 800a3ea:	1a9b      	subs	r3, r3, r2
 800a3ec:	009b      	lsls	r3, r3, #2
 800a3ee:	3310      	adds	r3, #16
 800a3f0:	68ba      	ldr	r2, [r7, #8]
 800a3f2:	18d4      	adds	r4, r2, r3
 800a3f4:	697a      	ldr	r2, [r7, #20]
 800a3f6:	4613      	mov	r3, r2
 800a3f8:	00db      	lsls	r3, r3, #3
 800a3fa:	1a9b      	subs	r3, r3, r2
 800a3fc:	005b      	lsls	r3, r3, #1
 800a3fe:	3308      	adds	r3, #8
 800a400:	68fa      	ldr	r2, [r7, #12]
 800a402:	4413      	add	r3, r2
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	021b      	lsls	r3, r3, #8
 800a408:	b219      	sxth	r1, r3
 800a40a:	697a      	ldr	r2, [r7, #20]
 800a40c:	4613      	mov	r3, r2
 800a40e:	00db      	lsls	r3, r3, #3
 800a410:	1a9b      	subs	r3, r3, r2
 800a412:	005b      	lsls	r3, r3, #1
 800a414:	3309      	adds	r3, #9
 800a416:	68fa      	ldr	r2, [r7, #12]
 800a418:	4413      	add	r3, r2
 800a41a:	781b      	ldrb	r3, [r3, #0]
 800a41c:	b21b      	sxth	r3, r3
 800a41e:	430b      	orrs	r3, r1
 800a420:	b21b      	sxth	r3, r3
 800a422:	4618      	mov	r0, r3
 800a424:	f7f6 f842 	bl	80004ac <__aeabi_i2d>
 800a428:	a33d      	add	r3, pc, #244	; (adr r3, 800a520 <convIMU+0x2d8>)
 800a42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a42e:	f7f6 f9cd 	bl	80007cc <__aeabi_ddiv>
 800a432:	4602      	mov	r2, r0
 800a434:	460b      	mov	r3, r1
 800a436:	4610      	mov	r0, r2
 800a438:	4619      	mov	r1, r3
 800a43a:	f7f6 fb4d 	bl	8000ad8 <__aeabi_d2f>
 800a43e:	4603      	mov	r3, r0
 800a440:	6023      	str	r3, [r4, #0]
		IMUConv[5+i*7] = (int16_t)(IMU_raw_data[10+i*14] << 8 | IMU_raw_data[11+i*14]) / 32.8;
 800a442:	697a      	ldr	r2, [r7, #20]
 800a444:	4613      	mov	r3, r2
 800a446:	00db      	lsls	r3, r3, #3
 800a448:	1a9b      	subs	r3, r3, r2
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	3314      	adds	r3, #20
 800a44e:	68ba      	ldr	r2, [r7, #8]
 800a450:	18d4      	adds	r4, r2, r3
 800a452:	697a      	ldr	r2, [r7, #20]
 800a454:	4613      	mov	r3, r2
 800a456:	00db      	lsls	r3, r3, #3
 800a458:	1a9b      	subs	r3, r3, r2
 800a45a:	005b      	lsls	r3, r3, #1
 800a45c:	330a      	adds	r3, #10
 800a45e:	68fa      	ldr	r2, [r7, #12]
 800a460:	4413      	add	r3, r2
 800a462:	781b      	ldrb	r3, [r3, #0]
 800a464:	021b      	lsls	r3, r3, #8
 800a466:	b219      	sxth	r1, r3
 800a468:	697a      	ldr	r2, [r7, #20]
 800a46a:	4613      	mov	r3, r2
 800a46c:	00db      	lsls	r3, r3, #3
 800a46e:	1a9b      	subs	r3, r3, r2
 800a470:	005b      	lsls	r3, r3, #1
 800a472:	330b      	adds	r3, #11
 800a474:	68fa      	ldr	r2, [r7, #12]
 800a476:	4413      	add	r3, r2
 800a478:	781b      	ldrb	r3, [r3, #0]
 800a47a:	b21b      	sxth	r3, r3
 800a47c:	430b      	orrs	r3, r1
 800a47e:	b21b      	sxth	r3, r3
 800a480:	4618      	mov	r0, r3
 800a482:	f7f6 f813 	bl	80004ac <__aeabi_i2d>
 800a486:	a326      	add	r3, pc, #152	; (adr r3, 800a520 <convIMU+0x2d8>)
 800a488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a48c:	f7f6 f99e 	bl	80007cc <__aeabi_ddiv>
 800a490:	4602      	mov	r2, r0
 800a492:	460b      	mov	r3, r1
 800a494:	4610      	mov	r0, r2
 800a496:	4619      	mov	r1, r3
 800a498:	f7f6 fb1e 	bl	8000ad8 <__aeabi_d2f>
 800a49c:	4603      	mov	r3, r0
 800a49e:	6023      	str	r3, [r4, #0]
		IMUConv[6+i*7] = (int16_t)(IMU_raw_data[12+i*14] << 8 | IMU_raw_data[13+i*14]) / 32.8;
 800a4a0:	697a      	ldr	r2, [r7, #20]
 800a4a2:	4613      	mov	r3, r2
 800a4a4:	00db      	lsls	r3, r3, #3
 800a4a6:	1a9b      	subs	r3, r3, r2
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	3318      	adds	r3, #24
 800a4ac:	68ba      	ldr	r2, [r7, #8]
 800a4ae:	18d4      	adds	r4, r2, r3
 800a4b0:	697a      	ldr	r2, [r7, #20]
 800a4b2:	4613      	mov	r3, r2
 800a4b4:	00db      	lsls	r3, r3, #3
 800a4b6:	1a9b      	subs	r3, r3, r2
 800a4b8:	005b      	lsls	r3, r3, #1
 800a4ba:	330c      	adds	r3, #12
 800a4bc:	68fa      	ldr	r2, [r7, #12]
 800a4be:	4413      	add	r3, r2
 800a4c0:	781b      	ldrb	r3, [r3, #0]
 800a4c2:	021b      	lsls	r3, r3, #8
 800a4c4:	b219      	sxth	r1, r3
 800a4c6:	697a      	ldr	r2, [r7, #20]
 800a4c8:	4613      	mov	r3, r2
 800a4ca:	00db      	lsls	r3, r3, #3
 800a4cc:	1a9b      	subs	r3, r3, r2
 800a4ce:	005b      	lsls	r3, r3, #1
 800a4d0:	330d      	adds	r3, #13
 800a4d2:	68fa      	ldr	r2, [r7, #12]
 800a4d4:	4413      	add	r3, r2
 800a4d6:	781b      	ldrb	r3, [r3, #0]
 800a4d8:	b21b      	sxth	r3, r3
 800a4da:	430b      	orrs	r3, r1
 800a4dc:	b21b      	sxth	r3, r3
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f7f5 ffe4 	bl	80004ac <__aeabi_i2d>
 800a4e4:	a30e      	add	r3, pc, #56	; (adr r3, 800a520 <convIMU+0x2d8>)
 800a4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ea:	f7f6 f96f 	bl	80007cc <__aeabi_ddiv>
 800a4ee:	4602      	mov	r2, r0
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	4610      	mov	r0, r2
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	f7f6 faef 	bl	8000ad8 <__aeabi_d2f>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	6023      	str	r3, [r4, #0]
	for(uint32_t i=0; i<cycle; i++){
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	3301      	adds	r3, #1
 800a502:	617b      	str	r3, [r7, #20]
 800a504:	697a      	ldr	r2, [r7, #20]
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	429a      	cmp	r2, r3
 800a50a:	f4ff aea6 	bcc.w	800a25a <convIMU+0x12>
	}
}
 800a50e:	bf00      	nop
 800a510:	371c      	adds	r7, #28
 800a512:	46bd      	mov	sp, r7
 800a514:	bd90      	pop	{r4, r7, pc}
 800a516:	bf00      	nop
 800a518:	cccccccd 	.word	0xcccccccd
 800a51c:	40746ccc 	.word	0x40746ccc
 800a520:	66666666 	.word	0x66666666
 800a524:	40406666 	.word	0x40406666
 800a528:	40a00000 	.word	0x40a00000
 800a52c:	40390000 	.word	0x40390000

0800a530 <initMAG>:

//Fct to initialize the MAG registers, see MAG.h for the details of the registers
//It take the NSS (port and pin) of the sensors and its SPI port connection
//return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initMAG(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin,  SPI_HandleTypeDef *hspiN)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b088      	sub	sp, #32
 800a534:	af02      	add	r7, sp, #8
 800a536:	60f8      	str	r0, [r7, #12]
 800a538:	460b      	mov	r3, r1
 800a53a:	607a      	str	r2, [r7, #4]
 800a53c:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 800a53e:	2300      	movs	r3, #0
 800a540:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800a542:	2300      	movs	r3, #0
 800a544:	74fb      	strb	r3, [r7, #19]

	read8(LIS_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 800a546:	897a      	ldrh	r2, [r7, #10]
 800a548:	f107 0113 	add.w	r1, r7, #19
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	9300      	str	r3, [sp, #0]
 800a550:	4613      	mov	r3, r2
 800a552:	68fa      	ldr	r2, [r7, #12]
 800a554:	208f      	movs	r0, #143	; 0x8f
 800a556:	f001 fab1 	bl	800babc <read8>
	if(dataRead == LIS_ID){verif = 1;}
 800a55a:	7cfb      	ldrb	r3, [r7, #19]
 800a55c:	2b3d      	cmp	r3, #61	; 0x3d
 800a55e:	d101      	bne.n	800a564 <initMAG+0x34>
 800a560:	2301      	movs	r3, #1
 800a562:	617b      	str	r3, [r7, #20]

	write8(LIS_CTRL_REG2, LIS_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 800a564:	897a      	ldrh	r2, [r7, #10]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	9300      	str	r3, [sp, #0]
 800a56a:	4613      	mov	r3, r2
 800a56c:	68fa      	ldr	r2, [r7, #12]
 800a56e:	210c      	movs	r1, #12
 800a570:	2021      	movs	r0, #33	; 0x21
 800a572:	f001 fa64 	bl	800ba3e <write8>
	HAL_Delay(10);
 800a576:	200a      	movs	r0, #10
 800a578:	f7f6 fd48 	bl	800100c <HAL_Delay>
	if(write8(LIS_CTRL_REG1, LIS_UHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a57c:	897a      	ldrh	r2, [r7, #10]
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	9300      	str	r3, [sp, #0]
 800a582:	4613      	mov	r3, r2
 800a584:	68fa      	ldr	r2, [r7, #12]
 800a586:	217c      	movs	r1, #124	; 0x7c
 800a588:	2020      	movs	r0, #32
 800a58a:	f001 fa58 	bl	800ba3e <write8>
 800a58e:	4603      	mov	r3, r0
 800a590:	2b01      	cmp	r3, #1
 800a592:	d001      	beq.n	800a598 <initMAG+0x68>
 800a594:	2300      	movs	r3, #0
 800a596:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a598:	897a      	ldrh	r2, [r7, #10]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	9300      	str	r3, [sp, #0]
 800a59e:	4613      	mov	r3, r2
 800a5a0:	68fa      	ldr	r2, [r7, #12]
 800a5a2:	210e      	movs	r1, #14
 800a5a4:	2023      	movs	r0, #35	; 0x23
 800a5a6:	f001 fa4a 	bl	800ba3e <write8>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	2b01      	cmp	r3, #1
 800a5ae:	d001      	beq.n	800a5b4 <initMAG+0x84>
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a5b4:	897a      	ldrh	r2, [r7, #10]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	9300      	str	r3, [sp, #0]
 800a5ba:	4613      	mov	r3, r2
 800a5bc:	68fa      	ldr	r2, [r7, #12]
 800a5be:	2100      	movs	r1, #0
 800a5c0:	2022      	movs	r0, #34	; 0x22
 800a5c2:	f001 fa3c 	bl	800ba3e <write8>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	d001      	beq.n	800a5d0 <initMAG+0xa0>
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	617b      	str	r3, [r7, #20]

	return verif;
 800a5d0:	697b      	ldr	r3, [r7, #20]
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3718      	adds	r7, #24
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}

0800a5da <readMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Read MAG data registers
void readMAG(uint8_t *MAG_raw_data, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800a5da:	b580      	push	{r7, lr}
 800a5dc:	b086      	sub	sp, #24
 800a5de:	af02      	add	r7, sp, #8
 800a5e0:	60f8      	str	r0, [r7, #12]
 800a5e2:	60b9      	str	r1, [r7, #8]
 800a5e4:	603b      	str	r3, [r7, #0]
 800a5e6:	4613      	mov	r3, r2
 800a5e8:	80fb      	strh	r3, [r7, #6]
	readN(LIS_DATA_REG, (uint8_t*) MAG_raw_data, 6, NSS_GPIO_Port, NSS_Pin, hspiN);
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	9301      	str	r3, [sp, #4]
 800a5ee:	88fb      	ldrh	r3, [r7, #6]
 800a5f0:	9300      	str	r3, [sp, #0]
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	2206      	movs	r2, #6
 800a5f6:	68f9      	ldr	r1, [r7, #12]
 800a5f8:	2068      	movs	r0, #104	; 0x68
 800a5fa:	f001 fa8c 	bl	800bb16 <readN>
}
 800a5fe:	bf00      	nop
 800a600:	3710      	adds	r7, #16
 800a602:	46bd      	mov	sp, r7
 800a604:	bd80      	pop	{r7, pc}
	...

0800a608 <convMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Convert data in Gauss (float)
void convMAG(uint8_t *MAG_raw_data, float *MAGConv)
{
 800a608:	b590      	push	{r4, r7, lr}
 800a60a:	b083      	sub	sp, #12
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
 800a610:	6039      	str	r1, [r7, #0]
	MAGConv[0] = (int16_t)(MAG_raw_data[0] << 8 | MAG_raw_data[1]) / 6842.0; 		//in Gauss
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	781b      	ldrb	r3, [r3, #0]
 800a616:	021b      	lsls	r3, r3, #8
 800a618:	b21a      	sxth	r2, r3
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	3301      	adds	r3, #1
 800a61e:	781b      	ldrb	r3, [r3, #0]
 800a620:	b21b      	sxth	r3, r3
 800a622:	4313      	orrs	r3, r2
 800a624:	b21b      	sxth	r3, r3
 800a626:	4618      	mov	r0, r3
 800a628:	f7f5 ff40 	bl	80004ac <__aeabi_i2d>
 800a62c:	a326      	add	r3, pc, #152	; (adr r3, 800a6c8 <convMAG+0xc0>)
 800a62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a632:	f7f6 f8cb 	bl	80007cc <__aeabi_ddiv>
 800a636:	4603      	mov	r3, r0
 800a638:	460c      	mov	r4, r1
 800a63a:	4618      	mov	r0, r3
 800a63c:	4621      	mov	r1, r4
 800a63e:	f7f6 fa4b 	bl	8000ad8 <__aeabi_d2f>
 800a642:	4602      	mov	r2, r0
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	601a      	str	r2, [r3, #0]
	MAGConv[1] = (int16_t)(MAG_raw_data[2] << 8 | MAG_raw_data[3]) / 6842.0;
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	1d1c      	adds	r4, r3, #4
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	3302      	adds	r3, #2
 800a650:	781b      	ldrb	r3, [r3, #0]
 800a652:	021b      	lsls	r3, r3, #8
 800a654:	b21a      	sxth	r2, r3
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	3303      	adds	r3, #3
 800a65a:	781b      	ldrb	r3, [r3, #0]
 800a65c:	b21b      	sxth	r3, r3
 800a65e:	4313      	orrs	r3, r2
 800a660:	b21b      	sxth	r3, r3
 800a662:	4618      	mov	r0, r3
 800a664:	f7f5 ff22 	bl	80004ac <__aeabi_i2d>
 800a668:	a317      	add	r3, pc, #92	; (adr r3, 800a6c8 <convMAG+0xc0>)
 800a66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66e:	f7f6 f8ad 	bl	80007cc <__aeabi_ddiv>
 800a672:	4602      	mov	r2, r0
 800a674:	460b      	mov	r3, r1
 800a676:	4610      	mov	r0, r2
 800a678:	4619      	mov	r1, r3
 800a67a:	f7f6 fa2d 	bl	8000ad8 <__aeabi_d2f>
 800a67e:	4603      	mov	r3, r0
 800a680:	6023      	str	r3, [r4, #0]
	MAGConv[2] = (int16_t)(MAG_raw_data[4] << 8 | MAG_raw_data[5]) / 6842.0;
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	f103 0408 	add.w	r4, r3, #8
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	3304      	adds	r3, #4
 800a68c:	781b      	ldrb	r3, [r3, #0]
 800a68e:	021b      	lsls	r3, r3, #8
 800a690:	b21a      	sxth	r2, r3
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	3305      	adds	r3, #5
 800a696:	781b      	ldrb	r3, [r3, #0]
 800a698:	b21b      	sxth	r3, r3
 800a69a:	4313      	orrs	r3, r2
 800a69c:	b21b      	sxth	r3, r3
 800a69e:	4618      	mov	r0, r3
 800a6a0:	f7f5 ff04 	bl	80004ac <__aeabi_i2d>
 800a6a4:	a308      	add	r3, pc, #32	; (adr r3, 800a6c8 <convMAG+0xc0>)
 800a6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6aa:	f7f6 f88f 	bl	80007cc <__aeabi_ddiv>
 800a6ae:	4602      	mov	r2, r0
 800a6b0:	460b      	mov	r3, r1
 800a6b2:	4610      	mov	r0, r2
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	f7f6 fa0f 	bl	8000ad8 <__aeabi_d2f>
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	6023      	str	r3, [r4, #0]
}
 800a6be:	bf00      	nop
 800a6c0:	370c      	adds	r7, #12
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd90      	pop	{r4, r7, pc}
 800a6c6:	bf00      	nop
 800a6c8:	00000000 	.word	0x00000000
 800a6cc:	40baba00 	.word	0x40baba00

0800a6d0 <convSpeedPITOT>:
}


//Convert data of the PITOT tube in m/s  p = 1/2 * rho * U^2. This is a rough estimation, can be improved.
void convSpeedPITOT(uint8_t *PITOT_raw, float *speed)
{
 800a6d0:	b590      	push	{r4, r7, lr}
 800a6d2:	b089      	sub	sp, #36	; 0x24
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
 800a6d8:	6039      	str	r1, [r7, #0]
	uint16_t output;
	output = PITOT_raw[0] << 8 | PITOT_raw[1];
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	021b      	lsls	r3, r3, #8
 800a6e0:	b21a      	sxth	r2, r3
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	3301      	adds	r3, #1
 800a6e6:	781b      	ldrb	r3, [r3, #0]
 800a6e8:	b21b      	sxth	r3, r3
 800a6ea:	4313      	orrs	r3, r2
 800a6ec:	b21b      	sxth	r3, r3
 800a6ee:	83fb      	strh	r3, [r7, #30]

	//Convert first the raw data to pressure
	uint16_t output_min = 1638, output_max = 14745; //10% to 90% calibration with 2^14 counts
 800a6f0:	f240 6366 	movw	r3, #1638	; 0x666
 800a6f4:	83bb      	strh	r3, [r7, #28]
 800a6f6:	f643 1399 	movw	r3, #14745	; 0x3999
 800a6fa:	837b      	strh	r3, [r7, #26]
	float pressure = 0.0, pressure_min = 0.0, pressure_max = 5.0 * 34474; //in Pa (1 PSI = 34474 Pa)
 800a6fc:	f04f 0300 	mov.w	r3, #0
 800a700:	617b      	str	r3, [r7, #20]
 800a702:	f04f 0300 	mov.w	r3, #0
 800a706:	613b      	str	r3, [r7, #16]
 800a708:	4b20      	ldr	r3, [pc, #128]	; (800a78c <convSpeedPITOT+0xbc>)
 800a70a:	60fb      	str	r3, [r7, #12]
	pressure = (((float)(output - output_min))*(pressure_max - pressure_min) / (float)(output_max - output_min)) + pressure_min;
 800a70c:	8bfa      	ldrh	r2, [r7, #30]
 800a70e:	8bbb      	ldrh	r3, [r7, #28]
 800a710:	1ad3      	subs	r3, r2, r3
 800a712:	ee07 3a90 	vmov	s15, r3
 800a716:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a71a:	edd7 6a03 	vldr	s13, [r7, #12]
 800a71e:	edd7 7a04 	vldr	s15, [r7, #16]
 800a722:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800a726:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a72a:	8b7a      	ldrh	r2, [r7, #26]
 800a72c:	8bbb      	ldrh	r3, [r7, #28]
 800a72e:	1ad3      	subs	r3, r2, r3
 800a730:	ee07 3a90 	vmov	s15, r3
 800a734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a738:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a73c:	edd7 7a04 	vldr	s15, [r7, #16]
 800a740:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a744:	edc7 7a05 	vstr	s15, [r7, #20]

	//Convert the pressure to velocity
	float rho = 1.225;
 800a748:	4b11      	ldr	r3, [pc, #68]	; (800a790 <convSpeedPITOT+0xc0>)
 800a74a:	60bb      	str	r3, [r7, #8]
	*speed = sqrt(2*pressure/rho);	//sqrt is slow, rho=1.225 can surely be better tuned
 800a74c:	edd7 7a05 	vldr	s15, [r7, #20]
 800a750:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a754:	edd7 7a02 	vldr	s15, [r7, #8]
 800a758:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a75c:	ee16 0a90 	vmov	r0, s13
 800a760:	f7f5 feb6 	bl	80004d0 <__aeabi_f2d>
 800a764:	4603      	mov	r3, r0
 800a766:	460c      	mov	r4, r1
 800a768:	ec44 3b10 	vmov	d0, r3, r4
 800a76c:	f002 f9f0 	bl	800cb50 <sqrt>
 800a770:	ec54 3b10 	vmov	r3, r4, d0
 800a774:	4618      	mov	r0, r3
 800a776:	4621      	mov	r1, r4
 800a778:	f7f6 f9ae 	bl	8000ad8 <__aeabi_d2f>
 800a77c:	4602      	mov	r2, r0
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	601a      	str	r2, [r3, #0]
}
 800a782:	bf00      	nop
 800a784:	3724      	adds	r7, #36	; 0x24
 800a786:	46bd      	mov	sp, r7
 800a788:	bd90      	pop	{r4, r7, pc}
 800a78a:	bf00      	nop
 800a78c:	48285480 	.word	0x48285480
 800a790:	3f9ccccd 	.word	0x3f9ccccd

0800a794 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b082      	sub	sp, #8
 800a798:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a79a:	2300      	movs	r3, #0
 800a79c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a79e:	f000 f896 	bl	800a8ce <BSP_SD_IsDetected>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	2b01      	cmp	r3, #1
 800a7a6:	d001      	beq.n	800a7ac <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	e012      	b.n	800a7d2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a7ac:	480b      	ldr	r0, [pc, #44]	; (800a7dc <BSP_SD_Init+0x48>)
 800a7ae:	f7f9 f962 	bl	8003a76 <HAL_SD_Init>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a7b6:	79fb      	ldrb	r3, [r7, #7]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d109      	bne.n	800a7d0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a7bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a7c0:	4806      	ldr	r0, [pc, #24]	; (800a7dc <BSP_SD_Init+0x48>)
 800a7c2:	f7f9 ff28 	bl	8004616 <HAL_SD_ConfigWideBusOperation>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d001      	beq.n	800a7d0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a7d0:	79fb      	ldrb	r3, [r7, #7]
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3708      	adds	r7, #8
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}
 800a7da:	bf00      	nop
 800a7dc:	2000280c 	.word	0x2000280c

0800a7e0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b086      	sub	sp, #24
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	60f8      	str	r0, [r7, #12]
 800a7e8:	60b9      	str	r1, [r7, #8]
 800a7ea:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	75fb      	strb	r3, [r7, #23]
  
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	68ba      	ldr	r2, [r7, #8]
 800a7f4:	68f9      	ldr	r1, [r7, #12]
 800a7f6:	4806      	ldr	r0, [pc, #24]	; (800a810 <BSP_SD_ReadBlocks_DMA+0x30>)
 800a7f8:	f7f9 f9c4 	bl	8003b84 <HAL_SD_ReadBlocks_DMA>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d001      	beq.n	800a806 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a802:	2301      	movs	r3, #1
 800a804:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 800a806:	7dfb      	ldrb	r3, [r7, #23]
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3718      	adds	r7, #24
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}
 800a810:	2000280c 	.word	0x2000280c

0800a814 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b086      	sub	sp, #24
 800a818:	af00      	add	r7, sp, #0
 800a81a:	60f8      	str	r0, [r7, #12]
 800a81c:	60b9      	str	r1, [r7, #8]
 800a81e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a820:	2300      	movs	r3, #0
 800a822:	75fb      	strb	r3, [r7, #23]
  
  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	68ba      	ldr	r2, [r7, #8]
 800a828:	68f9      	ldr	r1, [r7, #12]
 800a82a:	4806      	ldr	r0, [pc, #24]	; (800a844 <BSP_SD_WriteBlocks_DMA+0x30>)
 800a82c:	f7f9 fa74 	bl	8003d18 <HAL_SD_WriteBlocks_DMA>
 800a830:	4603      	mov	r3, r0
 800a832:	2b00      	cmp	r3, #0
 800a834:	d001      	beq.n	800a83a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a836:	2301      	movs	r3, #1
 800a838:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 800a83a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3718      	adds	r7, #24
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}
 800a844:	2000280c 	.word	0x2000280c

0800a848 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a84c:	4805      	ldr	r0, [pc, #20]	; (800a864 <BSP_SD_GetCardState+0x1c>)
 800a84e:	f7f9 ff5e 	bl	800470e <HAL_SD_GetCardState>
 800a852:	4603      	mov	r3, r0
 800a854:	2b04      	cmp	r3, #4
 800a856:	bf14      	ite	ne
 800a858:	2301      	movne	r3, #1
 800a85a:	2300      	moveq	r3, #0
 800a85c:	b2db      	uxtb	r3, r3
}
 800a85e:	4618      	mov	r0, r3
 800a860:	bd80      	pop	{r7, pc}
 800a862:	bf00      	nop
 800a864:	2000280c 	.word	0x2000280c

0800a868 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b082      	sub	sp, #8
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a870:	6879      	ldr	r1, [r7, #4]
 800a872:	4803      	ldr	r0, [pc, #12]	; (800a880 <BSP_SD_GetCardInfo+0x18>)
 800a874:	f7f9 fea3 	bl	80045be <HAL_SD_GetCardInfo>
}
 800a878:	bf00      	nop
 800a87a:	3708      	adds	r7, #8
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd80      	pop	{r7, pc}
 800a880:	2000280c 	.word	0x2000280c

0800a884 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b082      	sub	sp, #8
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a88c:	f000 f818 	bl	800a8c0 <BSP_SD_AbortCallback>
}
 800a890:	bf00      	nop
 800a892:	3708      	adds	r7, #8
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}

0800a898 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b082      	sub	sp, #8
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a8a0:	f001 fb76 	bl	800bf90 <BSP_SD_WriteCpltCallback>
}
 800a8a4:	bf00      	nop
 800a8a6:	3708      	adds	r7, #8
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}

0800a8ac <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b082      	sub	sp, #8
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a8b4:	f001 fb78 	bl	800bfa8 <BSP_SD_ReadCpltCallback>
}
 800a8b8:	bf00      	nop
 800a8ba:	3708      	adds	r7, #8
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bd80      	pop	{r7, pc}

0800a8c0 <BSP_SD_AbortCallback>:
/**
  * @brief BSP SD Abort callback
  * @retval None
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	af00      	add	r7, sp, #0

}
 800a8c4:	bf00      	nop
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8cc:	4770      	bx	lr

0800a8ce <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 800a8ce:	b480      	push	{r7}
 800a8d0:	b083      	sub	sp, #12
 800a8d2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a8d4:	2301      	movs	r3, #1
 800a8d6:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 800a8d8:	79fb      	ldrb	r3, [r7, #7]
 800a8da:	b2db      	uxtb	r3, r3
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	370c      	adds	r7, #12
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e6:	4770      	bx	lr

0800a8e8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a8ec:	4904      	ldr	r1, [pc, #16]	; (800a900 <MX_FATFS_Init+0x18>)
 800a8ee:	4805      	ldr	r0, [pc, #20]	; (800a904 <MX_FATFS_Init+0x1c>)
 800a8f0:	f7fe ff20 	bl	8009734 <FATFS_LinkDriver>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	461a      	mov	r2, r3
 800a8f8:	4b03      	ldr	r3, [pc, #12]	; (800a908 <MX_FATFS_Init+0x20>)
 800a8fa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800a8fc:	bf00      	nop
 800a8fe:	bd80      	pop	{r7, pc}
 800a900:	200002f8 	.word	0x200002f8
 800a904:	0800ce64 	.word	0x0800ce64
 800a908:	200002f4 	.word	0x200002f4

0800a90c <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a90c:	b480      	push	{r7}
 800a90e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a910:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800a912:	4618      	mov	r0, r3
 800a914:	46bd      	mov	sp, r7
 800a916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91a:	4770      	bx	lr

0800a91c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a91c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a91e:	f5ad 5d1f 	sub.w	sp, sp, #10176	; 0x27c0
 800a922:	b083      	sub	sp, #12
 800a924:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
	FATFS fs;
	FIL file;
	UINT bw;

	uint16_t ADC_battery1=0, ADC_battery2=0;
 800a926:	2300      	movs	r3, #0
 800a928:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800a92c:	f102 0226 	add.w	r2, r2, #38	; 0x26
 800a930:	8013      	strh	r3, [r2, #0]
 800a932:	2300      	movs	r3, #0
 800a934:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800a938:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800a93c:	8013      	strh	r3, [r2, #0]
	uint32_t readPinPlug = 0;
 800a93e:	2300      	movs	r3, #0
 800a940:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800a944:	f102 0220 	add.w	r2, r2, #32
 800a948:	6013      	str	r3, [r2, #0]
	uint32_t timerPostLaunch = 0;
 800a94a:	2300      	movs	r3, #0
 800a94c:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800a950:	f102 021c 	add.w	r2, r2, #28
 800a954:	6013      	str	r3, [r2, #0]
	teststruct test = {0};
 800a956:	f507 63e6 	add.w	r3, r7, #1840	; 0x730
 800a95a:	3b38      	subs	r3, #56	; 0x38
 800a95c:	4618      	mov	r0, r3
 800a95e:	2328      	movs	r3, #40	; 0x28
 800a960:	461a      	mov	r2, r3
 800a962:	2100      	movs	r1, #0
 800a964:	f002 f8eb 	bl	800cb3e <memset>
	teststruct *pointtest = &test;
 800a968:	f507 63e6 	add.w	r3, r7, #1840	; 0x730
 800a96c:	3b38      	subs	r3, #56	; 0x38
 800a96e:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800a972:	f102 0218 	add.w	r2, r2, #24
 800a976:	6013      	str	r3, [r2, #0]
	ArrayRaw DataRawArray = {0};
 800a978:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800a97c:	3b14      	subs	r3, #20
 800a97e:	4618      	mov	r0, r3
 800a980:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 800a984:	461a      	mov	r2, r3
 800a986:	2100      	movs	r1, #0
 800a988:	f002 f8d9 	bl	800cb3e <memset>
	ArrayRaw *pointDataRawArray = &DataRawArray;
 800a98c:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800a990:	3b14      	subs	r3, #20
 800a992:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800a996:	f102 0214 	add.w	r2, r2, #20
 800a99a:	6013      	str	r3, [r2, #0]
	ArrayRaw DataRawArrayFreez = {0};
 800a99c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800a9a0:	3b30      	subs	r3, #48	; 0x30
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	2100      	movs	r1, #0
 800a9ac:	f002 f8c7 	bl	800cb3e <memset>
	ArrayRaw *pointDataRawArrayFreez = &DataRawArrayFreez;
 800a9b0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800a9b4:	3b30      	subs	r3, #48	; 0x30
 800a9b6:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800a9ba:	f102 0210 	add.w	r2, r2, #16
 800a9be:	6013      	str	r3, [r2, #0]
	ArrayConv DataConvArray = {{0.0}};
 800a9c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a9c4:	3b20      	subs	r3, #32
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	f44f 734c 	mov.w	r3, #816	; 0x330
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	2100      	movs	r1, #0
 800a9d0:	f002 f8b5 	bl	800cb3e <memset>
	ArrayRaw *pointDataConvArray = &DataConvArray;
 800a9d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a9d8:	3b20      	subs	r3, #32
 800a9da:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800a9de:	f102 020c 	add.w	r2, r2, #12
 800a9e2:	6013      	str	r3, [r2, #0]
	uint32_t epoch1 = 0;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800a9ea:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800a9ee:	6013      	str	r3, [r2, #0]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800a9f0:	f7f6 fa9a 	bl	8000f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a9f4:	f000 fa30 	bl	800ae58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a9f8:	f000 fdb6 	bl	800b568 <MX_GPIO_Init>
  MX_DMA_Init();
 800a9fc:	f000 fd3e 	bl	800b47c <MX_DMA_Init>
  MX_SPI2_Init();
 800aa00:	f000 fc0a 	bl	800b218 <MX_SPI2_Init>
  MX_SPI3_Init();
 800aa04:	f000 fc3e 	bl	800b284 <MX_SPI3_Init>
  MX_I2C1_Init();
 800aa08:	f000 fb5e 	bl	800b0c8 <MX_I2C1_Init>
  MX_ADC1_Init();
 800aa0c:	f000 fab8 	bl	800af80 <MX_ADC1_Init>
  MX_ADC2_Init();
 800aa10:	f000 fb08 	bl	800b024 <MX_ADC2_Init>
  MX_RTC_Init();
 800aa14:	f000 fb86 	bl	800b124 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 800aa18:	f000 fbde 	bl	800b1d8 <MX_SDIO_SD_Init>
  MX_TIM2_Init();
 800aa1c:	f000 fc68 	bl	800b2f0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800aa20:	f000 fcb4 	bl	800b38c <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800aa24:	f000 fd00 	bl	800b428 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 800aa28:	f7ff ff5e 	bl	800a8e8 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
   //HAL_TIM_Base_Start_IT(&htim3);																//timer for the sampling
   err_msg |= sensorsInitialization(&Bmp2, &Bmp3);												//Initialization of sensors (IMU,BMP,MAG)
 800aa2c:	49bd      	ldr	r1, [pc, #756]	; (800ad24 <main+0x408>)
 800aa2e:	48be      	ldr	r0, [pc, #760]	; (800ad28 <main+0x40c>)
 800aa30:	f000 ff04 	bl	800b83c <sensorsInitialization>
 800aa34:	4602      	mov	r2, r0
 800aa36:	4bbd      	ldr	r3, [pc, #756]	; (800ad2c <main+0x410>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	4abb      	ldr	r2, [pc, #748]	; (800ad2c <main+0x410>)
 800aa3e:	6013      	str	r3, [r2, #0]
   //if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADC_battery1, 1) != HAL_OK){err_msg |= ERR_INIT_ADC1;}		//Initialization ADC1 (reading voltage Vbat1)
   //if(HAL_ADC_Start_DMA(&hadc2, (uint32_t*) &ADC_battery2, 1) != HAL_OK){err_msg |= ERR_INIT_ADC2;}		//Initialization ADC2 (reading voltage Vbat2)
   SD_cardMountInit(&fs, &file); 																//SD card initialization
 800aa40:	f507 62e6 	add.w	r2, r7, #1840	; 0x730
 800aa44:	3a0c      	subs	r2, #12
 800aa46:	f507 53bb 	add.w	r3, r7, #5984	; 0x1760
 800aa4a:	f103 0310 	add.w	r3, r3, #16
 800aa4e:	3b1c      	subs	r3, #28
 800aa50:	4611      	mov	r1, r2
 800aa52:	4618      	mov	r0, r3
 800aa54:	f000 fec0 	bl	800b7d8 <SD_cardMountInit>

   if(err_msg==0){HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin, GPIO_PIN_SET);}
 800aa58:	4bb4      	ldr	r3, [pc, #720]	; (800ad2c <main+0x410>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d104      	bne.n	800aa6a <main+0x14e>
 800aa60:	2201      	movs	r2, #1
 800aa62:	2108      	movs	r1, #8
 800aa64:	48b2      	ldr	r0, [pc, #712]	; (800ad30 <main+0x414>)
 800aa66:	f7f7 fbd1 	bl	800220c <HAL_GPIO_WritePin>
   epoch1 = 0;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800aa70:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800aa74:	6013      	str	r3, [r2, #0]
			   HAL_Delay(10);
	   }
   }
   */
   //clearFIFO(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);		//clear the FIFO of the IMU
   clearFIFO(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2); 	//clear the FIFO of the IMU
 800aa76:	4aaf      	ldr	r2, [pc, #700]	; (800ad34 <main+0x418>)
 800aa78:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800aa7c:	48ae      	ldr	r0, [pc, #696]	; (800ad38 <main+0x41c>)
 800aa7e:	f7ff fb05 	bl	800a08c <clearFIFO>
   HAL_Delay(10);										//Wait that the fifo are cleared before arming and starting sampling
 800aa82:	200a      	movs	r0, #10
 800aa84:	f7f6 fac2 	bl	800100c <HAL_Delay>
   arm = 1;
 800aa88:	4bac      	ldr	r3, [pc, #688]	; (800ad3c <main+0x420>)
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	601a      	str	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //while(sample == 0); 												//Wait till new sample time (change by interrupt)
	  HAL_Delay(100);
 800aa8e:	2064      	movs	r0, #100	; 0x64
 800aa90:	f7f6 fabc 	bl	800100c <HAL_Delay>
	  //htim3.Instance->CNT = 0;										//put back the CNT from timer3 (for sampling) to zero
	  HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_SET);
 800aa94:	2201      	movs	r2, #1
 800aa96:	2180      	movs	r1, #128	; 0x80
 800aa98:	48a7      	ldr	r0, [pc, #668]	; (800ad38 <main+0x41c>)
 800aa9a:	f7f7 fbb7 	bl	800220c <HAL_GPIO_WritePin>
	  sample = 0;
 800aa9e:	4ba8      	ldr	r3, [pc, #672]	; (800ad40 <main+0x424>)
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	601a      	str	r2, [r3, #0]
	  epoch1++;
 800aaa4:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800aaa8:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	3301      	adds	r3, #1
 800aab0:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800aab4:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800aab8:	6013      	str	r3, [r2, #0]
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); 					//sTime.Hours .Minutes .Seconds .SubSeconds (up to 255).
 800aaba:	2200      	movs	r2, #0
 800aabc:	49a1      	ldr	r1, [pc, #644]	; (800ad44 <main+0x428>)
 800aabe:	48a2      	ldr	r0, [pc, #648]	; (800ad48 <main+0x42c>)
 800aac0:	f7f8 fe44 	bl	800374c <HAL_RTC_GetTime>
	  timerPostLaunch = __HAL_TIM_GET_COUNTER(&htim2);					//Check time (counter) post launch
 800aac4:	4ba1      	ldr	r3, [pc, #644]	; (800ad4c <main+0x430>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaca:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800aace:	f102 021c 	add.w	r2, r2, #28
 800aad2:	6013      	str	r3, [r2, #0]

	  //readIMU((uint8_t*) pointDataRawArray->IMU3, WATERMARK_IMU3, NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);
	  readIMU((uint8_t*) pointDataRawArray->IMU2, WATERMARK_IMU2, NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2);
 800aad4:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800aad8:	f103 0314 	add.w	r3, r3, #20
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800aae2:	4b94      	ldr	r3, [pc, #592]	; (800ad34 <main+0x418>)
 800aae4:	9300      	str	r3, [sp, #0]
 800aae6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800aaea:	4a93      	ldr	r2, [pc, #588]	; (800ad38 <main+0x41c>)
 800aaec:	2170      	movs	r1, #112	; 0x70
 800aaee:	f7ff fb5b 	bl	800a1a8 <readIMU>

	  DataRawArray.RTC_field[0] = sTime.Hours;								//Put RTC in the frame
 800aaf2:	4b94      	ldr	r3, [pc, #592]	; (800ad44 <main+0x428>)
 800aaf4:	781a      	ldrb	r2, [r3, #0]
 800aaf6:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800aafa:	3b14      	subs	r3, #20
 800aafc:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
	  DataRawArray.RTC_field[1] = sTime.Minutes;
 800ab00:	4b90      	ldr	r3, [pc, #576]	; (800ad44 <main+0x428>)
 800ab02:	785a      	ldrb	r2, [r3, #1]
 800ab04:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800ab08:	3b14      	subs	r3, #20
 800ab0a:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
	  DataRawArray.RTC_field[2] = sTime.Seconds;
 800ab0e:	4b8d      	ldr	r3, [pc, #564]	; (800ad44 <main+0x428>)
 800ab10:	789a      	ldrb	r2, [r3, #2]
 800ab12:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800ab16:	3b14      	subs	r3, #20
 800ab18:	f883 211e 	strb.w	r2, [r3, #286]	; 0x11e
	  DataRawArray.RTC_field[3] = (uint8_t) sTime.SubSeconds;
 800ab1c:	4b89      	ldr	r3, [pc, #548]	; (800ad44 <main+0x428>)
 800ab1e:	685b      	ldr	r3, [r3, #4]
 800ab20:	b2da      	uxtb	r2, r3
 800ab22:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800ab26:	3b14      	subs	r3, #20
 800ab28:	f883 211f 	strb.w	r2, [r3, #287]	; 0x11f
	  DataRawArray.Timer = timerPostLaunch;
 800ab2c:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800ab30:	3b14      	subs	r3, #20
 800ab32:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800ab36:	f102 021c 	add.w	r2, r2, #28
 800ab3a:	6812      	ldr	r2, [r2, #0]
 800ab3c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	  convertSensors((ArrayConv*)pointDataConvArray, (ArrayRaw*)pointDataRawArrayFreez);	//Convert the Data if needed (IMU-BMP-MAG-PITOT)
 800ab40:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800ab44:	f103 0310 	add.w	r3, r3, #16
 800ab48:	6819      	ldr	r1, [r3, #0]
 800ab4a:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800ab4e:	f103 030c 	add.w	r3, r3, #12
 800ab52:	6818      	ldr	r0, [r3, #0]
 800ab54:	f000 fec8 	bl	800b8e8 <convertSensors>
	  //Process GPS raw data to float

	  if(epoch1 == 5){
 800ab58:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800ab5c:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	2b05      	cmp	r3, #5
 800ab64:	d106      	bne.n	800ab74 <main+0x258>
		  DataRawArray.FrameNumber = 2;
 800ab66:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800ab6a:	3b14      	subs	r3, #20
 800ab6c:	2202      	movs	r2, #2
 800ab6e:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 800ab72:	e00c      	b.n	800ab8e <main+0x272>
		  //while(hspi2.State != HAL_SPI_STATE_READY){err_msg |= WAIT_IMU2_FINISH_BEFORE_GPS;}
		  //READ GPS DMA			----- ADD THIS -----
	  }
	  else{DataRawArray.FrameNumber = 1;}
 800ab74:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800ab78:	3b14      	subs	r3, #20
 800ab7a:	2201      	movs	r2, #1
 800ab7c:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
	  //HAL_ADC_Start(&hadc1);										//Read battery voltage1
	  //HAL_ADC_Start(&hadc2);										//Read battery voltage2

	  //readPITOT((uint8_t*) pointDataRawArray->PITOT, &hi2c1);

	  while(hspi3.State != HAL_SPI_STATE_READY){err_msg |= WAIT_IMU3_FINISH;}
 800ab80:	e005      	b.n	800ab8e <main+0x272>
 800ab82:	4b6a      	ldr	r3, [pc, #424]	; (800ad2c <main+0x410>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ab8a:	4a68      	ldr	r2, [pc, #416]	; (800ad2c <main+0x410>)
 800ab8c:	6013      	str	r3, [r2, #0]
 800ab8e:	4b70      	ldr	r3, [pc, #448]	; (800ad50 <main+0x434>)
 800ab90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ab94:	b2db      	uxtb	r3, r3
 800ab96:	2b01      	cmp	r3, #1
 800ab98:	d1f3      	bne.n	800ab82 <main+0x266>
	  readBMPCal((int32_t*) pointDataRawArray->BMP3, Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800ab9a:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800ab9e:	f103 0314 	add.w	r3, r3, #20
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f503 75d0 	add.w	r5, r3, #416	; 0x1a0
 800aba8:	4b5e      	ldr	r3, [pc, #376]	; (800ad24 <main+0x408>)
 800abaa:	4a69      	ldr	r2, [pc, #420]	; (800ad50 <main+0x434>)
 800abac:	9205      	str	r2, [sp, #20]
 800abae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800abb2:	9204      	str	r2, [sp, #16]
 800abb4:	4a5e      	ldr	r2, [pc, #376]	; (800ad30 <main+0x414>)
 800abb6:	9203      	str	r2, [sp, #12]
 800abb8:	681a      	ldr	r2, [r3, #0]
 800abba:	f04f 0c00 	mov.w	ip, #0
 800abbe:	4694      	mov	ip, r2
 800abc0:	685a      	ldr	r2, [r3, #4]
 800abc2:	f04f 0e00 	mov.w	lr, #0
 800abc6:	4696      	mov	lr, r2
 800abc8:	689a      	ldr	r2, [r3, #8]
 800abca:	2600      	movs	r6, #0
 800abcc:	4616      	mov	r6, r2
 800abce:	466c      	mov	r4, sp
 800abd0:	330c      	adds	r3, #12
 800abd2:	6818      	ldr	r0, [r3, #0]
 800abd4:	6859      	ldr	r1, [r3, #4]
 800abd6:	689a      	ldr	r2, [r3, #8]
 800abd8:	c407      	stmia	r4!, {r0, r1, r2}
 800abda:	4661      	mov	r1, ip
 800abdc:	4672      	mov	r2, lr
 800abde:	4633      	mov	r3, r6
 800abe0:	4628      	mov	r0, r5
 800abe2:	f7ff f931 	bl	8009e48 <readBMPCal>
	  while(hspi2.State != HAL_SPI_STATE_READY){err_msg |= WAIT_GPS_FINISH};
 800abe6:	e005      	b.n	800abf4 <main+0x2d8>
 800abe8:	4b50      	ldr	r3, [pc, #320]	; (800ad2c <main+0x410>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800abf0:	4a4e      	ldr	r2, [pc, #312]	; (800ad2c <main+0x410>)
 800abf2:	6013      	str	r3, [r2, #0]
 800abf4:	4b4f      	ldr	r3, [pc, #316]	; (800ad34 <main+0x418>)
 800abf6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800abfa:	b2db      	uxtb	r3, r3
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	d1f3      	bne.n	800abe8 <main+0x2cc>
	  readBMPCal((int32_t*) pointDataRawArray->BMP2, Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800ac00:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800ac04:	f103 0314 	add.w	r3, r3, #20
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f503 75cc 	add.w	r5, r3, #408	; 0x198
 800ac0e:	4b46      	ldr	r3, [pc, #280]	; (800ad28 <main+0x40c>)
 800ac10:	4a48      	ldr	r2, [pc, #288]	; (800ad34 <main+0x418>)
 800ac12:	9205      	str	r2, [sp, #20]
 800ac14:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ac18:	9204      	str	r2, [sp, #16]
 800ac1a:	4a47      	ldr	r2, [pc, #284]	; (800ad38 <main+0x41c>)
 800ac1c:	9203      	str	r2, [sp, #12]
 800ac1e:	681a      	ldr	r2, [r3, #0]
 800ac20:	f04f 0c00 	mov.w	ip, #0
 800ac24:	4694      	mov	ip, r2
 800ac26:	685a      	ldr	r2, [r3, #4]
 800ac28:	f04f 0e00 	mov.w	lr, #0
 800ac2c:	4696      	mov	lr, r2
 800ac2e:	689a      	ldr	r2, [r3, #8]
 800ac30:	2600      	movs	r6, #0
 800ac32:	4616      	mov	r6, r2
 800ac34:	466c      	mov	r4, sp
 800ac36:	330c      	adds	r3, #12
 800ac38:	6818      	ldr	r0, [r3, #0]
 800ac3a:	6859      	ldr	r1, [r3, #4]
 800ac3c:	689a      	ldr	r2, [r3, #8]
 800ac3e:	c407      	stmia	r4!, {r0, r1, r2}
 800ac40:	4661      	mov	r1, ip
 800ac42:	4672      	mov	r2, lr
 800ac44:	4633      	mov	r3, r6
 800ac46:	4628      	mov	r0, r5
 800ac48:	f7ff f8fe 	bl	8009e48 <readBMPCal>
	  readMAG((uint8_t*) pointDataRawArray->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
 800ac4c:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800ac50:	f103 0314 	add.w	r3, r3, #20
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f503 70d4 	add.w	r0, r3, #424	; 0x1a8
 800ac5a:	4b36      	ldr	r3, [pc, #216]	; (800ad34 <main+0x418>)
 800ac5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ac60:	4935      	ldr	r1, [pc, #212]	; (800ad38 <main+0x41c>)
 800ac62:	f7ff fcba 	bl	800a5da <readMAG>
	  //while(hdma_adc1.State != HAL_DMA_STATE_READY){err_msg |= WAIT_ADC1_TO_FINISH};
	  //while(hdma_adc2.State != HAL_DMA_STATE_READY){err_msg |= WAIT_ADC2_TO_FINISH};

	  HAL_Delay(10);
 800ac66:	200a      	movs	r0, #10
 800ac68:	f7f6 f9d0 	bl	800100c <HAL_Delay>
	  DataRawArray.Battery1 = ADC_battery1;
 800ac6c:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800ac70:	3b14      	subs	r3, #20
 800ac72:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800ac76:	f102 0226 	add.w	r2, r2, #38	; 0x26
 800ac7a:	8812      	ldrh	r2, [r2, #0]
 800ac7c:	f8a3 2124 	strh.w	r2, [r3, #292]	; 0x124
	  DataRawArray.Battery2 = ADC_battery2;
 800ac80:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800ac84:	3b14      	subs	r3, #20
 800ac86:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800ac8a:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800ac8e:	8812      	ldrh	r2, [r2, #0]
 800ac90:	f8a3 2126 	strh.w	r2, [r3, #294]	; 0x126
	  DataRawArray.Err_msg = (uint16_t) err_msg;
 800ac94:	4b25      	ldr	r3, [pc, #148]	; (800ad2c <main+0x410>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	b29a      	uxth	r2, r3
 800ac9a:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800ac9e:	3b14      	subs	r3, #20
 800aca0:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
	  err_msg &= RESET_ERR_MSG;
 800aca4:	4b21      	ldr	r3, [pc, #132]	; (800ad2c <main+0x410>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	b2db      	uxtb	r3, r3
 800acaa:	4a20      	ldr	r2, [pc, #128]	; (800ad2c <main+0x410>)
 800acac:	6013      	str	r3, [r2, #0]
	  DataRawArray.Endline2[0] = '\r';
 800acae:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800acb2:	3b14      	subs	r3, #20
 800acb4:	220d      	movs	r2, #13
 800acb6:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
	  DataRawArray.Endline2[1] = '\n';
 800acba:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800acbe:	3b14      	subs	r3, #20
 800acc0:	220a      	movs	r2, #10
 800acc2:	f883 21db 	strb.w	r2, [r3, #475]	; 0x1db
	  DataRawArray.IMU3[0] = 'b';
 800acc6:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800acca:	3b14      	subs	r3, #20
 800accc:	2262      	movs	r2, #98	; 0x62
 800acce:	701a      	strb	r2, [r3, #0]
	  DataRawArrayFreez = DataRawArray;
 800acd0:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800acd4:	3a30      	subs	r2, #48	; 0x30
 800acd6:	f507 63a6 	add.w	r3, r7, #1328	; 0x530
 800acda:	3b14      	subs	r3, #20
 800acdc:	4610      	mov	r0, r2
 800acde:	4619      	mov	r1, r3
 800ace0:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 800ace4:	461a      	mov	r2, r3
 800ace6:	f001 ff1f 	bl	800cb28 <memcpy>
	  memset(pointDataRawArray, 0, sizeof(DataRawArray));
 800acea:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 800acee:	2100      	movs	r1, #0
 800acf0:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800acf4:	f103 0314 	add.w	r3, r3, #20
 800acf8:	6818      	ldr	r0, [r3, #0]
 800acfa:	f001 ff20 	bl	800cb3e <memset>
	  HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_RESET);
 800acfe:	2200      	movs	r2, #0
 800ad00:	2180      	movs	r1, #128	; 0x80
 800ad02:	480d      	ldr	r0, [pc, #52]	; (800ad38 <main+0x41c>)
 800ad04:	f7f7 fa82 	bl	800220c <HAL_GPIO_WritePin>

	  //WRITE SD CARD DMA			----- ADD THIS -----
	  FRESULT r;
	  char buffer1[10]={'a','b','c','d','e','f','g','h','\r','\n'};
 800ad08:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ad0c:	3b2c      	subs	r3, #44	; 0x2c
 800ad0e:	4a11      	ldr	r2, [pc, #68]	; (800ad54 <main+0x438>)
 800ad10:	ca07      	ldmia	r2, {r0, r1, r2}
 800ad12:	c303      	stmia	r3!, {r0, r1}
 800ad14:	801a      	strh	r2, [r3, #0]
	  for(uint32_t i=0;i<10;i++){
 800ad16:	2300      	movs	r3, #0
 800ad18:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800ad1c:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800ad20:	6013      	str	r3, [r2, #0]
 800ad22:	e039      	b.n	800ad98 <main+0x47c>
 800ad24:	20002478 	.word	0x20002478
 800ad28:	20002910 	.word	0x20002910
 800ad2c:	200000e4 	.word	0x200000e4
 800ad30:	40020800 	.word	0x40020800
 800ad34:	20002420 	.word	0x20002420
 800ad38:	40020000 	.word	0x40020000
 800ad3c:	200000d8 	.word	0x200000d8
 800ad40:	200000e0 	.word	0x200000e0
 800ad44:	200000c4 	.word	0x200000c4
 800ad48:	2000278c 	.word	0x2000278c
 800ad4c:	200028d0 	.word	0x200028d0
 800ad50:	200025cc 	.word	0x200025cc
 800ad54:	0800cdc4 	.word	0x0800cdc4
		  test.buffer[i] = (uint32_t)buffer1[i];
 800ad58:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ad5c:	3b2c      	subs	r3, #44	; 0x2c
 800ad5e:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800ad62:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800ad66:	6812      	ldr	r2, [r2, #0]
 800ad68:	4413      	add	r3, r2
 800ad6a:	781b      	ldrb	r3, [r3, #0]
 800ad6c:	4619      	mov	r1, r3
 800ad6e:	f507 63e6 	add.w	r3, r7, #1840	; 0x730
 800ad72:	3b38      	subs	r3, #56	; 0x38
 800ad74:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800ad78:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800ad7c:	6812      	ldr	r2, [r2, #0]
 800ad7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	  for(uint32_t i=0;i<10;i++){
 800ad82:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800ad86:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	3301      	adds	r3, #1
 800ad8e:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800ad92:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800ad96:	6013      	str	r3, [r2, #0]
 800ad98:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800ad9c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	2b09      	cmp	r3, #9
 800ada4:	d9d8      	bls.n	800ad58 <main+0x43c>
	  }
	  //test.buffer = {'a','b','c','d','e','f','g','h','\r','\n'};
	  if(epoch1 == 5){
 800ada6:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800adaa:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	2b05      	cmp	r3, #5
 800adb2:	d12a      	bne.n	800ae0a <main+0x4ee>
		  epoch1 = 0;
 800adb4:	2300      	movs	r3, #0
 800adb6:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800adba:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800adbe:	6013      	str	r3, [r2, #0]
		  r = f_sync(&file);
 800adc0:	f507 63e6 	add.w	r3, r7, #1840	; 0x730
 800adc4:	3b0c      	subs	r3, #12
 800adc6:	4618      	mov	r0, r3
 800adc8:	f7fe fbea 	bl	80095a0 <f_sync>
 800adcc:	4603      	mov	r3, r0
 800adce:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800add2:	f102 020b 	add.w	r2, r2, #11
 800add6:	7013      	strb	r3, [r2, #0]
		  HAL_Delay(10);
 800add8:	200a      	movs	r0, #10
 800adda:	f7f6 f917 	bl	800100c <HAL_Delay>
		  //r = f_write(&file, (uint8_t*) pointtest->buffer, 40, &bw);
		  r = f_write(&file, (uint8_t*) pointDataRawArrayFreez->IMU3, sizeof(DataRawArrayFreez), &bw);
 800adde:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800ade2:	f103 0310 	add.w	r3, r3, #16
 800ade6:	6819      	ldr	r1, [r3, #0]
 800ade8:	f507 63e6 	add.w	r3, r7, #1840	; 0x730
 800adec:	3b10      	subs	r3, #16
 800adee:	f507 60e6 	add.w	r0, r7, #1840	; 0x730
 800adf2:	380c      	subs	r0, #12
 800adf4:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 800adf8:	f7fe fa3e 	bl	8009278 <f_write>
 800adfc:	4603      	mov	r3, r0
 800adfe:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800ae02:	f102 020b 	add.w	r2, r2, #11
 800ae06:	7013      	strb	r3, [r2, #0]
 800ae08:	e023      	b.n	800ae52 <main+0x536>
		  //r = f_write(&file, (uint8_t*) &buffer, 10, &bw);
	  }
	  else{
		  //r = f_write(&file, (uint8_t*) pointtest->buffer, 40, &bw);
		  r = f_write(&file, (uint8_t*) pointDataRawArrayFreez->IMU3, sizeof(DataRawArrayFreez), &bw);
 800ae0a:	f507 531e 	add.w	r3, r7, #10112	; 0x2780
 800ae0e:	f103 0310 	add.w	r3, r3, #16
 800ae12:	6819      	ldr	r1, [r3, #0]
 800ae14:	f507 63e6 	add.w	r3, r7, #1840	; 0x730
 800ae18:	3b10      	subs	r3, #16
 800ae1a:	f507 60e6 	add.w	r0, r7, #1840	; 0x730
 800ae1e:	380c      	subs	r0, #12
 800ae20:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 800ae24:	f7fe fa28 	bl	8009278 <f_write>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800ae2e:	f102 020b 	add.w	r2, r2, #11
 800ae32:	7013      	strb	r3, [r2, #0]
		  HAL_Delay(10);
 800ae34:	200a      	movs	r0, #10
 800ae36:	f7f6 f8e9 	bl	800100c <HAL_Delay>
		  r = f_sync(&file);
 800ae3a:	f507 63e6 	add.w	r3, r7, #1840	; 0x730
 800ae3e:	3b0c      	subs	r3, #12
 800ae40:	4618      	mov	r0, r3
 800ae42:	f7fe fbad 	bl	80095a0 <f_sync>
 800ae46:	4603      	mov	r3, r0
 800ae48:	f507 521e 	add.w	r2, r7, #10112	; 0x2780
 800ae4c:	f102 020b 	add.w	r2, r2, #11
 800ae50:	7013      	strb	r3, [r2, #0]
		  //r = f_write(&file, (uint8_t*) &buffer, 10, &bw);
	  }
	  __NOP();
 800ae52:	bf00      	nop
  {
 800ae54:	e61b      	b.n	800aa8e <main+0x172>
 800ae56:	bf00      	nop

0800ae58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b0ac      	sub	sp, #176	; 0xb0
 800ae5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800ae5e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800ae62:	2234      	movs	r2, #52	; 0x34
 800ae64:	2100      	movs	r1, #0
 800ae66:	4618      	mov	r0, r3
 800ae68:	f001 fe69 	bl	800cb3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800ae6c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800ae70:	2200      	movs	r2, #0
 800ae72:	601a      	str	r2, [r3, #0]
 800ae74:	605a      	str	r2, [r3, #4]
 800ae76:	609a      	str	r2, [r3, #8]
 800ae78:	60da      	str	r2, [r3, #12]
 800ae7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800ae7c:	f107 030c 	add.w	r3, r7, #12
 800ae80:	225c      	movs	r2, #92	; 0x5c
 800ae82:	2100      	movs	r1, #0
 800ae84:	4618      	mov	r0, r3
 800ae86:	f001 fe5a 	bl	800cb3e <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	60bb      	str	r3, [r7, #8]
 800ae8e:	4a3a      	ldr	r2, [pc, #232]	; (800af78 <SystemClock_Config+0x120>)
 800ae90:	4b39      	ldr	r3, [pc, #228]	; (800af78 <SystemClock_Config+0x120>)
 800ae92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae98:	6413      	str	r3, [r2, #64]	; 0x40
 800ae9a:	4b37      	ldr	r3, [pc, #220]	; (800af78 <SystemClock_Config+0x120>)
 800ae9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aea2:	60bb      	str	r3, [r7, #8]
 800aea4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800aea6:	2300      	movs	r3, #0
 800aea8:	607b      	str	r3, [r7, #4]
 800aeaa:	4a34      	ldr	r2, [pc, #208]	; (800af7c <SystemClock_Config+0x124>)
 800aeac:	4b33      	ldr	r3, [pc, #204]	; (800af7c <SystemClock_Config+0x124>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800aeb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800aeb8:	6013      	str	r3, [r2, #0]
 800aeba:	4b30      	ldr	r3, [pc, #192]	; (800af7c <SystemClock_Config+0x124>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800aec2:	607b      	str	r3, [r7, #4]
 800aec4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800aec6:	2306      	movs	r3, #6
 800aec8:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 800aeca:	2305      	movs	r3, #5
 800aecc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800aed0:	2301      	movs	r3, #1
 800aed2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800aed6:	2310      	movs	r3, #16
 800aed8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800aedc:	2302      	movs	r3, #2
 800aede:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800aee2:	2300      	movs	r3, #0
 800aee4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 8;
 800aee8:	2308      	movs	r3, #8
 800aeea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 100;
 800aeee:	2364      	movs	r3, #100	; 0x64
 800aef0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800aef4:	2302      	movs	r3, #2
 800aef6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800aefa:	2308      	movs	r3, #8
 800aefc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 800af00:	2302      	movs	r3, #2
 800af02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800af06:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800af0a:	4618      	mov	r0, r3
 800af0c:	f7f8 f876 	bl	8002ffc <HAL_RCC_OscConfig>
 800af10:	4603      	mov	r3, r0
 800af12:	2b00      	cmp	r3, #0
 800af14:	d001      	beq.n	800af1a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800af16:	f000 fd8b 	bl	800ba30 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800af1a:	230f      	movs	r3, #15
 800af1c:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800af1e:	2302      	movs	r3, #2
 800af20:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800af22:	2300      	movs	r3, #0
 800af24:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800af26:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800af2a:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800af2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800af30:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800af32:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800af36:	2103      	movs	r1, #3
 800af38:	4618      	mov	r0, r3
 800af3a:	f7f7 facd 	bl	80024d8 <HAL_RCC_ClockConfig>
 800af3e:	4603      	mov	r3, r0
 800af40:	2b00      	cmp	r3, #0
 800af42:	d001      	beq.n	800af48 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 800af44:	f000 fd74 	bl	800ba30 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 800af48:	f44f 7348 	mov.w	r3, #800	; 0x320
 800af4c:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800af4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af52:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800af54:	2300      	movs	r3, #0
 800af56:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 800af58:	2300      	movs	r3, #0
 800af5a:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800af5c:	f107 030c 	add.w	r3, r7, #12
 800af60:	4618      	mov	r0, r3
 800af62:	f7f7 fbcf 	bl	8002704 <HAL_RCCEx_PeriphCLKConfig>
 800af66:	4603      	mov	r3, r0
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d001      	beq.n	800af70 <SystemClock_Config+0x118>
  {
    Error_Handler();
 800af6c:	f000 fd60 	bl	800ba30 <Error_Handler>
  }
}
 800af70:	bf00      	nop
 800af72:	37b0      	adds	r7, #176	; 0xb0
 800af74:	46bd      	mov	sp, r7
 800af76:	bd80      	pop	{r7, pc}
 800af78:	40023800 	.word	0x40023800
 800af7c:	40007000 	.word	0x40007000

0800af80 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b084      	sub	sp, #16
 800af84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800af86:	463b      	mov	r3, r7
 800af88:	2200      	movs	r2, #0
 800af8a:	601a      	str	r2, [r3, #0]
 800af8c:	605a      	str	r2, [r3, #4]
 800af8e:	609a      	str	r2, [r3, #8]
 800af90:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800af92:	4b21      	ldr	r3, [pc, #132]	; (800b018 <MX_ADC1_Init+0x98>)
 800af94:	4a21      	ldr	r2, [pc, #132]	; (800b01c <MX_ADC1_Init+0x9c>)
 800af96:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800af98:	4b1f      	ldr	r3, [pc, #124]	; (800b018 <MX_ADC1_Init+0x98>)
 800af9a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800af9e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800afa0:	4b1d      	ldr	r3, [pc, #116]	; (800b018 <MX_ADC1_Init+0x98>)
 800afa2:	2200      	movs	r2, #0
 800afa4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800afa6:	4b1c      	ldr	r3, [pc, #112]	; (800b018 <MX_ADC1_Init+0x98>)
 800afa8:	2200      	movs	r2, #0
 800afaa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800afac:	4b1a      	ldr	r3, [pc, #104]	; (800b018 <MX_ADC1_Init+0x98>)
 800afae:	2200      	movs	r2, #0
 800afb0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800afb2:	4b19      	ldr	r3, [pc, #100]	; (800b018 <MX_ADC1_Init+0x98>)
 800afb4:	2200      	movs	r2, #0
 800afb6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800afba:	4b17      	ldr	r3, [pc, #92]	; (800b018 <MX_ADC1_Init+0x98>)
 800afbc:	2200      	movs	r2, #0
 800afbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800afc0:	4b15      	ldr	r3, [pc, #84]	; (800b018 <MX_ADC1_Init+0x98>)
 800afc2:	4a17      	ldr	r2, [pc, #92]	; (800b020 <MX_ADC1_Init+0xa0>)
 800afc4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800afc6:	4b14      	ldr	r3, [pc, #80]	; (800b018 <MX_ADC1_Init+0x98>)
 800afc8:	2200      	movs	r2, #0
 800afca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800afcc:	4b12      	ldr	r3, [pc, #72]	; (800b018 <MX_ADC1_Init+0x98>)
 800afce:	2201      	movs	r2, #1
 800afd0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800afd2:	4b11      	ldr	r3, [pc, #68]	; (800b018 <MX_ADC1_Init+0x98>)
 800afd4:	2200      	movs	r2, #0
 800afd6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800afda:	4b0f      	ldr	r3, [pc, #60]	; (800b018 <MX_ADC1_Init+0x98>)
 800afdc:	2201      	movs	r2, #1
 800afde:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800afe0:	480d      	ldr	r0, [pc, #52]	; (800b018 <MX_ADC1_Init+0x98>)
 800afe2:	f7f6 f835 	bl	8001050 <HAL_ADC_Init>
 800afe6:	4603      	mov	r3, r0
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d001      	beq.n	800aff0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800afec:	f000 fd20 	bl	800ba30 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800aff0:	2309      	movs	r3, #9
 800aff2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800aff4:	2301      	movs	r3, #1
 800aff6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800aff8:	2301      	movs	r3, #1
 800affa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800affc:	463b      	mov	r3, r7
 800affe:	4619      	mov	r1, r3
 800b000:	4805      	ldr	r0, [pc, #20]	; (800b018 <MX_ADC1_Init+0x98>)
 800b002:	f7f6 f869 	bl	80010d8 <HAL_ADC_ConfigChannel>
 800b006:	4603      	mov	r3, r0
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d001      	beq.n	800b010 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800b00c:	f000 fd10 	bl	800ba30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  //hadc1.Init.DMAContinuousRequests = ENABLE;
  /* USER CODE END ADC1_Init 2 */

}
 800b010:	bf00      	nop
 800b012:	3710      	adds	r7, #16
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}
 800b018:	200026e4 	.word	0x200026e4
 800b01c:	40012000 	.word	0x40012000
 800b020:	0f000001 	.word	0x0f000001

0800b024 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b084      	sub	sp, #16
 800b028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800b02a:	463b      	mov	r3, r7
 800b02c:	2200      	movs	r2, #0
 800b02e:	601a      	str	r2, [r3, #0]
 800b030:	605a      	str	r2, [r3, #4]
 800b032:	609a      	str	r2, [r3, #8]
 800b034:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 800b036:	4b21      	ldr	r3, [pc, #132]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b038:	4a21      	ldr	r2, [pc, #132]	; (800b0c0 <MX_ADC2_Init+0x9c>)
 800b03a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800b03c:	4b1f      	ldr	r3, [pc, #124]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b03e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800b042:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800b044:	4b1d      	ldr	r3, [pc, #116]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b046:	2200      	movs	r2, #0
 800b048:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800b04a:	4b1c      	ldr	r3, [pc, #112]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b04c:	2200      	movs	r2, #0
 800b04e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800b050:	4b1a      	ldr	r3, [pc, #104]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b052:	2200      	movs	r2, #0
 800b054:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b056:	4b19      	ldr	r3, [pc, #100]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b058:	2200      	movs	r2, #0
 800b05a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b05e:	4b17      	ldr	r3, [pc, #92]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b060:	2200      	movs	r2, #0
 800b062:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b064:	4b15      	ldr	r3, [pc, #84]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b066:	4a17      	ldr	r2, [pc, #92]	; (800b0c4 <MX_ADC2_Init+0xa0>)
 800b068:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b06a:	4b14      	ldr	r3, [pc, #80]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b06c:	2200      	movs	r2, #0
 800b06e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800b070:	4b12      	ldr	r3, [pc, #72]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b072:	2201      	movs	r2, #1
 800b074:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800b076:	4b11      	ldr	r3, [pc, #68]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b078:	2200      	movs	r2, #0
 800b07a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800b07e:	4b0f      	ldr	r3, [pc, #60]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b080:	2201      	movs	r2, #1
 800b082:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800b084:	480d      	ldr	r0, [pc, #52]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b086:	f7f5 ffe3 	bl	8001050 <HAL_ADC_Init>
 800b08a:	4603      	mov	r3, r0
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d001      	beq.n	800b094 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800b090:	f000 fcce 	bl	800ba30 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800b094:	2308      	movs	r3, #8
 800b096:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800b098:	2301      	movs	r3, #1
 800b09a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800b09c:	2301      	movs	r3, #1
 800b09e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800b0a0:	463b      	mov	r3, r7
 800b0a2:	4619      	mov	r1, r3
 800b0a4:	4805      	ldr	r0, [pc, #20]	; (800b0bc <MX_ADC2_Init+0x98>)
 800b0a6:	f7f6 f817 	bl	80010d8 <HAL_ADC_ConfigChannel>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d001      	beq.n	800b0b4 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800b0b0:	f000 fcbe 	bl	800ba30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800b0b4:	bf00      	nop
 800b0b6:	3710      	adds	r7, #16
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}
 800b0bc:	20002490 	.word	0x20002490
 800b0c0:	40012100 	.word	0x40012100
 800b0c4:	0f000001 	.word	0x0f000001

0800b0c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800b0cc:	4b12      	ldr	r3, [pc, #72]	; (800b118 <MX_I2C1_Init+0x50>)
 800b0ce:	4a13      	ldr	r2, [pc, #76]	; (800b11c <MX_I2C1_Init+0x54>)
 800b0d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800b0d2:	4b11      	ldr	r3, [pc, #68]	; (800b118 <MX_I2C1_Init+0x50>)
 800b0d4:	4a12      	ldr	r2, [pc, #72]	; (800b120 <MX_I2C1_Init+0x58>)
 800b0d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800b0d8:	4b0f      	ldr	r3, [pc, #60]	; (800b118 <MX_I2C1_Init+0x50>)
 800b0da:	2200      	movs	r2, #0
 800b0dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800b0de:	4b0e      	ldr	r3, [pc, #56]	; (800b118 <MX_I2C1_Init+0x50>)
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b0e4:	4b0c      	ldr	r3, [pc, #48]	; (800b118 <MX_I2C1_Init+0x50>)
 800b0e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b0ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b0ec:	4b0a      	ldr	r3, [pc, #40]	; (800b118 <MX_I2C1_Init+0x50>)
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800b0f2:	4b09      	ldr	r3, [pc, #36]	; (800b118 <MX_I2C1_Init+0x50>)
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b0f8:	4b07      	ldr	r3, [pc, #28]	; (800b118 <MX_I2C1_Init+0x50>)
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b0fe:	4b06      	ldr	r3, [pc, #24]	; (800b118 <MX_I2C1_Init+0x50>)
 800b100:	2200      	movs	r2, #0
 800b102:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800b104:	4804      	ldr	r0, [pc, #16]	; (800b118 <MX_I2C1_Init+0x50>)
 800b106:	f7f7 f8bf 	bl	8002288 <HAL_I2C_Init>
 800b10a:	4603      	mov	r3, r0
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d001      	beq.n	800b114 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800b110:	f000 fc8e 	bl	800ba30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800b114:	bf00      	nop
 800b116:	bd80      	pop	{r7, pc}
 800b118:	200024d8 	.word	0x200024d8
 800b11c:	40005400 	.word	0x40005400
 800b120:	000186a0 	.word	0x000186a0

0800b124 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b086      	sub	sp, #24
 800b128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800b12a:	1d3b      	adds	r3, r7, #4
 800b12c:	2200      	movs	r2, #0
 800b12e:	601a      	str	r2, [r3, #0]
 800b130:	605a      	str	r2, [r3, #4]
 800b132:	609a      	str	r2, [r3, #8]
 800b134:	60da      	str	r2, [r3, #12]
 800b136:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800b138:	2300      	movs	r3, #0
 800b13a:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800b13c:	4b24      	ldr	r3, [pc, #144]	; (800b1d0 <MX_RTC_Init+0xac>)
 800b13e:	4a25      	ldr	r2, [pc, #148]	; (800b1d4 <MX_RTC_Init+0xb0>)
 800b140:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800b142:	4b23      	ldr	r3, [pc, #140]	; (800b1d0 <MX_RTC_Init+0xac>)
 800b144:	2200      	movs	r2, #0
 800b146:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800b148:	4b21      	ldr	r3, [pc, #132]	; (800b1d0 <MX_RTC_Init+0xac>)
 800b14a:	227f      	movs	r2, #127	; 0x7f
 800b14c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800b14e:	4b20      	ldr	r3, [pc, #128]	; (800b1d0 <MX_RTC_Init+0xac>)
 800b150:	22ff      	movs	r2, #255	; 0xff
 800b152:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800b154:	4b1e      	ldr	r3, [pc, #120]	; (800b1d0 <MX_RTC_Init+0xac>)
 800b156:	2200      	movs	r2, #0
 800b158:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800b15a:	4b1d      	ldr	r3, [pc, #116]	; (800b1d0 <MX_RTC_Init+0xac>)
 800b15c:	2200      	movs	r2, #0
 800b15e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800b160:	4b1b      	ldr	r3, [pc, #108]	; (800b1d0 <MX_RTC_Init+0xac>)
 800b162:	2200      	movs	r2, #0
 800b164:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800b166:	481a      	ldr	r0, [pc, #104]	; (800b1d0 <MX_RTC_Init+0xac>)
 800b168:	f7f8 f9a2 	bl	80034b0 <HAL_RTC_Init>
 800b16c:	4603      	mov	r3, r0
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d001      	beq.n	800b176 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800b172:	f000 fc5d 	bl	800ba30 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 800b176:	2300      	movs	r3, #0
 800b178:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 800b17a:	2300      	movs	r3, #0
 800b17c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800b17e:	2300      	movs	r3, #0
 800b180:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800b182:	2300      	movs	r3, #0
 800b184:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800b186:	2300      	movs	r3, #0
 800b188:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800b18a:	1d3b      	adds	r3, r7, #4
 800b18c:	2200      	movs	r2, #0
 800b18e:	4619      	mov	r1, r3
 800b190:	480f      	ldr	r0, [pc, #60]	; (800b1d0 <MX_RTC_Init+0xac>)
 800b192:	f7f8 fa1e 	bl	80035d2 <HAL_RTC_SetTime>
 800b196:	4603      	mov	r3, r0
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d001      	beq.n	800b1a0 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800b19c:	f000 fc48 	bl	800ba30 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800b1b0:	463b      	mov	r3, r7
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	4619      	mov	r1, r3
 800b1b6:	4806      	ldr	r0, [pc, #24]	; (800b1d0 <MX_RTC_Init+0xac>)
 800b1b8:	f7f8 fb26 	bl	8003808 <HAL_RTC_SetDate>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d001      	beq.n	800b1c6 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800b1c2:	f000 fc35 	bl	800ba30 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800b1c6:	bf00      	nop
 800b1c8:	3718      	adds	r7, #24
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
 800b1ce:	bf00      	nop
 800b1d0:	2000278c 	.word	0x2000278c
 800b1d4:	40002800 	.word	0x40002800

0800b1d8 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800b1d8:	b480      	push	{r7}
 800b1da:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800b1dc:	4b0c      	ldr	r3, [pc, #48]	; (800b210 <MX_SDIO_SD_Init+0x38>)
 800b1de:	4a0d      	ldr	r2, [pc, #52]	; (800b214 <MX_SDIO_SD_Init+0x3c>)
 800b1e0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800b1e2:	4b0b      	ldr	r3, [pc, #44]	; (800b210 <MX_SDIO_SD_Init+0x38>)
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800b1e8:	4b09      	ldr	r3, [pc, #36]	; (800b210 <MX_SDIO_SD_Init+0x38>)
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800b1ee:	4b08      	ldr	r3, [pc, #32]	; (800b210 <MX_SDIO_SD_Init+0x38>)
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800b1f4:	4b06      	ldr	r3, [pc, #24]	; (800b210 <MX_SDIO_SD_Init+0x38>)
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800b1fa:	4b05      	ldr	r3, [pc, #20]	; (800b210 <MX_SDIO_SD_Init+0x38>)
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 3;
 800b200:	4b03      	ldr	r3, [pc, #12]	; (800b210 <MX_SDIO_SD_Init+0x38>)
 800b202:	2203      	movs	r2, #3
 800b204:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800b206:	bf00      	nop
 800b208:	46bd      	mov	sp, r7
 800b20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20e:	4770      	bx	lr
 800b210:	2000280c 	.word	0x2000280c
 800b214:	40012c00 	.word	0x40012c00

0800b218 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800b21c:	4b17      	ldr	r3, [pc, #92]	; (800b27c <MX_SPI2_Init+0x64>)
 800b21e:	4a18      	ldr	r2, [pc, #96]	; (800b280 <MX_SPI2_Init+0x68>)
 800b220:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800b222:	4b16      	ldr	r3, [pc, #88]	; (800b27c <MX_SPI2_Init+0x64>)
 800b224:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b228:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800b22a:	4b14      	ldr	r3, [pc, #80]	; (800b27c <MX_SPI2_Init+0x64>)
 800b22c:	2200      	movs	r2, #0
 800b22e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800b230:	4b12      	ldr	r3, [pc, #72]	; (800b27c <MX_SPI2_Init+0x64>)
 800b232:	2200      	movs	r2, #0
 800b234:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b236:	4b11      	ldr	r3, [pc, #68]	; (800b27c <MX_SPI2_Init+0x64>)
 800b238:	2200      	movs	r2, #0
 800b23a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b23c:	4b0f      	ldr	r3, [pc, #60]	; (800b27c <MX_SPI2_Init+0x64>)
 800b23e:	2200      	movs	r2, #0
 800b240:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800b242:	4b0e      	ldr	r3, [pc, #56]	; (800b27c <MX_SPI2_Init+0x64>)
 800b244:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b248:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800b24a:	4b0c      	ldr	r3, [pc, #48]	; (800b27c <MX_SPI2_Init+0x64>)
 800b24c:	2218      	movs	r2, #24
 800b24e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b250:	4b0a      	ldr	r3, [pc, #40]	; (800b27c <MX_SPI2_Init+0x64>)
 800b252:	2200      	movs	r2, #0
 800b254:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800b256:	4b09      	ldr	r3, [pc, #36]	; (800b27c <MX_SPI2_Init+0x64>)
 800b258:	2200      	movs	r2, #0
 800b25a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b25c:	4b07      	ldr	r3, [pc, #28]	; (800b27c <MX_SPI2_Init+0x64>)
 800b25e:	2200      	movs	r2, #0
 800b260:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800b262:	4b06      	ldr	r3, [pc, #24]	; (800b27c <MX_SPI2_Init+0x64>)
 800b264:	220a      	movs	r2, #10
 800b266:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800b268:	4804      	ldr	r0, [pc, #16]	; (800b27c <MX_SPI2_Init+0x64>)
 800b26a:	f7f9 fecd 	bl	8005008 <HAL_SPI_Init>
 800b26e:	4603      	mov	r3, r0
 800b270:	2b00      	cmp	r3, #0
 800b272:	d001      	beq.n	800b278 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800b274:	f000 fbdc 	bl	800ba30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800b278:	bf00      	nop
 800b27a:	bd80      	pop	{r7, pc}
 800b27c:	20002420 	.word	0x20002420
 800b280:	40003800 	.word	0x40003800

0800b284 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800b288:	4b17      	ldr	r3, [pc, #92]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b28a:	4a18      	ldr	r2, [pc, #96]	; (800b2ec <MX_SPI3_Init+0x68>)
 800b28c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800b28e:	4b16      	ldr	r3, [pc, #88]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b290:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b294:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800b296:	4b14      	ldr	r3, [pc, #80]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b298:	2200      	movs	r2, #0
 800b29a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800b29c:	4b12      	ldr	r3, [pc, #72]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b29e:	2200      	movs	r2, #0
 800b2a0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b2a2:	4b11      	ldr	r3, [pc, #68]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b2a8:	4b0f      	ldr	r3, [pc, #60]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800b2ae:	4b0e      	ldr	r3, [pc, #56]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b2b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b2b4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800b2b6:	4b0c      	ldr	r3, [pc, #48]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b2b8:	2218      	movs	r2, #24
 800b2ba:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b2bc:	4b0a      	ldr	r3, [pc, #40]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b2be:	2200      	movs	r2, #0
 800b2c0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800b2c2:	4b09      	ldr	r3, [pc, #36]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b2c8:	4b07      	ldr	r3, [pc, #28]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800b2ce:	4b06      	ldr	r3, [pc, #24]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b2d0:	220a      	movs	r2, #10
 800b2d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800b2d4:	4804      	ldr	r0, [pc, #16]	; (800b2e8 <MX_SPI3_Init+0x64>)
 800b2d6:	f7f9 fe97 	bl	8005008 <HAL_SPI_Init>
 800b2da:	4603      	mov	r3, r0
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d001      	beq.n	800b2e4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800b2e0:	f000 fba6 	bl	800ba30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800b2e4:	bf00      	nop
 800b2e6:	bd80      	pop	{r7, pc}
 800b2e8:	200025cc 	.word	0x200025cc
 800b2ec:	40003c00 	.word	0x40003c00

0800b2f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b086      	sub	sp, #24
 800b2f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800b2f6:	f107 0308 	add.w	r3, r7, #8
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	601a      	str	r2, [r3, #0]
 800b2fe:	605a      	str	r2, [r3, #4]
 800b300:	609a      	str	r2, [r3, #8]
 800b302:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b304:	463b      	mov	r3, r7
 800b306:	2200      	movs	r2, #0
 800b308:	601a      	str	r2, [r3, #0]
 800b30a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800b30c:	4b1e      	ldr	r3, [pc, #120]	; (800b388 <MX_TIM2_Init+0x98>)
 800b30e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b312:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50000;
 800b314:	4b1c      	ldr	r3, [pc, #112]	; (800b388 <MX_TIM2_Init+0x98>)
 800b316:	f24c 3250 	movw	r2, #50000	; 0xc350
 800b31a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b31c:	4b1a      	ldr	r3, [pc, #104]	; (800b388 <MX_TIM2_Init+0x98>)
 800b31e:	2200      	movs	r2, #0
 800b320:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800b322:	4b19      	ldr	r3, [pc, #100]	; (800b388 <MX_TIM2_Init+0x98>)
 800b324:	f04f 32ff 	mov.w	r2, #4294967295
 800b328:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b32a:	4b17      	ldr	r3, [pc, #92]	; (800b388 <MX_TIM2_Init+0x98>)
 800b32c:	2200      	movs	r2, #0
 800b32e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b330:	4b15      	ldr	r3, [pc, #84]	; (800b388 <MX_TIM2_Init+0x98>)
 800b332:	2200      	movs	r2, #0
 800b334:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800b336:	4814      	ldr	r0, [pc, #80]	; (800b388 <MX_TIM2_Init+0x98>)
 800b338:	f7fa fd9a 	bl	8005e70 <HAL_TIM_Base_Init>
 800b33c:	4603      	mov	r3, r0
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d001      	beq.n	800b346 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800b342:	f000 fb75 	bl	800ba30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b346:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b34a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800b34c:	f107 0308 	add.w	r3, r7, #8
 800b350:	4619      	mov	r1, r3
 800b352:	480d      	ldr	r0, [pc, #52]	; (800b388 <MX_TIM2_Init+0x98>)
 800b354:	f7fa fddb 	bl	8005f0e <HAL_TIM_ConfigClockSource>
 800b358:	4603      	mov	r3, r0
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d001      	beq.n	800b362 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800b35e:	f000 fb67 	bl	800ba30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b362:	2300      	movs	r3, #0
 800b364:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b366:	2300      	movs	r3, #0
 800b368:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800b36a:	463b      	mov	r3, r7
 800b36c:	4619      	mov	r1, r3
 800b36e:	4806      	ldr	r0, [pc, #24]	; (800b388 <MX_TIM2_Init+0x98>)
 800b370:	f7fa ffbe 	bl	80062f0 <HAL_TIMEx_MasterConfigSynchronization>
 800b374:	4603      	mov	r3, r0
 800b376:	2b00      	cmp	r3, #0
 800b378:	d001      	beq.n	800b37e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800b37a:	f000 fb59 	bl	800ba30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800b37e:	bf00      	nop
 800b380:	3718      	adds	r7, #24
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}
 800b386:	bf00      	nop
 800b388:	200028d0 	.word	0x200028d0

0800b38c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b086      	sub	sp, #24
 800b390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800b392:	f107 0308 	add.w	r3, r7, #8
 800b396:	2200      	movs	r2, #0
 800b398:	601a      	str	r2, [r3, #0]
 800b39a:	605a      	str	r2, [r3, #4]
 800b39c:	609a      	str	r2, [r3, #8]
 800b39e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b3a0:	463b      	mov	r3, r7
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	601a      	str	r2, [r3, #0]
 800b3a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800b3a8:	4b1d      	ldr	r3, [pc, #116]	; (800b420 <MX_TIM3_Init+0x94>)
 800b3aa:	4a1e      	ldr	r2, [pc, #120]	; (800b424 <MX_TIM3_Init+0x98>)
 800b3ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 800b3ae:	4b1c      	ldr	r3, [pc, #112]	; (800b420 <MX_TIM3_Init+0x94>)
 800b3b0:	f242 7210 	movw	r2, #10000	; 0x2710
 800b3b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b3b6:	4b1a      	ldr	r3, [pc, #104]	; (800b420 <MX_TIM3_Init+0x94>)
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 21000;
 800b3bc:	4b18      	ldr	r3, [pc, #96]	; (800b420 <MX_TIM3_Init+0x94>)
 800b3be:	f245 2208 	movw	r2, #21000	; 0x5208
 800b3c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b3c4:	4b16      	ldr	r3, [pc, #88]	; (800b420 <MX_TIM3_Init+0x94>)
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b3ca:	4b15      	ldr	r3, [pc, #84]	; (800b420 <MX_TIM3_Init+0x94>)
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800b3d0:	4813      	ldr	r0, [pc, #76]	; (800b420 <MX_TIM3_Init+0x94>)
 800b3d2:	f7fa fd4d 	bl	8005e70 <HAL_TIM_Base_Init>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d001      	beq.n	800b3e0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800b3dc:	f000 fb28 	bl	800ba30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b3e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b3e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800b3e6:	f107 0308 	add.w	r3, r7, #8
 800b3ea:	4619      	mov	r1, r3
 800b3ec:	480c      	ldr	r0, [pc, #48]	; (800b420 <MX_TIM3_Init+0x94>)
 800b3ee:	f7fa fd8e 	bl	8005f0e <HAL_TIM_ConfigClockSource>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d001      	beq.n	800b3fc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800b3f8:	f000 fb1a 	bl	800ba30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b400:	2300      	movs	r3, #0
 800b402:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800b404:	463b      	mov	r3, r7
 800b406:	4619      	mov	r1, r3
 800b408:	4805      	ldr	r0, [pc, #20]	; (800b420 <MX_TIM3_Init+0x94>)
 800b40a:	f7fa ff71 	bl	80062f0 <HAL_TIMEx_MasterConfigSynchronization>
 800b40e:	4603      	mov	r3, r0
 800b410:	2b00      	cmp	r3, #0
 800b412:	d001      	beq.n	800b418 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800b414:	f000 fb0c 	bl	800ba30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800b418:	bf00      	nop
 800b41a:	3718      	adds	r7, #24
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}
 800b420:	2000258c 	.word	0x2000258c
 800b424:	40000400 	.word	0x40000400

0800b428 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800b42c:	4b11      	ldr	r3, [pc, #68]	; (800b474 <MX_USART6_UART_Init+0x4c>)
 800b42e:	4a12      	ldr	r2, [pc, #72]	; (800b478 <MX_USART6_UART_Init+0x50>)
 800b430:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800b432:	4b10      	ldr	r3, [pc, #64]	; (800b474 <MX_USART6_UART_Init+0x4c>)
 800b434:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b438:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800b43a:	4b0e      	ldr	r3, [pc, #56]	; (800b474 <MX_USART6_UART_Init+0x4c>)
 800b43c:	2200      	movs	r2, #0
 800b43e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800b440:	4b0c      	ldr	r3, [pc, #48]	; (800b474 <MX_USART6_UART_Init+0x4c>)
 800b442:	2200      	movs	r2, #0
 800b444:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800b446:	4b0b      	ldr	r3, [pc, #44]	; (800b474 <MX_USART6_UART_Init+0x4c>)
 800b448:	2200      	movs	r2, #0
 800b44a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800b44c:	4b09      	ldr	r3, [pc, #36]	; (800b474 <MX_USART6_UART_Init+0x4c>)
 800b44e:	220c      	movs	r2, #12
 800b450:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b452:	4b08      	ldr	r3, [pc, #32]	; (800b474 <MX_USART6_UART_Init+0x4c>)
 800b454:	2200      	movs	r2, #0
 800b456:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800b458:	4b06      	ldr	r3, [pc, #24]	; (800b474 <MX_USART6_UART_Init+0x4c>)
 800b45a:	2200      	movs	r2, #0
 800b45c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800b45e:	4805      	ldr	r0, [pc, #20]	; (800b474 <MX_USART6_UART_Init+0x4c>)
 800b460:	f7fa ff8b 	bl	800637a <HAL_UART_Init>
 800b464:	4603      	mov	r3, r0
 800b466:	2b00      	cmp	r3, #0
 800b468:	d001      	beq.n	800b46e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800b46a:	f000 fae1 	bl	800ba30 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800b46e:	bf00      	nop
 800b470:	bd80      	pop	{r7, pc}
 800b472:	bf00      	nop
 800b474:	20002890 	.word	0x20002890
 800b478:	40011400 	.word	0x40011400

0800b47c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b082      	sub	sp, #8
 800b480:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800b482:	2300      	movs	r3, #0
 800b484:	607b      	str	r3, [r7, #4]
 800b486:	4a37      	ldr	r2, [pc, #220]	; (800b564 <MX_DMA_Init+0xe8>)
 800b488:	4b36      	ldr	r3, [pc, #216]	; (800b564 <MX_DMA_Init+0xe8>)
 800b48a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b48c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b490:	6313      	str	r3, [r2, #48]	; 0x30
 800b492:	4b34      	ldr	r3, [pc, #208]	; (800b564 <MX_DMA_Init+0xe8>)
 800b494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b496:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b49a:	607b      	str	r3, [r7, #4]
 800b49c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800b49e:	2300      	movs	r3, #0
 800b4a0:	603b      	str	r3, [r7, #0]
 800b4a2:	4a30      	ldr	r2, [pc, #192]	; (800b564 <MX_DMA_Init+0xe8>)
 800b4a4:	4b2f      	ldr	r3, [pc, #188]	; (800b564 <MX_DMA_Init+0xe8>)
 800b4a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b4ac:	6313      	str	r3, [r2, #48]	; 0x30
 800b4ae:	4b2d      	ldr	r3, [pc, #180]	; (800b564 <MX_DMA_Init+0xe8>)
 800b4b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b4b6:	603b      	str	r3, [r7, #0]
 800b4b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	2100      	movs	r1, #0
 800b4be:	200b      	movs	r0, #11
 800b4c0:	f7f6 f935 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800b4c4:	200b      	movs	r0, #11
 800b4c6:	f7f6 f94e 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	2100      	movs	r1, #0
 800b4ce:	200e      	movs	r0, #14
 800b4d0:	f7f6 f92d 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800b4d4:	200e      	movs	r0, #14
 800b4d6:	f7f6 f946 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800b4da:	2200      	movs	r2, #0
 800b4dc:	2100      	movs	r1, #0
 800b4de:	200f      	movs	r0, #15
 800b4e0:	f7f6 f925 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800b4e4:	200f      	movs	r0, #15
 800b4e6:	f7f6 f93e 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	2100      	movs	r1, #0
 800b4ee:	2010      	movs	r0, #16
 800b4f0:	f7f6 f91d 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800b4f4:	2010      	movs	r0, #16
 800b4f6:	f7f6 f936 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	2100      	movs	r1, #0
 800b4fe:	2038      	movs	r0, #56	; 0x38
 800b500:	f7f6 f915 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800b504:	2038      	movs	r0, #56	; 0x38
 800b506:	f7f6 f92e 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800b50a:	2200      	movs	r2, #0
 800b50c:	2100      	movs	r1, #0
 800b50e:	2039      	movs	r0, #57	; 0x39
 800b510:	f7f6 f90d 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800b514:	2039      	movs	r0, #57	; 0x39
 800b516:	f7f6 f926 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800b51a:	2200      	movs	r2, #0
 800b51c:	2100      	movs	r1, #0
 800b51e:	203a      	movs	r0, #58	; 0x3a
 800b520:	f7f6 f905 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800b524:	203a      	movs	r0, #58	; 0x3a
 800b526:	f7f6 f91e 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800b52a:	2200      	movs	r2, #0
 800b52c:	2100      	movs	r1, #0
 800b52e:	203b      	movs	r0, #59	; 0x3b
 800b530:	f7f6 f8fd 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800b534:	203b      	movs	r0, #59	; 0x3b
 800b536:	f7f6 f916 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800b53a:	2200      	movs	r2, #0
 800b53c:	2100      	movs	r1, #0
 800b53e:	2045      	movs	r0, #69	; 0x45
 800b540:	f7f6 f8f5 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800b544:	2045      	movs	r0, #69	; 0x45
 800b546:	f7f6 f90e 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800b54a:	2200      	movs	r2, #0
 800b54c:	2100      	movs	r1, #0
 800b54e:	2046      	movs	r0, #70	; 0x46
 800b550:	f7f6 f8ed 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800b554:	2046      	movs	r0, #70	; 0x46
 800b556:	f7f6 f906 	bl	8001766 <HAL_NVIC_EnableIRQ>

}
 800b55a:	bf00      	nop
 800b55c:	3708      	adds	r7, #8
 800b55e:	46bd      	mov	sp, r7
 800b560:	bd80      	pop	{r7, pc}
 800b562:	bf00      	nop
 800b564:	40023800 	.word	0x40023800

0800b568 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b08a      	sub	sp, #40	; 0x28
 800b56c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b56e:	f107 0314 	add.w	r3, r7, #20
 800b572:	2200      	movs	r2, #0
 800b574:	601a      	str	r2, [r3, #0]
 800b576:	605a      	str	r2, [r3, #4]
 800b578:	609a      	str	r2, [r3, #8]
 800b57a:	60da      	str	r2, [r3, #12]
 800b57c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b57e:	2300      	movs	r3, #0
 800b580:	613b      	str	r3, [r7, #16]
 800b582:	4a8f      	ldr	r2, [pc, #572]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b584:	4b8e      	ldr	r3, [pc, #568]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b588:	f043 0304 	orr.w	r3, r3, #4
 800b58c:	6313      	str	r3, [r2, #48]	; 0x30
 800b58e:	4b8c      	ldr	r3, [pc, #560]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b592:	f003 0304 	and.w	r3, r3, #4
 800b596:	613b      	str	r3, [r7, #16]
 800b598:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800b59a:	2300      	movs	r3, #0
 800b59c:	60fb      	str	r3, [r7, #12]
 800b59e:	4a88      	ldr	r2, [pc, #544]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b5a0:	4b87      	ldr	r3, [pc, #540]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b5a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5a8:	6313      	str	r3, [r2, #48]	; 0x30
 800b5aa:	4b85      	ldr	r3, [pc, #532]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b5ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5b2:	60fb      	str	r3, [r7, #12]
 800b5b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	60bb      	str	r3, [r7, #8]
 800b5ba:	4a81      	ldr	r2, [pc, #516]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b5bc:	4b80      	ldr	r3, [pc, #512]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b5be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5c0:	f043 0301 	orr.w	r3, r3, #1
 800b5c4:	6313      	str	r3, [r2, #48]	; 0x30
 800b5c6:	4b7e      	ldr	r3, [pc, #504]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b5c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5ca:	f003 0301 	and.w	r3, r3, #1
 800b5ce:	60bb      	str	r3, [r7, #8]
 800b5d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	607b      	str	r3, [r7, #4]
 800b5d6:	4a7a      	ldr	r2, [pc, #488]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b5d8:	4b79      	ldr	r3, [pc, #484]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b5da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5dc:	f043 0302 	orr.w	r3, r3, #2
 800b5e0:	6313      	str	r3, [r2, #48]	; 0x30
 800b5e2:	4b77      	ldr	r3, [pc, #476]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b5e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5e6:	f003 0302 	and.w	r3, r3, #2
 800b5ea:	607b      	str	r3, [r7, #4]
 800b5ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	603b      	str	r3, [r7, #0]
 800b5f2:	4a73      	ldr	r2, [pc, #460]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b5f4:	4b72      	ldr	r3, [pc, #456]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b5f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5f8:	f043 0308 	orr.w	r3, r3, #8
 800b5fc:	6313      	str	r3, [r2, #48]	; 0x30
 800b5fe:	4b70      	ldr	r3, [pc, #448]	; (800b7c0 <MX_GPIO_Init+0x258>)
 800b600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b602:	f003 0308 	and.w	r3, r3, #8
 800b606:	603b      	str	r3, [r7, #0]
 800b608:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 800b60a:	2201      	movs	r2, #1
 800b60c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b610:	486c      	ldr	r0, [pc, #432]	; (800b7c4 <MX_GPIO_Init+0x25c>)
 800b612:	f7f6 fdfb 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|UMBIL3_Pin, GPIO_PIN_RESET);
 800b616:	2200      	movs	r2, #0
 800b618:	212c      	movs	r1, #44	; 0x2c
 800b61a:	486a      	ldr	r0, [pc, #424]	; (800b7c4 <MX_GPIO_Init+0x25c>)
 800b61c:	f7f6 fdf6 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TELEM_Pin|SPEED_TEST_Pin, GPIO_PIN_RESET);
 800b620:	2200      	movs	r2, #0
 800b622:	2184      	movs	r1, #132	; 0x84
 800b624:	4868      	ldr	r0, [pc, #416]	; (800b7c8 <MX_GPIO_Init+0x260>)
 800b626:	f7f6 fdf1 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800b62a:	2201      	movs	r2, #1
 800b62c:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 800b630:	4865      	ldr	r0, [pc, #404]	; (800b7c8 <MX_GPIO_Init+0x260>)
 800b632:	f7f6 fdeb 	bl	800220c <HAL_GPIO_WritePin>
                          |NSS_IMU3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_RESET);
 800b636:	2200      	movs	r2, #0
 800b638:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b63c:	4863      	ldr	r0, [pc, #396]	; (800b7cc <MX_GPIO_Init+0x264>)
 800b63e:	f7f6 fde5 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_BMP3_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin;
 800b642:	f242 030c 	movw	r3, #8204	; 0x200c
 800b646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b648:	2301      	movs	r3, #1
 800b64a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b64c:	2300      	movs	r3, #0
 800b64e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b650:	2300      	movs	r3, #0
 800b652:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b654:	f107 0314 	add.w	r3, r7, #20
 800b658:	4619      	mov	r1, r3
 800b65a:	485a      	ldr	r0, [pc, #360]	; (800b7c4 <MX_GPIO_Init+0x25c>)
 800b65c:	f7f6 fc44 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800b660:	2303      	movs	r3, #3
 800b662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b664:	2303      	movs	r3, #3
 800b666:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b668:	2300      	movs	r3, #0
 800b66a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b66c:	f107 0314 	add.w	r3, r7, #20
 800b670:	4619      	mov	r1, r3
 800b672:	4854      	ldr	r0, [pc, #336]	; (800b7c4 <MX_GPIO_Init+0x25c>)
 800b674:	f7f6 fc38 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 800b678:	2369      	movs	r3, #105	; 0x69
 800b67a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b67c:	2303      	movs	r3, #3
 800b67e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b680:	2300      	movs	r3, #0
 800b682:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b684:	f107 0314 	add.w	r3, r7, #20
 800b688:	4619      	mov	r1, r3
 800b68a:	484f      	ldr	r0, [pc, #316]	; (800b7c8 <MX_GPIO_Init+0x260>)
 800b68c:	f7f6 fc2c 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LIFTOFF_UMB_Pin */
  GPIO_InitStruct.Pin = LIFTOFF_UMB_Pin;
 800b690:	2302      	movs	r3, #2
 800b692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800b694:	4b4e      	ldr	r3, [pc, #312]	; (800b7d0 <MX_GPIO_Init+0x268>)
 800b696:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b698:	2300      	movs	r3, #0
 800b69a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LIFTOFF_UMB_GPIO_Port, &GPIO_InitStruct);
 800b69c:	f107 0314 	add.w	r3, r7, #20
 800b6a0:	4619      	mov	r1, r3
 800b6a2:	4849      	ldr	r0, [pc, #292]	; (800b7c8 <MX_GPIO_Init+0x260>)
 800b6a4:	f7f6 fc20 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TELEM_Pin SPEED_TEST_Pin */
  GPIO_InitStruct.Pin = TELEM_Pin|SPEED_TEST_Pin;
 800b6a8:	2384      	movs	r3, #132	; 0x84
 800b6aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b6b8:	f107 0314 	add.w	r3, r7, #20
 800b6bc:	4619      	mov	r1, r3
 800b6be:	4842      	ldr	r0, [pc, #264]	; (800b7c8 <MX_GPIO_Init+0x260>)
 800b6c0:	f7f6 fc12 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_TELEM_UMBIL1_Pin */
  GPIO_InitStruct.Pin = EN_TELEM_UMBIL1_Pin;
 800b6c4:	2310      	movs	r3, #16
 800b6c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EN_TELEM_UMBIL1_GPIO_Port, &GPIO_InitStruct);
 800b6d0:	f107 0314 	add.w	r3, r7, #20
 800b6d4:	4619      	mov	r1, r3
 800b6d6:	483c      	ldr	r0, [pc, #240]	; (800b7c8 <MX_GPIO_Init+0x260>)
 800b6d8:	f7f6 fc06 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CALIB_UMBIL2_Pin */
  GPIO_InitStruct.Pin = CALIB_UMBIL2_Pin;
 800b6dc:	2310      	movs	r3, #16
 800b6de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800b6e4:	2302      	movs	r3, #2
 800b6e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CALIB_UMBIL2_GPIO_Port, &GPIO_InitStruct);
 800b6e8:	f107 0314 	add.w	r3, r7, #20
 800b6ec:	4619      	mov	r1, r3
 800b6ee:	4835      	ldr	r0, [pc, #212]	; (800b7c4 <MX_GPIO_Init+0x25c>)
 800b6f0:	f7f6 fbfa 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : UMBIL3_Pin */
  GPIO_InitStruct.Pin = UMBIL3_Pin;
 800b6f4:	2320      	movs	r3, #32
 800b6f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b6f8:	2301      	movs	r3, #1
 800b6fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b700:	2302      	movs	r3, #2
 800b702:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UMBIL3_GPIO_Port, &GPIO_InitStruct);
 800b704:	f107 0314 	add.w	r3, r7, #20
 800b708:	4619      	mov	r1, r3
 800b70a:	482e      	ldr	r0, [pc, #184]	; (800b7c4 <MX_GPIO_Init+0x25c>)
 800b70c:	f7f6 fbec 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT2_Pin */
  GPIO_InitStruct.Pin = BOOT2_Pin;
 800b710:	2304      	movs	r3, #4
 800b712:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b714:	2300      	movs	r3, #0
 800b716:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b718:	2300      	movs	r3, #0
 800b71a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT2_GPIO_Port, &GPIO_InitStruct);
 800b71c:	f107 0314 	add.w	r3, r7, #20
 800b720:	4619      	mov	r1, r3
 800b722:	482a      	ldr	r0, [pc, #168]	; (800b7cc <MX_GPIO_Init+0x264>)
 800b724:	f7f6 fbe0 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_9;
 800b728:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 800b72c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b72e:	2303      	movs	r3, #3
 800b730:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b732:	2300      	movs	r3, #0
 800b734:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b736:	f107 0314 	add.w	r3, r7, #20
 800b73a:	4619      	mov	r1, r3
 800b73c:	4823      	ldr	r0, [pc, #140]	; (800b7cc <MX_GPIO_Init+0x264>)
 800b73e:	f7f6 fbd3 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_IMU3_Pin */
  GPIO_InitStruct.Pin = INT_IMU3_Pin;
 800b742:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b746:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800b748:	4b22      	ldr	r3, [pc, #136]	; (800b7d4 <MX_GPIO_Init+0x26c>)
 800b74a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b74c:	2300      	movs	r3, #0
 800b74e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_IMU3_GPIO_Port, &GPIO_InitStruct);
 800b750:	f107 0314 	add.w	r3, r7, #20
 800b754:	4619      	mov	r1, r3
 800b756:	481c      	ldr	r0, [pc, #112]	; (800b7c8 <MX_GPIO_Init+0x260>)
 800b758:	f7f6 fbc6 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_BMP2_Pin NSS_MAG_Pin NSS_IMU2_Pin NSS_GPS_Pin 
                           NSS_IMU3_Pin */
  GPIO_InitStruct.Pin = NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800b75c:	f44f 431e 	mov.w	r3, #40448	; 0x9e00
 800b760:	617b      	str	r3, [r7, #20]
                          |NSS_IMU3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b762:	2301      	movs	r3, #1
 800b764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b766:	2300      	movs	r3, #0
 800b768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b76a:	2302      	movs	r3, #2
 800b76c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b76e:	f107 0314 	add.w	r3, r7, #20
 800b772:	4619      	mov	r1, r3
 800b774:	4814      	ldr	r0, [pc, #80]	; (800b7c8 <MX_GPIO_Init+0x260>)
 800b776:	f7f6 fbb7 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : EJEC_STM_Pin */
  GPIO_InitStruct.Pin = EJEC_STM_Pin;
 800b77a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b77e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b780:	2301      	movs	r3, #1
 800b782:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b784:	2300      	movs	r3, #0
 800b786:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b788:	2300      	movs	r3, #0
 800b78a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EJEC_STM_GPIO_Port, &GPIO_InitStruct);
 800b78c:	f107 0314 	add.w	r3, r7, #20
 800b790:	4619      	mov	r1, r3
 800b792:	480e      	ldr	r0, [pc, #56]	; (800b7cc <MX_GPIO_Init+0x264>)
 800b794:	f7f6 fba8 	bl	8001ee8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800b798:	2200      	movs	r2, #0
 800b79a:	2100      	movs	r1, #0
 800b79c:	2007      	movs	r0, #7
 800b79e:	f7f5 ffc6 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800b7a2:	2007      	movs	r0, #7
 800b7a4:	f7f5 ffdf 	bl	8001766 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	2100      	movs	r1, #0
 800b7ac:	2017      	movs	r0, #23
 800b7ae:	f7f5 ffbe 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800b7b2:	2017      	movs	r0, #23
 800b7b4:	f7f5 ffd7 	bl	8001766 <HAL_NVIC_EnableIRQ>

}
 800b7b8:	bf00      	nop
 800b7ba:	3728      	adds	r7, #40	; 0x28
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bd80      	pop	{r7, pc}
 800b7c0:	40023800 	.word	0x40023800
 800b7c4:	40020800 	.word	0x40020800
 800b7c8:	40020000 	.word	0x40020000
 800b7cc:	40020400 	.word	0x40020400
 800b7d0:	10210000 	.word	0x10210000
 800b7d4:	10110000 	.word	0x10110000

0800b7d8 <SD_cardMountInit>:

/* USER CODE BEGIN 4 */

void SD_cardMountInit(FATFS* fs, FIL* f){
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b086      	sub	sp, #24
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
 800b7e0:	6039      	str	r1, [r7, #0]
	FRESULT r;
	if((r=f_mount(fs,SDPath,1)) == FR_OK){
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	4912      	ldr	r1, [pc, #72]	; (800b830 <SD_cardMountInit+0x58>)
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f7fd fb34 	bl	8008e54 <f_mount>
 800b7ec:	4603      	mov	r3, r0
 800b7ee:	75fb      	strb	r3, [r7, #23]
 800b7f0:	7dfb      	ldrb	r3, [r7, #23]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d10e      	bne.n	800b814 <SD_cardMountInit+0x3c>
		uint8_t path[] = "data.txt\0";
 800b7f6:	4a0f      	ldr	r2, [pc, #60]	; (800b834 <SD_cardMountInit+0x5c>)
 800b7f8:	f107 030c 	add.w	r3, r7, #12
 800b7fc:	ca07      	ldmia	r2, {r0, r1, r2}
 800b7fe:	c303      	stmia	r3!, {r0, r1}
 800b800:	801a      	strh	r2, [r3, #0]
		r = f_open(f, (char*)path, FA_WRITE |FA_OPEN_APPEND);
 800b802:	f107 030c 	add.w	r3, r7, #12
 800b806:	2232      	movs	r2, #50	; 0x32
 800b808:	4619      	mov	r1, r3
 800b80a:	6838      	ldr	r0, [r7, #0]
 800b80c:	f7fd fb68 	bl	8008ee0 <f_open>
 800b810:	4603      	mov	r3, r0
 800b812:	75fb      	strb	r3, [r7, #23]
	}
	if(r != FR_OK){err_msg |= ERR_INIT_SD_CARD};
 800b814:	7dfb      	ldrb	r3, [r7, #23]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d005      	beq.n	800b826 <SD_cardMountInit+0x4e>
 800b81a:	4b07      	ldr	r3, [pc, #28]	; (800b838 <SD_cardMountInit+0x60>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b822:	4a05      	ldr	r2, [pc, #20]	; (800b838 <SD_cardMountInit+0x60>)
 800b824:	6013      	str	r3, [r2, #0]
}
 800b826:	bf00      	nop
 800b828:	3718      	adds	r7, #24
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}
 800b82e:	bf00      	nop
 800b830:	200002f8 	.word	0x200002f8
 800b834:	0800cdd0 	.word	0x0800cdd0
 800b838:	200000e4 	.word	0x200000e4

0800b83c <sensorsInitialization>:


// Initialization of the sensors, report error if any
unsigned int sensorsInitialization(param *Bmp2, param *Bmp3){
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b084      	sub	sp, #16
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
 800b844:	6039      	str	r1, [r7, #0]
	unsigned int err = 0;
 800b846:	2300      	movs	r3, #0
 800b848:	60fb      	str	r3, [r7, #12]
	//if(initIMU_fast(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= ERR_INIT_IMU3;}
	if(initIMU_slow(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= ERR_INIT_IMU2;}
 800b84a:	4a23      	ldr	r2, [pc, #140]	; (800b8d8 <sensorsInitialization+0x9c>)
 800b84c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b850:	4822      	ldr	r0, [pc, #136]	; (800b8dc <sensorsInitialization+0xa0>)
 800b852:	f7fe fb5f 	bl	8009f14 <initIMU_slow>
 800b856:	4603      	mov	r3, r0
 800b858:	2b01      	cmp	r3, #1
 800b85a:	d003      	beq.n	800b864 <sensorsInitialization+0x28>
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f043 0301 	orr.w	r3, r3, #1
 800b862:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= ERR_INIT_BMP2;}
 800b864:	4a1c      	ldr	r2, [pc, #112]	; (800b8d8 <sensorsInitialization+0x9c>)
 800b866:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b86a:	481c      	ldr	r0, [pc, #112]	; (800b8dc <sensorsInitialization+0xa0>)
 800b86c:	f7fe f8a2 	bl	80099b4 <initBMP>
 800b870:	4603      	mov	r3, r0
 800b872:	2b01      	cmp	r3, #1
 800b874:	d003      	beq.n	800b87e <sensorsInitialization+0x42>
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	f043 0304 	orr.w	r3, r3, #4
 800b87c:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= ERR_INIT_BMP3;}
 800b87e:	4a18      	ldr	r2, [pc, #96]	; (800b8e0 <sensorsInitialization+0xa4>)
 800b880:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b884:	4817      	ldr	r0, [pc, #92]	; (800b8e4 <sensorsInitialization+0xa8>)
 800b886:	f7fe f895 	bl	80099b4 <initBMP>
 800b88a:	4603      	mov	r3, r0
 800b88c:	2b01      	cmp	r3, #1
 800b88e:	d003      	beq.n	800b898 <sensorsInitialization+0x5c>
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	f043 0308 	orr.w	r3, r3, #8
 800b896:	60fb      	str	r3, [r7, #12]
	if(initMAG(		NSS_MAG_GPIO_Port , NSS_MAG_Pin , &hspi2) != 1){err |= ERR_INIT_MAG;}
 800b898:	4a0f      	ldr	r2, [pc, #60]	; (800b8d8 <sensorsInitialization+0x9c>)
 800b89a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b89e:	480f      	ldr	r0, [pc, #60]	; (800b8dc <sensorsInitialization+0xa0>)
 800b8a0:	f7fe fe46 	bl	800a530 <initMAG>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	2b01      	cmp	r3, #1
 800b8a8:	d003      	beq.n	800b8b2 <sensorsInitialization+0x76>
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	f043 0310 	orr.w	r3, r3, #16
 800b8b0:	60fb      	str	r3, [r7, #12]

	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800b8b2:	4b09      	ldr	r3, [pc, #36]	; (800b8d8 <sensorsInitialization+0x9c>)
 800b8b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b8b8:	4908      	ldr	r1, [pc, #32]	; (800b8dc <sensorsInitialization+0xa0>)
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f7fd fff6 	bl	80098ac <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800b8c0:	4b07      	ldr	r3, [pc, #28]	; (800b8e0 <sensorsInitialization+0xa4>)
 800b8c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b8c6:	4907      	ldr	r1, [pc, #28]	; (800b8e4 <sensorsInitialization+0xa8>)
 800b8c8:	6838      	ldr	r0, [r7, #0]
 800b8ca:	f7fd ffef 	bl	80098ac <readParamBmp>

	return err;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3710      	adds	r7, #16
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bd80      	pop	{r7, pc}
 800b8d8:	20002420 	.word	0x20002420
 800b8dc:	40020000 	.word	0x40020000
 800b8e0:	200025cc 	.word	0x200025cc
 800b8e4:	40020800 	.word	0x40020800

0800b8e8 <convertSensors>:
	readMAG((uint8_t*) Array->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
	readPITOT((uint8_t*) Array->PITOT, &hi2c1);
}
*/

void convertSensors(ArrayConv *ArrayConverted, ArrayRaw *ArrayToConvert){
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b084      	sub	sp, #16
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
 800b8f0:	6039      	str	r1, [r7, #0]
	uint32_t cycleIMU3 = 10; //10
 800b8f2:	230a      	movs	r3, #10
 800b8f4:	60fb      	str	r3, [r7, #12]
	uint32_t cycleIMU2 = 4; //4
 800b8f6:	2304      	movs	r3, #4
 800b8f8:	60bb      	str	r3, [r7, #8]

	convIMU((uint8_t*) ArrayToConvert->IMU2, (float*) ArrayConverted->IMU2, cycleIMU2);
 800b8fa:	683b      	ldr	r3, [r7, #0]
 800b8fc:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800b906:	68ba      	ldr	r2, [r7, #8]
 800b908:	4619      	mov	r1, r3
 800b90a:	f7fe fc9d 	bl	800a248 <convIMU>
	convIMU((uint8_t*) ArrayToConvert->IMU3, (float*) ArrayConverted->IMU3, cycleIMU3);
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	6879      	ldr	r1, [r7, #4]
 800b912:	68fa      	ldr	r2, [r7, #12]
 800b914:	4618      	mov	r0, r3
 800b916:	f7fe fc97 	bl	800a248 <convIMU>
	convBMP((int32_t*) ArrayToConvert->BMP2, (float*) ArrayConverted->BMP2);
 800b91a:	683b      	ldr	r3, [r7, #0]
 800b91c:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f503 7344 	add.w	r3, r3, #784	; 0x310
 800b926:	4619      	mov	r1, r3
 800b928:	4610      	mov	r0, r2
 800b92a:	f7fe fabd 	bl	8009ea8 <convBMP>
	convBMP((int32_t*) ArrayToConvert->BMP3, (float*) ArrayConverted->BMP3);
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	f503 72d0 	add.w	r2, r3, #416	; 0x1a0
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	f503 7346 	add.w	r3, r3, #792	; 0x318
 800b93a:	4619      	mov	r1, r3
 800b93c:	4610      	mov	r0, r2
 800b93e:	f7fe fab3 	bl	8009ea8 <convBMP>
	convMAG((uint8_t*) ArrayToConvert->MAG , (float*) ArrayConverted->MAG );
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f503 7348 	add.w	r3, r3, #800	; 0x320
 800b94e:	4619      	mov	r1, r3
 800b950:	4610      	mov	r0, r2
 800b952:	f7fe fe59 	bl	800a608 <convMAG>
	convSpeedPITOT((uint8_t*) &ArrayToConvert->PITOT, (float*) &ArrayConverted->PITOT);
 800b956:	683b      	ldr	r3, [r7, #0]
 800b958:	f503 72d7 	add.w	r2, r3, #430	; 0x1ae
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f503 734b 	add.w	r3, r3, #812	; 0x32c
 800b962:	4619      	mov	r1, r3
 800b964:	4610      	mov	r0, r2
 800b966:	f7fe feb3 	bl	800a6d0 <convSpeedPITOT>
}
 800b96a:	bf00      	nop
 800b96c:	3710      	adds	r7, #16
 800b96e:	46bd      	mov	sp, r7
 800b970:	bd80      	pop	{r7, pc}
	...

0800b974 <HAL_SPI_TxRxCpltCallback>:

// Put back the NSS pin high. Since we don't know which sensor was read we put them all high
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 800b974:	b580      	push	{r7, lr}
 800b976:	b082      	sub	sp, #8
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
	if(hspi == &hspi2){
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	4a15      	ldr	r2, [pc, #84]	; (800b9d4 <HAL_SPI_TxRxCpltCallback+0x60>)
 800b980:	4293      	cmp	r3, r2
 800b982:	d112      	bne.n	800b9aa <HAL_SPI_TxRxCpltCallback+0x36>
		HAL_GPIO_WritePin(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, GPIO_PIN_SET);
 800b984:	2201      	movs	r2, #1
 800b986:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b98a:	4813      	ldr	r0, [pc, #76]	; (800b9d8 <HAL_SPI_TxRxCpltCallback+0x64>)
 800b98c:	f7f6 fc3e 	bl	800220c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NSS_GPS_GPIO_Port , NSS_GPS_Pin , GPIO_PIN_SET);
 800b990:	2201      	movs	r2, #1
 800b992:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b996:	4810      	ldr	r0, [pc, #64]	; (800b9d8 <HAL_SPI_TxRxCpltCallback+0x64>)
 800b998:	f7f6 fc38 	bl	800220c <HAL_GPIO_WritePin>
		err_msg |= CPLT_SPI2;
 800b99c:	4b0f      	ldr	r3, [pc, #60]	; (800b9dc <HAL_SPI_TxRxCpltCallback+0x68>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b9a4:	4a0d      	ldr	r2, [pc, #52]	; (800b9dc <HAL_SPI_TxRxCpltCallback+0x68>)
 800b9a6:	6013      	str	r3, [r2, #0]
	}
	else if(hspi == &hspi3){
		HAL_GPIO_WritePin(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, GPIO_PIN_SET);
		err_msg |= CPLT_SPI3;
	}
}
 800b9a8:	e00f      	b.n	800b9ca <HAL_SPI_TxRxCpltCallback+0x56>
	else if(hspi == &hspi3){
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	4a0c      	ldr	r2, [pc, #48]	; (800b9e0 <HAL_SPI_TxRxCpltCallback+0x6c>)
 800b9ae:	4293      	cmp	r3, r2
 800b9b0:	d10b      	bne.n	800b9ca <HAL_SPI_TxRxCpltCallback+0x56>
		HAL_GPIO_WritePin(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, GPIO_PIN_SET);
 800b9b2:	2201      	movs	r2, #1
 800b9b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b9b8:	4807      	ldr	r0, [pc, #28]	; (800b9d8 <HAL_SPI_TxRxCpltCallback+0x64>)
 800b9ba:	f7f6 fc27 	bl	800220c <HAL_GPIO_WritePin>
		err_msg |= CPLT_SPI3;
 800b9be:	4b07      	ldr	r3, [pc, #28]	; (800b9dc <HAL_SPI_TxRxCpltCallback+0x68>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b9c6:	4a05      	ldr	r2, [pc, #20]	; (800b9dc <HAL_SPI_TxRxCpltCallback+0x68>)
 800b9c8:	6013      	str	r3, [r2, #0]
}
 800b9ca:	bf00      	nop
 800b9cc:	3708      	adds	r7, #8
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	bd80      	pop	{r7, pc}
 800b9d2:	bf00      	nop
 800b9d4:	20002420 	.word	0x20002420
 800b9d8:	40020000 	.word	0x40020000
 800b9dc:	200000e4 	.word	0x200000e4
 800b9e0:	200025cc 	.word	0x200025cc

0800b9e4 <HAL_SPI_ErrorCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
	err_msg |= CPLT_UART;
}

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 800b9e4:	b480      	push	{r7}
 800b9e6:	b083      	sub	sp, #12
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
	if		(hspi == &hspi2){err_msg |= ERR_SPI2_ERRORCALLBACK;}
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	4a0d      	ldr	r2, [pc, #52]	; (800ba24 <HAL_SPI_ErrorCallback+0x40>)
 800b9f0:	4293      	cmp	r3, r2
 800b9f2:	d106      	bne.n	800ba02 <HAL_SPI_ErrorCallback+0x1e>
 800b9f4:	4b0c      	ldr	r3, [pc, #48]	; (800ba28 <HAL_SPI_ErrorCallback+0x44>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800b9fc:	4a0a      	ldr	r2, [pc, #40]	; (800ba28 <HAL_SPI_ErrorCallback+0x44>)
 800b9fe:	6013      	str	r3, [r2, #0]
	else if	(hspi == &hspi3){err_msg |= ERR_SPI3_ERRORCALLBACK;}
}
 800ba00:	e009      	b.n	800ba16 <HAL_SPI_ErrorCallback+0x32>
	else if	(hspi == &hspi3){err_msg |= ERR_SPI3_ERRORCALLBACK;}
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	4a09      	ldr	r2, [pc, #36]	; (800ba2c <HAL_SPI_ErrorCallback+0x48>)
 800ba06:	4293      	cmp	r3, r2
 800ba08:	d105      	bne.n	800ba16 <HAL_SPI_ErrorCallback+0x32>
 800ba0a:	4b07      	ldr	r3, [pc, #28]	; (800ba28 <HAL_SPI_ErrorCallback+0x44>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ba12:	4a05      	ldr	r2, [pc, #20]	; (800ba28 <HAL_SPI_ErrorCallback+0x44>)
 800ba14:	6013      	str	r3, [r2, #0]
}
 800ba16:	bf00      	nop
 800ba18:	370c      	adds	r7, #12
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba20:	4770      	bx	lr
 800ba22:	bf00      	nop
 800ba24:	20002420 	.word	0x20002420
 800ba28:	200000e4 	.word	0x200000e4
 800ba2c:	200025cc 	.word	0x200025cc

0800ba30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ba30:	b480      	push	{r7}
 800ba32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800ba34:	bf00      	nop
 800ba36:	46bd      	mov	sp, r7
 800ba38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3c:	4770      	bx	lr

0800ba3e <write8>:

#include "readWrite.h"

//Fct to write (SPI) a byte and test if the writing has been successful
uint32_t write8(uint8_t registerAdress, uint8_t command, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800ba3e:	b580      	push	{r7, lr}
 800ba40:	b088      	sub	sp, #32
 800ba42:	af02      	add	r7, sp, #8
 800ba44:	603a      	str	r2, [r7, #0]
 800ba46:	461a      	mov	r2, r3
 800ba48:	4603      	mov	r3, r0
 800ba4a:	71fb      	strb	r3, [r7, #7]
 800ba4c:	460b      	mov	r3, r1
 800ba4e:	71bb      	strb	r3, [r7, #6]
 800ba50:	4613      	mov	r3, r2
 800ba52:	80bb      	strh	r3, [r7, #4]
	uint16_t Size = 2;
 800ba54:	2302      	movs	r3, #2
 800ba56:	827b      	strh	r3, [r7, #18]
	uint8_t dataWrite[2] = {0};
 800ba58:	2300      	movs	r3, #0
 800ba5a:	823b      	strh	r3, [r7, #16]
	dataWrite[0] = registerAdress;
 800ba5c:	79fb      	ldrb	r3, [r7, #7]
 800ba5e:	743b      	strb	r3, [r7, #16]
	dataWrite[1] = command;
 800ba60:	79bb      	ldrb	r3, [r7, #6]
 800ba62:	747b      	strb	r3, [r7, #17]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800ba64:	88bb      	ldrh	r3, [r7, #4]
 800ba66:	2200      	movs	r2, #0
 800ba68:	4619      	mov	r1, r3
 800ba6a:	6838      	ldr	r0, [r7, #0]
 800ba6c:	f7f6 fbce 	bl	800220c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspiN, (uint8_t*) &dataWrite, Size, 10);
 800ba70:	8a7a      	ldrh	r2, [r7, #18]
 800ba72:	f107 0110 	add.w	r1, r7, #16
 800ba76:	230a      	movs	r3, #10
 800ba78:	6a38      	ldr	r0, [r7, #32]
 800ba7a:	f7f9 fb28 	bl	80050ce <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800ba7e:	88bb      	ldrh	r3, [r7, #4]
 800ba80:	2201      	movs	r2, #1
 800ba82:	4619      	mov	r1, r3
 800ba84:	6838      	ldr	r0, [r7, #0]
 800ba86:	f7f6 fbc1 	bl	800220c <HAL_GPIO_WritePin>

//	TESTING IF WRITING WAS SUCCESSFUL
	uint32_t test = 0;
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	73fb      	strb	r3, [r7, #15]
	read8(registerAdress, &dataRead, GPIO_Port, Pin, hspiN);
 800ba92:	88ba      	ldrh	r2, [r7, #4]
 800ba94:	f107 010f 	add.w	r1, r7, #15
 800ba98:	79f8      	ldrb	r0, [r7, #7]
 800ba9a:	6a3b      	ldr	r3, [r7, #32]
 800ba9c:	9300      	str	r3, [sp, #0]
 800ba9e:	4613      	mov	r3, r2
 800baa0:	683a      	ldr	r2, [r7, #0]
 800baa2:	f000 f80b 	bl	800babc <read8>
	if(dataRead == command){test=1;}
 800baa6:	7bfb      	ldrb	r3, [r7, #15]
 800baa8:	79ba      	ldrb	r2, [r7, #6]
 800baaa:	429a      	cmp	r2, r3
 800baac:	d101      	bne.n	800bab2 <write8+0x74>
 800baae:	2301      	movs	r3, #1
 800bab0:	617b      	str	r3, [r7, #20]
	return test;
 800bab2:	697b      	ldr	r3, [r7, #20]
}
 800bab4:	4618      	mov	r0, r3
 800bab6:	3718      	adds	r7, #24
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}

0800babc <read8>:

//Fct to read a byte at the corresponding register address (SPI)
void read8(uint8_t registerAdress, uint8_t *data, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b086      	sub	sp, #24
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	60b9      	str	r1, [r7, #8]
 800bac4:	607a      	str	r2, [r7, #4]
 800bac6:	461a      	mov	r2, r3
 800bac8:	4603      	mov	r3, r0
 800baca:	73fb      	strb	r3, [r7, #15]
 800bacc:	4613      	mov	r3, r2
 800bace:	81bb      	strh	r3, [r7, #12]
	uint16_t Size = 2;
 800bad0:	2302      	movs	r3, #2
 800bad2:	82fb      	strh	r3, [r7, #22]
	uint8_t dataRead[2] = {0};
 800bad4:	2300      	movs	r3, #0
 800bad6:	82bb      	strh	r3, [r7, #20]
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 800bad8:	7bfb      	ldrb	r3, [r7, #15]
 800bada:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	753b      	strb	r3, [r7, #20]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800bae2:	89bb      	ldrh	r3, [r7, #12]
 800bae4:	2200      	movs	r2, #0
 800bae6:	4619      	mov	r1, r3
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f7f6 fb8f 	bl	800220c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*) &dataRead, Size, 10);
 800baee:	8afa      	ldrh	r2, [r7, #22]
 800baf0:	f107 0114 	add.w	r1, r7, #20
 800baf4:	230a      	movs	r3, #10
 800baf6:	6a38      	ldr	r0, [r7, #32]
 800baf8:	f7f9 fc1b 	bl	8005332 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800bafc:	89bb      	ldrh	r3, [r7, #12]
 800bafe:	2201      	movs	r2, #1
 800bb00:	4619      	mov	r1, r3
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f7f6 fb82 	bl	800220c <HAL_GPIO_WritePin>
	*data = dataRead[1];
 800bb08:	7d7a      	ldrb	r2, [r7, #21]
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	701a      	strb	r2, [r3, #0]
}
 800bb0e:	bf00      	nop
 800bb10:	3718      	adds	r7, #24
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}

0800bb16 <readN>:

//Fct to read 2*Number bytes and put them in N uint16_t form (SPI)
void readN(uint8_t registerAdress, uint8_t *data, uint16_t number, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800bb16:	b580      	push	{r7, lr}
 800bb18:	b086      	sub	sp, #24
 800bb1a:	af02      	add	r7, sp, #8
 800bb1c:	60b9      	str	r1, [r7, #8]
 800bb1e:	607b      	str	r3, [r7, #4]
 800bb20:	4603      	mov	r3, r0
 800bb22:	73fb      	strb	r3, [r7, #15]
 800bb24:	4613      	mov	r3, r2
 800bb26:	81bb      	strh	r3, [r7, #12]
	data[0] = registerAdress | 0x80;
 800bb28:	7bfb      	ldrb	r3, [r7, #15]
 800bb2a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bb2e:	b2da      	uxtb	r2, r3
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800bb34:	8b3b      	ldrh	r3, [r7, #24]
 800bb36:	2200      	movs	r2, #0
 800bb38:	4619      	mov	r1, r3
 800bb3a:	6878      	ldr	r0, [r7, #4]
 800bb3c:	f7f6 fb66 	bl	800220c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, 1, 1);
 800bb40:	2301      	movs	r3, #1
 800bb42:	9300      	str	r3, [sp, #0]
 800bb44:	2301      	movs	r3, #1
 800bb46:	68ba      	ldr	r2, [r7, #8]
 800bb48:	68b9      	ldr	r1, [r7, #8]
 800bb4a:	69f8      	ldr	r0, [r7, #28]
 800bb4c:	f7f9 fcf7 	bl	800553e <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, number, 2);
 800bb50:	89ba      	ldrh	r2, [r7, #12]
 800bb52:	2302      	movs	r3, #2
 800bb54:	9300      	str	r3, [sp, #0]
 800bb56:	4613      	mov	r3, r2
 800bb58:	68ba      	ldr	r2, [r7, #8]
 800bb5a:	68b9      	ldr	r1, [r7, #8]
 800bb5c:	69f8      	ldr	r0, [r7, #28]
 800bb5e:	f7f9 fcee 	bl	800553e <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800bb62:	8b3b      	ldrh	r3, [r7, #24]
 800bb64:	2201      	movs	r2, #1
 800bb66:	4619      	mov	r1, r3
 800bb68:	6878      	ldr	r0, [r7, #4]
 800bb6a:	f7f6 fb4f 	bl	800220c <HAL_GPIO_WritePin>
}
 800bb6e:	bf00      	nop
 800bb70:	3710      	adds	r7, #16
 800bb72:	46bd      	mov	sp, r7
 800bb74:	bd80      	pop	{r7, pc}

0800bb76 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800bb76:	b580      	push	{r7, lr}
 800bb78:	b084      	sub	sp, #16
 800bb7a:	af00      	add	r7, sp, #0
 800bb7c:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800bb7e:	f7f5 fa39 	bl	8000ff4 <HAL_GetTick>
 800bb82:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800bb84:	e006      	b.n	800bb94 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bb86:	f7fe fe5f 	bl	800a848 <BSP_SD_GetCardState>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d101      	bne.n	800bb94 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800bb90:	2300      	movs	r3, #0
 800bb92:	e009      	b.n	800bba8 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800bb94:	f7f5 fa2e 	bl	8000ff4 <HAL_GetTick>
 800bb98:	4602      	mov	r2, r0
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	1ad2      	subs	r2, r2, r3
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	429a      	cmp	r2, r3
 800bba2:	d3f0      	bcc.n	800bb86 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800bba4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bba8:	4618      	mov	r0, r3
 800bbaa:	3710      	adds	r7, #16
 800bbac:	46bd      	mov	sp, r7
 800bbae:	bd80      	pop	{r7, pc}

0800bbb0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b082      	sub	sp, #8
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800bbba:	4b0b      	ldr	r3, [pc, #44]	; (800bbe8 <SD_CheckStatus+0x38>)
 800bbbc:	2201      	movs	r2, #1
 800bbbe:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800bbc0:	f7fe fe42 	bl	800a848 <BSP_SD_GetCardState>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d107      	bne.n	800bbda <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800bbca:	4b07      	ldr	r3, [pc, #28]	; (800bbe8 <SD_CheckStatus+0x38>)
 800bbcc:	781b      	ldrb	r3, [r3, #0]
 800bbce:	b2db      	uxtb	r3, r3
 800bbd0:	f023 0301 	bic.w	r3, r3, #1
 800bbd4:	b2da      	uxtb	r2, r3
 800bbd6:	4b04      	ldr	r3, [pc, #16]	; (800bbe8 <SD_CheckStatus+0x38>)
 800bbd8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800bbda:	4b03      	ldr	r3, [pc, #12]	; (800bbe8 <SD_CheckStatus+0x38>)
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	b2db      	uxtb	r3, r3
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	3708      	adds	r7, #8
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}
 800bbe8:	20000005 	.word	0x20000005

0800bbec <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800bbec:	b580      	push	{r7, lr}
 800bbee:	b082      	sub	sp, #8
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	4603      	mov	r3, r0
 800bbf4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800bbf6:	f7fe fdcd 	bl	800a794 <BSP_SD_Init>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d107      	bne.n	800bc10 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800bc00:	79fb      	ldrb	r3, [r7, #7]
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7ff ffd4 	bl	800bbb0 <SD_CheckStatus>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	461a      	mov	r2, r3
 800bc0c:	4b04      	ldr	r3, [pc, #16]	; (800bc20 <SD_initialize+0x34>)
 800bc0e:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800bc10:	4b03      	ldr	r3, [pc, #12]	; (800bc20 <SD_initialize+0x34>)
 800bc12:	781b      	ldrb	r3, [r3, #0]
 800bc14:	b2db      	uxtb	r3, r3
}
 800bc16:	4618      	mov	r0, r3
 800bc18:	3708      	adds	r7, #8
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	bd80      	pop	{r7, pc}
 800bc1e:	bf00      	nop
 800bc20:	20000005 	.word	0x20000005

0800bc24 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b082      	sub	sp, #8
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800bc2e:	79fb      	ldrb	r3, [r7, #7]
 800bc30:	4618      	mov	r0, r3
 800bc32:	f7ff ffbd 	bl	800bbb0 <SD_CheckStatus>
 800bc36:	4603      	mov	r3, r0
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3708      	adds	r7, #8
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}

0800bc40 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b088      	sub	sp, #32
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	60b9      	str	r1, [r7, #8]
 800bc48:	607a      	str	r2, [r7, #4]
 800bc4a:	603b      	str	r3, [r7, #0]
 800bc4c:	4603      	mov	r3, r0
 800bc4e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bc50:	2301      	movs	r3, #1
 800bc52:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bc54:	f247 5030 	movw	r0, #30000	; 0x7530
 800bc58:	f7ff ff8d 	bl	800bb76 <SD_CheckStatusWithTimeout>
 800bc5c:	4603      	mov	r3, r0
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	da01      	bge.n	800bc66 <SD_read+0x26>
  {
    return res;
 800bc62:	7ffb      	ldrb	r3, [r7, #31]
 800bc64:	e08b      	b.n	800bd7e <SD_read+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 800bc66:	68bb      	ldr	r3, [r7, #8]
 800bc68:	f003 0303 	and.w	r3, r3, #3
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	f040 8085 	bne.w	800bd7c <SD_read+0x13c>
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800bc72:	683a      	ldr	r2, [r7, #0]
 800bc74:	6879      	ldr	r1, [r7, #4]
 800bc76:	68b8      	ldr	r0, [r7, #8]
 800bc78:	f7fe fdb2 	bl	800a7e0 <BSP_SD_ReadBlocks_DMA>
 800bc7c:	4603      	mov	r3, r0
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d133      	bne.n	800bcea <SD_read+0xaa>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800bc82:	4b41      	ldr	r3, [pc, #260]	; (800bd88 <SD_read+0x148>)
 800bc84:	2200      	movs	r2, #0
 800bc86:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800bc88:	f7f5 f9b4 	bl	8000ff4 <HAL_GetTick>
 800bc8c:	6178      	str	r0, [r7, #20]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800bc8e:	bf00      	nop
 800bc90:	4b3d      	ldr	r3, [pc, #244]	; (800bd88 <SD_read+0x148>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d108      	bne.n	800bcaa <SD_read+0x6a>
 800bc98:	f7f5 f9ac 	bl	8000ff4 <HAL_GetTick>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	1ad3      	subs	r3, r2, r3
 800bca2:	f247 522f 	movw	r2, #29999	; 0x752f
 800bca6:	4293      	cmp	r3, r2
 800bca8:	d9f2      	bls.n	800bc90 <SD_read+0x50>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800bcaa:	4b37      	ldr	r3, [pc, #220]	; (800bd88 <SD_read+0x148>)
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d102      	bne.n	800bcb8 <SD_read+0x78>
      {
        res = RES_ERROR;
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	77fb      	strb	r3, [r7, #31]
 800bcb6:	e061      	b.n	800bd7c <SD_read+0x13c>
      }
      else
      {
        ReadStatus = 0;
 800bcb8:	4b33      	ldr	r3, [pc, #204]	; (800bd88 <SD_read+0x148>)
 800bcba:	2200      	movs	r2, #0
 800bcbc:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800bcbe:	f7f5 f999 	bl	8000ff4 <HAL_GetTick>
 800bcc2:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800bcc4:	e007      	b.n	800bcd6 <SD_read+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bcc6:	f7fe fdbf 	bl	800a848 <BSP_SD_GetCardState>
 800bcca:	4603      	mov	r3, r0
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d102      	bne.n	800bcd6 <SD_read+0x96>
          {
            res = RES_OK;
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	77fb      	strb	r3, [r7, #31]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800bcd4:	e052      	b.n	800bd7c <SD_read+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800bcd6:	f7f5 f98d 	bl	8000ff4 <HAL_GetTick>
 800bcda:	4602      	mov	r2, r0
 800bcdc:	697b      	ldr	r3, [r7, #20]
 800bcde:	1ad3      	subs	r3, r2, r3
 800bce0:	f247 522f 	movw	r2, #29999	; 0x752f
 800bce4:	4293      	cmp	r3, r2
 800bce6:	d9ee      	bls.n	800bcc6 <SD_read+0x86>
 800bce8:	e048      	b.n	800bd7c <SD_read+0x13c>
#if defined(ENABLE_SCRATCH_BUFFER)
    else {
      /* Slow path, fetch each sector a part and memcpy to destination buffer */
      int i;

      for (i = 0; i < count; i++) {
 800bcea:	2300      	movs	r3, #0
 800bcec:	61bb      	str	r3, [r7, #24]
 800bcee:	e034      	b.n	800bd5a <SD_read+0x11a>
        ret = BSP_SD_ReadBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	1c5a      	adds	r2, r3, #1
 800bcf4:	607a      	str	r2, [r7, #4]
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	4824      	ldr	r0, [pc, #144]	; (800bd8c <SD_read+0x14c>)
 800bcfc:	f7fe fd70 	bl	800a7e0 <BSP_SD_ReadBlocks_DMA>
 800bd00:	4603      	mov	r3, r0
 800bd02:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 800bd04:	7fbb      	ldrb	r3, [r7, #30]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d12c      	bne.n	800bd64 <SD_read+0x124>
          /* wait until the read is successful or a timeout occurs */

          ReadStatus = 0;
 800bd0a:	4b1f      	ldr	r3, [pc, #124]	; (800bd88 <SD_read+0x148>)
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	601a      	str	r2, [r3, #0]
          timeout = HAL_GetTick();
 800bd10:	f7f5 f970 	bl	8000ff4 <HAL_GetTick>
 800bd14:	6178      	str	r0, [r7, #20]
          while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800bd16:	bf00      	nop
 800bd18:	4b1b      	ldr	r3, [pc, #108]	; (800bd88 <SD_read+0x148>)
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d108      	bne.n	800bd32 <SD_read+0xf2>
 800bd20:	f7f5 f968 	bl	8000ff4 <HAL_GetTick>
 800bd24:	4602      	mov	r2, r0
 800bd26:	697b      	ldr	r3, [r7, #20]
 800bd28:	1ad3      	subs	r3, r2, r3
 800bd2a:	f247 522f 	movw	r2, #29999	; 0x752f
 800bd2e:	4293      	cmp	r3, r2
 800bd30:	d9f2      	bls.n	800bd18 <SD_read+0xd8>
          {
          }
          if (ReadStatus == 0)
 800bd32:	4b15      	ldr	r3, [pc, #84]	; (800bd88 <SD_read+0x148>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d016      	beq.n	800bd68 <SD_read+0x128>
          *
          * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
          */
          SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif
          memcpy(buff, scratch, BLOCKSIZE);
 800bd3a:	68bb      	ldr	r3, [r7, #8]
 800bd3c:	4a13      	ldr	r2, [pc, #76]	; (800bd8c <SD_read+0x14c>)
 800bd3e:	4618      	mov	r0, r3
 800bd40:	4611      	mov	r1, r2
 800bd42:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bd46:	461a      	mov	r2, r3
 800bd48:	f000 feee 	bl	800cb28 <memcpy>
          buff += BLOCKSIZE;
 800bd4c:	68bb      	ldr	r3, [r7, #8]
 800bd4e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800bd52:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++) {
 800bd54:	69bb      	ldr	r3, [r7, #24]
 800bd56:	3301      	adds	r3, #1
 800bd58:	61bb      	str	r3, [r7, #24]
 800bd5a:	69ba      	ldr	r2, [r7, #24]
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	429a      	cmp	r2, r3
 800bd60:	d3c6      	bcc.n	800bcf0 <SD_read+0xb0>
 800bd62:	e002      	b.n	800bd6a <SD_read+0x12a>
        }
        else
        {
          break;
 800bd64:	bf00      	nop
 800bd66:	e000      	b.n	800bd6a <SD_read+0x12a>
            break;
 800bd68:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK))
 800bd6a:	69ba      	ldr	r2, [r7, #24]
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	429a      	cmp	r2, r3
 800bd70:	d104      	bne.n	800bd7c <SD_read+0x13c>
 800bd72:	7fbb      	ldrb	r3, [r7, #30]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d101      	bne.n	800bd7c <SD_read+0x13c>
        res = RES_OK;
 800bd78:	2300      	movs	r3, #0
 800bd7a:	77fb      	strb	r3, [r7, #31]
    }
#endif
  }

  return res;
 800bd7c:	7ffb      	ldrb	r3, [r7, #31]
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3720      	adds	r7, #32
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}
 800bd86:	bf00      	nop
 800bd88:	200002ec 	.word	0x200002ec
 800bd8c:	200000e8 	.word	0x200000e8

0800bd90 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b088      	sub	sp, #32
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	60b9      	str	r1, [r7, #8]
 800bd98:	607a      	str	r2, [r7, #4]
 800bd9a:	603b      	str	r3, [r7, #0]
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bda0:	2301      	movs	r3, #1
 800bda2:	77fb      	strb	r3, [r7, #31]
  uint32_t timeout;
  uint8_t ret;
  int i;

   WriteStatus = 0;
 800bda4:	4b4c      	ldr	r3, [pc, #304]	; (800bed8 <SD_write+0x148>)
 800bda6:	2200      	movs	r2, #0
 800bda8:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)   
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bdaa:	f247 5030 	movw	r0, #30000	; 0x7530
 800bdae:	f7ff fee2 	bl	800bb76 <SD_CheckStatusWithTimeout>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	da01      	bge.n	800bdbc <SD_write+0x2c>
  {
    return res;
 800bdb8:	7ffb      	ldrb	r3, [r7, #31]
 800bdba:	e088      	b.n	800bece <SD_write+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	f003 0303 	and.w	r3, r3, #3
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	f040 8082 	bne.w	800becc <SD_write+0x13c>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800bdc8:	683a      	ldr	r2, [r7, #0]
 800bdca:	6879      	ldr	r1, [r7, #4]
 800bdcc:	68b8      	ldr	r0, [r7, #8]
 800bdce:	f7fe fd21 	bl	800a814 <BSP_SD_WriteBlocks_DMA>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d130      	bne.n	800be3a <SD_write+0xaa>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800bdd8:	f7f5 f90c 	bl	8000ff4 <HAL_GetTick>
 800bddc:	6178      	str	r0, [r7, #20]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800bdde:	bf00      	nop
 800bde0:	4b3d      	ldr	r3, [pc, #244]	; (800bed8 <SD_write+0x148>)
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d108      	bne.n	800bdfa <SD_write+0x6a>
 800bde8:	f7f5 f904 	bl	8000ff4 <HAL_GetTick>
 800bdec:	4602      	mov	r2, r0
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	1ad3      	subs	r3, r2, r3
 800bdf2:	f247 522f 	movw	r2, #29999	; 0x752f
 800bdf6:	4293      	cmp	r3, r2
 800bdf8:	d9f2      	bls.n	800bde0 <SD_write+0x50>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800bdfa:	4b37      	ldr	r3, [pc, #220]	; (800bed8 <SD_write+0x148>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d102      	bne.n	800be08 <SD_write+0x78>
      {
        res = RES_ERROR;
 800be02:	2301      	movs	r3, #1
 800be04:	77fb      	strb	r3, [r7, #31]
 800be06:	e061      	b.n	800becc <SD_write+0x13c>
      }
      else
      {
        WriteStatus = 0;
 800be08:	4b33      	ldr	r3, [pc, #204]	; (800bed8 <SD_write+0x148>)
 800be0a:	2200      	movs	r2, #0
 800be0c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800be0e:	f7f5 f8f1 	bl	8000ff4 <HAL_GetTick>
 800be12:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800be14:	e007      	b.n	800be26 <SD_write+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800be16:	f7fe fd17 	bl	800a848 <BSP_SD_GetCardState>
 800be1a:	4603      	mov	r3, r0
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d102      	bne.n	800be26 <SD_write+0x96>
          {
            res = RES_OK;
 800be20:	2300      	movs	r3, #0
 800be22:	77fb      	strb	r3, [r7, #31]
            break;
 800be24:	e052      	b.n	800becc <SD_write+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800be26:	f7f5 f8e5 	bl	8000ff4 <HAL_GetTick>
 800be2a:	4602      	mov	r2, r0
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	1ad3      	subs	r3, r2, r3
 800be30:	f247 522f 	movw	r2, #29999	; 0x752f
 800be34:	4293      	cmp	r3, r2
 800be36:	d9ee      	bls.n	800be16 <SD_write+0x86>
 800be38:	e048      	b.n	800becc <SD_write+0x13c>
      * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
      */
      SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif

      for (i = 0; i < count; i++)
 800be3a:	2300      	movs	r3, #0
 800be3c:	61bb      	str	r3, [r7, #24]
 800be3e:	e034      	b.n	800beaa <SD_write+0x11a>
      {
        WriteStatus = 0;
 800be40:	4b25      	ldr	r3, [pc, #148]	; (800bed8 <SD_write+0x148>)
 800be42:	2200      	movs	r2, #0
 800be44:	601a      	str	r2, [r3, #0]
        ret = BSP_SD_WriteBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	1c5a      	adds	r2, r3, #1
 800be4a:	607a      	str	r2, [r7, #4]
 800be4c:	2201      	movs	r2, #1
 800be4e:	4619      	mov	r1, r3
 800be50:	4822      	ldr	r0, [pc, #136]	; (800bedc <SD_write+0x14c>)
 800be52:	f7fe fcdf 	bl	800a814 <BSP_SD_WriteBlocks_DMA>
 800be56:	4603      	mov	r3, r0
 800be58:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 800be5a:	7fbb      	ldrb	r3, [r7, #30]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d129      	bne.n	800beb4 <SD_write+0x124>
          /* wait for a message from the queue or a timeout */
          timeout = HAL_GetTick();
 800be60:	f7f5 f8c8 	bl	8000ff4 <HAL_GetTick>
 800be64:	6178      	str	r0, [r7, #20]
          while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800be66:	bf00      	nop
 800be68:	4b1b      	ldr	r3, [pc, #108]	; (800bed8 <SD_write+0x148>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d108      	bne.n	800be82 <SD_write+0xf2>
 800be70:	f7f5 f8c0 	bl	8000ff4 <HAL_GetTick>
 800be74:	4602      	mov	r2, r0
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	1ad3      	subs	r3, r2, r3
 800be7a:	f247 522f 	movw	r2, #29999	; 0x752f
 800be7e:	4293      	cmp	r3, r2
 800be80:	d9f2      	bls.n	800be68 <SD_write+0xd8>
          {
          }
          if (WriteStatus == 0)
 800be82:	4b15      	ldr	r3, [pc, #84]	; (800bed8 <SD_write+0x148>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d016      	beq.n	800beb8 <SD_write+0x128>
          {
            break;
          }

          memcpy((void *)buff, (void *)scratch, BLOCKSIZE);
 800be8a:	68bb      	ldr	r3, [r7, #8]
 800be8c:	4a13      	ldr	r2, [pc, #76]	; (800bedc <SD_write+0x14c>)
 800be8e:	4618      	mov	r0, r3
 800be90:	4611      	mov	r1, r2
 800be92:	f44f 7300 	mov.w	r3, #512	; 0x200
 800be96:	461a      	mov	r2, r3
 800be98:	f000 fe46 	bl	800cb28 <memcpy>
          buff += BLOCKSIZE;
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800bea2:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++)
 800bea4:	69bb      	ldr	r3, [r7, #24]
 800bea6:	3301      	adds	r3, #1
 800bea8:	61bb      	str	r3, [r7, #24]
 800beaa:	69ba      	ldr	r2, [r7, #24]
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	429a      	cmp	r2, r3
 800beb0:	d3c6      	bcc.n	800be40 <SD_write+0xb0>
 800beb2:	e002      	b.n	800beba <SD_write+0x12a>
        }
        else
        {
          break;
 800beb4:	bf00      	nop
 800beb6:	e000      	b.n	800beba <SD_write+0x12a>
            break;
 800beb8:	bf00      	nop
        }
      }
      if ((i == count) && (ret == MSD_OK))
 800beba:	69ba      	ldr	r2, [r7, #24]
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	429a      	cmp	r2, r3
 800bec0:	d104      	bne.n	800becc <SD_write+0x13c>
 800bec2:	7fbb      	ldrb	r3, [r7, #30]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d101      	bne.n	800becc <SD_write+0x13c>
        res = RES_OK;
 800bec8:	2300      	movs	r3, #0
 800beca:	77fb      	strb	r3, [r7, #31]
    }

  }
  return res;
 800becc:	7ffb      	ldrb	r3, [r7, #31]
}
 800bece:	4618      	mov	r0, r3
 800bed0:	3720      	adds	r7, #32
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}
 800bed6:	bf00      	nop
 800bed8:	200002e8 	.word	0x200002e8
 800bedc:	200000e8 	.word	0x200000e8

0800bee0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b08c      	sub	sp, #48	; 0x30
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	4603      	mov	r3, r0
 800bee8:	603a      	str	r2, [r7, #0]
 800beea:	71fb      	strb	r3, [r7, #7]
 800beec:	460b      	mov	r3, r1
 800beee:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800bef0:	2301      	movs	r3, #1
 800bef2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800bef6:	4b25      	ldr	r3, [pc, #148]	; (800bf8c <SD_ioctl+0xac>)
 800bef8:	781b      	ldrb	r3, [r3, #0]
 800befa:	b2db      	uxtb	r3, r3
 800befc:	f003 0301 	and.w	r3, r3, #1
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d001      	beq.n	800bf08 <SD_ioctl+0x28>
 800bf04:	2303      	movs	r3, #3
 800bf06:	e03c      	b.n	800bf82 <SD_ioctl+0xa2>

  switch (cmd)
 800bf08:	79bb      	ldrb	r3, [r7, #6]
 800bf0a:	2b03      	cmp	r3, #3
 800bf0c:	d834      	bhi.n	800bf78 <SD_ioctl+0x98>
 800bf0e:	a201      	add	r2, pc, #4	; (adr r2, 800bf14 <SD_ioctl+0x34>)
 800bf10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf14:	0800bf25 	.word	0x0800bf25
 800bf18:	0800bf2d 	.word	0x0800bf2d
 800bf1c:	0800bf45 	.word	0x0800bf45
 800bf20:	0800bf5f 	.word	0x0800bf5f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800bf24:	2300      	movs	r3, #0
 800bf26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bf2a:	e028      	b.n	800bf7e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bf2c:	f107 030c 	add.w	r3, r7, #12
 800bf30:	4618      	mov	r0, r3
 800bf32:	f7fe fc99 	bl	800a868 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800bf36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bf42:	e01c      	b.n	800bf7e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bf44:	f107 030c 	add.w	r3, r7, #12
 800bf48:	4618      	mov	r0, r3
 800bf4a:	f7fe fc8d 	bl	800a868 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bf4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf50:	b29a      	uxth	r2, r3
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800bf56:	2300      	movs	r3, #0
 800bf58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bf5c:	e00f      	b.n	800bf7e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bf5e:	f107 030c 	add.w	r3, r7, #12
 800bf62:	4618      	mov	r0, r3
 800bf64:	f7fe fc80 	bl	800a868 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bf68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf6a:	0a5a      	lsrs	r2, r3, #9
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bf70:	2300      	movs	r3, #0
 800bf72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bf76:	e002      	b.n	800bf7e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bf78:	2304      	movs	r3, #4
 800bf7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800bf7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	3730      	adds	r7, #48	; 0x30
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}
 800bf8a:	bf00      	nop
 800bf8c:	20000005 	.word	0x20000005

0800bf90 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800bf90:	b480      	push	{r7}
 800bf92:	af00      	add	r7, sp, #0
             
  WriteStatus = 1;
 800bf94:	4b03      	ldr	r3, [pc, #12]	; (800bfa4 <BSP_SD_WriteCpltCallback+0x14>)
 800bf96:	2201      	movs	r2, #1
 800bf98:	601a      	str	r2, [r3, #0]
}
 800bf9a:	bf00      	nop
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa2:	4770      	bx	lr
 800bfa4:	200002e8 	.word	0x200002e8

0800bfa8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800bfa8:	b480      	push	{r7}
 800bfaa:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800bfac:	4b03      	ldr	r3, [pc, #12]	; (800bfbc <BSP_SD_ReadCpltCallback+0x14>)
 800bfae:	2201      	movs	r2, #1
 800bfb0:	601a      	str	r2, [r3, #0]
}
 800bfb2:	bf00      	nop
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfba:	4770      	bx	lr
 800bfbc:	200002ec 	.word	0x200002ec

0800bfc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b082      	sub	sp, #8
 800bfc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	607b      	str	r3, [r7, #4]
 800bfca:	4a10      	ldr	r2, [pc, #64]	; (800c00c <HAL_MspInit+0x4c>)
 800bfcc:	4b0f      	ldr	r3, [pc, #60]	; (800c00c <HAL_MspInit+0x4c>)
 800bfce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bfd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bfd4:	6453      	str	r3, [r2, #68]	; 0x44
 800bfd6:	4b0d      	ldr	r3, [pc, #52]	; (800c00c <HAL_MspInit+0x4c>)
 800bfd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bfda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bfde:	607b      	str	r3, [r7, #4]
 800bfe0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	603b      	str	r3, [r7, #0]
 800bfe6:	4a09      	ldr	r2, [pc, #36]	; (800c00c <HAL_MspInit+0x4c>)
 800bfe8:	4b08      	ldr	r3, [pc, #32]	; (800c00c <HAL_MspInit+0x4c>)
 800bfea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bff0:	6413      	str	r3, [r2, #64]	; 0x40
 800bff2:	4b06      	ldr	r3, [pc, #24]	; (800c00c <HAL_MspInit+0x4c>)
 800bff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bffa:	603b      	str	r3, [r7, #0]
 800bffc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800bffe:	2007      	movs	r0, #7
 800c000:	f7f5 fb8a 	bl	8001718 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c004:	bf00      	nop
 800c006:	3708      	adds	r7, #8
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}
 800c00c:	40023800 	.word	0x40023800

0800c010 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b08c      	sub	sp, #48	; 0x30
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c018:	f107 031c 	add.w	r3, r7, #28
 800c01c:	2200      	movs	r2, #0
 800c01e:	601a      	str	r2, [r3, #0]
 800c020:	605a      	str	r2, [r3, #4]
 800c022:	609a      	str	r2, [r3, #8]
 800c024:	60da      	str	r2, [r3, #12]
 800c026:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	4a5e      	ldr	r2, [pc, #376]	; (800c1a8 <HAL_ADC_MspInit+0x198>)
 800c02e:	4293      	cmp	r3, r2
 800c030:	d158      	bne.n	800c0e4 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c032:	2300      	movs	r3, #0
 800c034:	61bb      	str	r3, [r7, #24]
 800c036:	4a5d      	ldr	r2, [pc, #372]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c038:	4b5c      	ldr	r3, [pc, #368]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c03a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c03c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c040:	6453      	str	r3, [r2, #68]	; 0x44
 800c042:	4b5a      	ldr	r3, [pc, #360]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c04a:	61bb      	str	r3, [r7, #24]
 800c04c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c04e:	2300      	movs	r3, #0
 800c050:	617b      	str	r3, [r7, #20]
 800c052:	4a56      	ldr	r2, [pc, #344]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c054:	4b55      	ldr	r3, [pc, #340]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c058:	f043 0302 	orr.w	r3, r3, #2
 800c05c:	6313      	str	r3, [r2, #48]	; 0x30
 800c05e:	4b53      	ldr	r3, [pc, #332]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c062:	f003 0302 	and.w	r3, r3, #2
 800c066:	617b      	str	r3, [r7, #20]
 800c068:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = VBAT1_Pin;
 800c06a:	2302      	movs	r3, #2
 800c06c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c06e:	2303      	movs	r3, #3
 800c070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c072:	2300      	movs	r3, #0
 800c074:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 800c076:	f107 031c 	add.w	r3, r7, #28
 800c07a:	4619      	mov	r1, r3
 800c07c:	484c      	ldr	r0, [pc, #304]	; (800c1b0 <HAL_ADC_MspInit+0x1a0>)
 800c07e:	f7f5 ff33 	bl	8001ee8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800c082:	4b4c      	ldr	r3, [pc, #304]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c084:	4a4c      	ldr	r2, [pc, #304]	; (800c1b8 <HAL_ADC_MspInit+0x1a8>)
 800c086:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800c088:	4b4a      	ldr	r3, [pc, #296]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c08a:	2200      	movs	r2, #0
 800c08c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c08e:	4b49      	ldr	r3, [pc, #292]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c090:	2200      	movs	r2, #0
 800c092:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c094:	4b47      	ldr	r3, [pc, #284]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c096:	2200      	movs	r2, #0
 800c098:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800c09a:	4b46      	ldr	r3, [pc, #280]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c09c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c0a0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c0a2:	4b44      	ldr	r3, [pc, #272]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c0a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c0a8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c0aa:	4b42      	ldr	r3, [pc, #264]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c0ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c0b0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800c0b2:	4b40      	ldr	r3, [pc, #256]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c0b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c0b8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800c0ba:	4b3e      	ldr	r3, [pc, #248]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c0bc:	2200      	movs	r2, #0
 800c0be:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c0c0:	4b3c      	ldr	r3, [pc, #240]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800c0c6:	483b      	ldr	r0, [pc, #236]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c0c8:	f7f5 fb76 	bl	80017b8 <HAL_DMA_Init>
 800c0cc:	4603      	mov	r3, r0
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d001      	beq.n	800c0d6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800c0d2:	f7ff fcad 	bl	800ba30 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	4a36      	ldr	r2, [pc, #216]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c0da:	639a      	str	r2, [r3, #56]	; 0x38
 800c0dc:	4a35      	ldr	r2, [pc, #212]	; (800c1b4 <HAL_ADC_MspInit+0x1a4>)
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800c0e2:	e05d      	b.n	800c1a0 <HAL_ADC_MspInit+0x190>
  else if(hadc->Instance==ADC2)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a34      	ldr	r2, [pc, #208]	; (800c1bc <HAL_ADC_MspInit+0x1ac>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d158      	bne.n	800c1a0 <HAL_ADC_MspInit+0x190>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	613b      	str	r3, [r7, #16]
 800c0f2:	4a2e      	ldr	r2, [pc, #184]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c0f4:	4b2d      	ldr	r3, [pc, #180]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c0f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c0fc:	6453      	str	r3, [r2, #68]	; 0x44
 800c0fe:	4b2b      	ldr	r3, [pc, #172]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c102:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c106:	613b      	str	r3, [r7, #16]
 800c108:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c10a:	2300      	movs	r3, #0
 800c10c:	60fb      	str	r3, [r7, #12]
 800c10e:	4a27      	ldr	r2, [pc, #156]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c110:	4b26      	ldr	r3, [pc, #152]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c114:	f043 0302 	orr.w	r3, r3, #2
 800c118:	6313      	str	r3, [r2, #48]	; 0x30
 800c11a:	4b24      	ldr	r3, [pc, #144]	; (800c1ac <HAL_ADC_MspInit+0x19c>)
 800c11c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c11e:	f003 0302 	and.w	r3, r3, #2
 800c122:	60fb      	str	r3, [r7, #12]
 800c124:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VBAT2_Pin;
 800c126:	2301      	movs	r3, #1
 800c128:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c12a:	2303      	movs	r3, #3
 800c12c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c12e:	2300      	movs	r3, #0
 800c130:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VBAT2_GPIO_Port, &GPIO_InitStruct);
 800c132:	f107 031c 	add.w	r3, r7, #28
 800c136:	4619      	mov	r1, r3
 800c138:	481d      	ldr	r0, [pc, #116]	; (800c1b0 <HAL_ADC_MspInit+0x1a0>)
 800c13a:	f7f5 fed5 	bl	8001ee8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800c13e:	4b20      	ldr	r3, [pc, #128]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c140:	4a20      	ldr	r2, [pc, #128]	; (800c1c4 <HAL_ADC_MspInit+0x1b4>)
 800c142:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800c144:	4b1e      	ldr	r3, [pc, #120]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c146:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800c14a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c14c:	4b1c      	ldr	r3, [pc, #112]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c14e:	2200      	movs	r2, #0
 800c150:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800c152:	4b1b      	ldr	r3, [pc, #108]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c154:	2200      	movs	r2, #0
 800c156:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800c158:	4b19      	ldr	r3, [pc, #100]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c15a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c15e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c160:	4b17      	ldr	r3, [pc, #92]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c162:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c166:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c168:	4b15      	ldr	r3, [pc, #84]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c16a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c16e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800c170:	4b13      	ldr	r3, [pc, #76]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c172:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c176:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800c178:	4b11      	ldr	r3, [pc, #68]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c17a:	2200      	movs	r2, #0
 800c17c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c17e:	4b10      	ldr	r3, [pc, #64]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c180:	2200      	movs	r2, #0
 800c182:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800c184:	480e      	ldr	r0, [pc, #56]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c186:	f7f5 fb17 	bl	80017b8 <HAL_DMA_Init>
 800c18a:	4603      	mov	r3, r0
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d001      	beq.n	800c194 <HAL_ADC_MspInit+0x184>
      Error_Handler();
 800c190:	f7ff fc4e 	bl	800ba30 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	4a0a      	ldr	r2, [pc, #40]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c198:	639a      	str	r2, [r3, #56]	; 0x38
 800c19a:	4a09      	ldr	r2, [pc, #36]	; (800c1c0 <HAL_ADC_MspInit+0x1b0>)
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	6393      	str	r3, [r2, #56]	; 0x38
}
 800c1a0:	bf00      	nop
 800c1a2:	3730      	adds	r7, #48	; 0x30
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}
 800c1a8:	40012000 	.word	0x40012000
 800c1ac:	40023800 	.word	0x40023800
 800c1b0:	40020400 	.word	0x40020400
 800c1b4:	2000272c 	.word	0x2000272c
 800c1b8:	40026410 	.word	0x40026410
 800c1bc:	40012100 	.word	0x40012100
 800c1c0:	20002928 	.word	0x20002928
 800c1c4:	40026440 	.word	0x40026440

0800c1c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b08a      	sub	sp, #40	; 0x28
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c1d0:	f107 0314 	add.w	r3, r7, #20
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	601a      	str	r2, [r3, #0]
 800c1d8:	605a      	str	r2, [r3, #4]
 800c1da:	609a      	str	r2, [r3, #8]
 800c1dc:	60da      	str	r2, [r3, #12]
 800c1de:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	4a19      	ldr	r2, [pc, #100]	; (800c24c <HAL_I2C_MspInit+0x84>)
 800c1e6:	4293      	cmp	r3, r2
 800c1e8:	d12b      	bne.n	800c242 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	613b      	str	r3, [r7, #16]
 800c1ee:	4a18      	ldr	r2, [pc, #96]	; (800c250 <HAL_I2C_MspInit+0x88>)
 800c1f0:	4b17      	ldr	r3, [pc, #92]	; (800c250 <HAL_I2C_MspInit+0x88>)
 800c1f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1f4:	f043 0302 	orr.w	r3, r3, #2
 800c1f8:	6313      	str	r3, [r2, #48]	; 0x30
 800c1fa:	4b15      	ldr	r3, [pc, #84]	; (800c250 <HAL_I2C_MspInit+0x88>)
 800c1fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1fe:	f003 0302 	and.w	r3, r3, #2
 800c202:	613b      	str	r3, [r7, #16]
 800c204:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800c206:	23c0      	movs	r3, #192	; 0xc0
 800c208:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c20a:	2312      	movs	r3, #18
 800c20c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c20e:	2301      	movs	r3, #1
 800c210:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c212:	2303      	movs	r3, #3
 800c214:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800c216:	2304      	movs	r3, #4
 800c218:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c21a:	f107 0314 	add.w	r3, r7, #20
 800c21e:	4619      	mov	r1, r3
 800c220:	480c      	ldr	r0, [pc, #48]	; (800c254 <HAL_I2C_MspInit+0x8c>)
 800c222:	f7f5 fe61 	bl	8001ee8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800c226:	2300      	movs	r3, #0
 800c228:	60fb      	str	r3, [r7, #12]
 800c22a:	4a09      	ldr	r2, [pc, #36]	; (800c250 <HAL_I2C_MspInit+0x88>)
 800c22c:	4b08      	ldr	r3, [pc, #32]	; (800c250 <HAL_I2C_MspInit+0x88>)
 800c22e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c230:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c234:	6413      	str	r3, [r2, #64]	; 0x40
 800c236:	4b06      	ldr	r3, [pc, #24]	; (800c250 <HAL_I2C_MspInit+0x88>)
 800c238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c23a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c23e:	60fb      	str	r3, [r7, #12]
 800c240:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800c242:	bf00      	nop
 800c244:	3728      	adds	r7, #40	; 0x28
 800c246:	46bd      	mov	sp, r7
 800c248:	bd80      	pop	{r7, pc}
 800c24a:	bf00      	nop
 800c24c:	40005400 	.word	0x40005400
 800c250:	40023800 	.word	0x40023800
 800c254:	40020400 	.word	0x40020400

0800c258 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800c258:	b480      	push	{r7}
 800c25a:	b083      	sub	sp, #12
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	4a05      	ldr	r2, [pc, #20]	; (800c27c <HAL_RTC_MspInit+0x24>)
 800c266:	4293      	cmp	r3, r2
 800c268:	d102      	bne.n	800c270 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800c26a:	4b05      	ldr	r3, [pc, #20]	; (800c280 <HAL_RTC_MspInit+0x28>)
 800c26c:	2201      	movs	r2, #1
 800c26e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800c270:	bf00      	nop
 800c272:	370c      	adds	r7, #12
 800c274:	46bd      	mov	sp, r7
 800c276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27a:	4770      	bx	lr
 800c27c:	40002800 	.word	0x40002800
 800c280:	42470e3c 	.word	0x42470e3c

0800c284 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b08a      	sub	sp, #40	; 0x28
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c28c:	f107 0314 	add.w	r3, r7, #20
 800c290:	2200      	movs	r2, #0
 800c292:	601a      	str	r2, [r3, #0]
 800c294:	605a      	str	r2, [r3, #4]
 800c296:	609a      	str	r2, [r3, #8]
 800c298:	60da      	str	r2, [r3, #12]
 800c29a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	4a68      	ldr	r2, [pc, #416]	; (800c444 <HAL_SD_MspInit+0x1c0>)
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	f040 80c9 	bne.w	800c43a <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	613b      	str	r3, [r7, #16]
 800c2ac:	4a66      	ldr	r2, [pc, #408]	; (800c448 <HAL_SD_MspInit+0x1c4>)
 800c2ae:	4b66      	ldr	r3, [pc, #408]	; (800c448 <HAL_SD_MspInit+0x1c4>)
 800c2b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c2b6:	6453      	str	r3, [r2, #68]	; 0x44
 800c2b8:	4b63      	ldr	r3, [pc, #396]	; (800c448 <HAL_SD_MspInit+0x1c4>)
 800c2ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c2c0:	613b      	str	r3, [r7, #16]
 800c2c2:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	60fb      	str	r3, [r7, #12]
 800c2c8:	4a5f      	ldr	r2, [pc, #380]	; (800c448 <HAL_SD_MspInit+0x1c4>)
 800c2ca:	4b5f      	ldr	r3, [pc, #380]	; (800c448 <HAL_SD_MspInit+0x1c4>)
 800c2cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2ce:	f043 0304 	orr.w	r3, r3, #4
 800c2d2:	6313      	str	r3, [r2, #48]	; 0x30
 800c2d4:	4b5c      	ldr	r3, [pc, #368]	; (800c448 <HAL_SD_MspInit+0x1c4>)
 800c2d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2d8:	f003 0304 	and.w	r3, r3, #4
 800c2dc:	60fb      	str	r3, [r7, #12]
 800c2de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	60bb      	str	r3, [r7, #8]
 800c2e4:	4a58      	ldr	r2, [pc, #352]	; (800c448 <HAL_SD_MspInit+0x1c4>)
 800c2e6:	4b58      	ldr	r3, [pc, #352]	; (800c448 <HAL_SD_MspInit+0x1c4>)
 800c2e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2ea:	f043 0308 	orr.w	r3, r3, #8
 800c2ee:	6313      	str	r3, [r2, #48]	; 0x30
 800c2f0:	4b55      	ldr	r3, [pc, #340]	; (800c448 <HAL_SD_MspInit+0x1c4>)
 800c2f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2f4:	f003 0308 	and.w	r3, r3, #8
 800c2f8:	60bb      	str	r3, [r7, #8]
 800c2fa:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800c2fc:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800c300:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c302:	2302      	movs	r3, #2
 800c304:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c306:	2300      	movs	r3, #0
 800c308:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c30a:	2303      	movs	r3, #3
 800c30c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800c30e:	230c      	movs	r3, #12
 800c310:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c312:	f107 0314 	add.w	r3, r7, #20
 800c316:	4619      	mov	r1, r3
 800c318:	484c      	ldr	r0, [pc, #304]	; (800c44c <HAL_SD_MspInit+0x1c8>)
 800c31a:	f7f5 fde5 	bl	8001ee8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800c31e:	2304      	movs	r3, #4
 800c320:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c322:	2302      	movs	r3, #2
 800c324:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c326:	2300      	movs	r3, #0
 800c328:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c32a:	2303      	movs	r3, #3
 800c32c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800c32e:	230c      	movs	r3, #12
 800c330:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c332:	f107 0314 	add.w	r3, r7, #20
 800c336:	4619      	mov	r1, r3
 800c338:	4845      	ldr	r0, [pc, #276]	; (800c450 <HAL_SD_MspInit+0x1cc>)
 800c33a:	f7f5 fdd5 	bl	8001ee8 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800c33e:	4b45      	ldr	r3, [pc, #276]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c340:	4a45      	ldr	r2, [pc, #276]	; (800c458 <HAL_SD_MspInit+0x1d4>)
 800c342:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800c344:	4b43      	ldr	r3, [pc, #268]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c346:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c34a:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c34c:	4b41      	ldr	r3, [pc, #260]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c34e:	2200      	movs	r2, #0
 800c350:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c352:	4b40      	ldr	r3, [pc, #256]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c354:	2200      	movs	r2, #0
 800c356:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c358:	4b3e      	ldr	r3, [pc, #248]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c35a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c35e:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c360:	4b3c      	ldr	r3, [pc, #240]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c362:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c366:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c368:	4b3a      	ldr	r3, [pc, #232]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c36a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c36e:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800c370:	4b38      	ldr	r3, [pc, #224]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c372:	2220      	movs	r2, #32
 800c374:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c376:	4b37      	ldr	r3, [pc, #220]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c378:	2200      	movs	r2, #0
 800c37a:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800c37c:	4b35      	ldr	r3, [pc, #212]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c37e:	2204      	movs	r2, #4
 800c380:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800c382:	4b34      	ldr	r3, [pc, #208]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c384:	2203      	movs	r2, #3
 800c386:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800c388:	4b32      	ldr	r3, [pc, #200]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c38a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800c38e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800c390:	4b30      	ldr	r3, [pc, #192]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c392:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c396:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800c398:	482e      	ldr	r0, [pc, #184]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c39a:	f7f5 fa0d 	bl	80017b8 <HAL_DMA_Init>
 800c39e:	4603      	mov	r3, r0
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d001      	beq.n	800c3a8 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 800c3a4:	f7ff fb44 	bl	800ba30 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	4a2a      	ldr	r2, [pc, #168]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c3ac:	63da      	str	r2, [r3, #60]	; 0x3c
 800c3ae:	4a29      	ldr	r2, [pc, #164]	; (800c454 <HAL_SD_MspInit+0x1d0>)
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800c3b4:	4b29      	ldr	r3, [pc, #164]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c3b6:	4a2a      	ldr	r2, [pc, #168]	; (800c460 <HAL_SD_MspInit+0x1dc>)
 800c3b8:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800c3ba:	4b28      	ldr	r3, [pc, #160]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c3bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c3c0:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c3c2:	4b26      	ldr	r3, [pc, #152]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c3c4:	2240      	movs	r2, #64	; 0x40
 800c3c6:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c3c8:	4b24      	ldr	r3, [pc, #144]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c3ce:	4b23      	ldr	r3, [pc, #140]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c3d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c3d4:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c3d6:	4b21      	ldr	r3, [pc, #132]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c3d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c3dc:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c3de:	4b1f      	ldr	r3, [pc, #124]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c3e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c3e4:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800c3e6:	4b1d      	ldr	r3, [pc, #116]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c3e8:	2220      	movs	r2, #32
 800c3ea:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c3ec:	4b1b      	ldr	r3, [pc, #108]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800c3f2:	4b1a      	ldr	r3, [pc, #104]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c3f4:	2204      	movs	r2, #4
 800c3f6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800c3f8:	4b18      	ldr	r3, [pc, #96]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c3fa:	2203      	movs	r2, #3
 800c3fc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800c3fe:	4b17      	ldr	r3, [pc, #92]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c400:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800c404:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800c406:	4b15      	ldr	r3, [pc, #84]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c408:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c40c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800c40e:	4813      	ldr	r0, [pc, #76]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c410:	f7f5 f9d2 	bl	80017b8 <HAL_DMA_Init>
 800c414:	4603      	mov	r3, r0
 800c416:	2b00      	cmp	r3, #0
 800c418:	d001      	beq.n	800c41e <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 800c41a:	f7ff fb09 	bl	800ba30 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	4a0e      	ldr	r2, [pc, #56]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c422:	641a      	str	r2, [r3, #64]	; 0x40
 800c424:	4a0d      	ldr	r2, [pc, #52]	; (800c45c <HAL_SD_MspInit+0x1d8>)
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800c42a:	2200      	movs	r2, #0
 800c42c:	2100      	movs	r1, #0
 800c42e:	2031      	movs	r0, #49	; 0x31
 800c430:	f7f5 f97d 	bl	800172e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800c434:	2031      	movs	r0, #49	; 0x31
 800c436:	f7f5 f996 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800c43a:	bf00      	nop
 800c43c:	3728      	adds	r7, #40	; 0x28
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}
 800c442:	bf00      	nop
 800c444:	40012c00 	.word	0x40012c00
 800c448:	40023800 	.word	0x40023800
 800c44c:	40020800 	.word	0x40020800
 800c450:	40020c00 	.word	0x40020c00
 800c454:	20002360 	.word	0x20002360
 800c458:	40026458 	.word	0x40026458
 800c45c:	200027ac 	.word	0x200027ac
 800c460:	400264a0 	.word	0x400264a0

0800c464 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b08c      	sub	sp, #48	; 0x30
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c46c:	f107 031c 	add.w	r3, r7, #28
 800c470:	2200      	movs	r2, #0
 800c472:	601a      	str	r2, [r3, #0]
 800c474:	605a      	str	r2, [r3, #4]
 800c476:	609a      	str	r2, [r3, #8]
 800c478:	60da      	str	r2, [r3, #12]
 800c47a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	4a8f      	ldr	r2, [pc, #572]	; (800c6c0 <HAL_SPI_MspInit+0x25c>)
 800c482:	4293      	cmp	r3, r2
 800c484:	f040 808a 	bne.w	800c59c <HAL_SPI_MspInit+0x138>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800c488:	2300      	movs	r3, #0
 800c48a:	61bb      	str	r3, [r7, #24]
 800c48c:	4a8d      	ldr	r2, [pc, #564]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c48e:	4b8d      	ldr	r3, [pc, #564]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c492:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c496:	6413      	str	r3, [r2, #64]	; 0x40
 800c498:	4b8a      	ldr	r3, [pc, #552]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c49a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c49c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c4a0:	61bb      	str	r3, [r7, #24]
 800c4a2:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	617b      	str	r3, [r7, #20]
 800c4a8:	4a86      	ldr	r2, [pc, #536]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c4aa:	4b86      	ldr	r3, [pc, #536]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c4ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4ae:	f043 0302 	orr.w	r3, r3, #2
 800c4b2:	6313      	str	r3, [r2, #48]	; 0x30
 800c4b4:	4b83      	ldr	r3, [pc, #524]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c4b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4b8:	f003 0302 	and.w	r3, r3, #2
 800c4bc:	617b      	str	r3, [r7, #20]
 800c4be:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800c4c0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800c4c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4c6:	2302      	movs	r3, #2
 800c4c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c4ce:	2303      	movs	r3, #3
 800c4d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800c4d2:	2305      	movs	r3, #5
 800c4d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c4d6:	f107 031c 	add.w	r3, r7, #28
 800c4da:	4619      	mov	r1, r3
 800c4dc:	487a      	ldr	r0, [pc, #488]	; (800c6c8 <HAL_SPI_MspInit+0x264>)
 800c4de:	f7f5 fd03 	bl	8001ee8 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800c4e2:	4b7a      	ldr	r3, [pc, #488]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c4e4:	4a7a      	ldr	r2, [pc, #488]	; (800c6d0 <HAL_SPI_MspInit+0x26c>)
 800c4e6:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800c4e8:	4b78      	ldr	r3, [pc, #480]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c4ee:	4b77      	ldr	r3, [pc, #476]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c4f4:	4b75      	ldr	r3, [pc, #468]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c4fa:	4b74      	ldr	r3, [pc, #464]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c4fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c500:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c502:	4b72      	ldr	r3, [pc, #456]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c504:	2200      	movs	r2, #0
 800c506:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c508:	4b70      	ldr	r3, [pc, #448]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c50a:	2200      	movs	r2, #0
 800c50c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800c50e:	4b6f      	ldr	r3, [pc, #444]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c510:	2200      	movs	r2, #0
 800c512:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800c514:	4b6d      	ldr	r3, [pc, #436]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c516:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c51a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c51c:	4b6b      	ldr	r3, [pc, #428]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c51e:	2200      	movs	r2, #0
 800c520:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800c522:	486a      	ldr	r0, [pc, #424]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c524:	f7f5 f948 	bl	80017b8 <HAL_DMA_Init>
 800c528:	4603      	mov	r3, r0
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d001      	beq.n	800c532 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 800c52e:	f7ff fa7f 	bl	800ba30 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	4a65      	ldr	r2, [pc, #404]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c536:	64da      	str	r2, [r3, #76]	; 0x4c
 800c538:	4a64      	ldr	r2, [pc, #400]	; (800c6cc <HAL_SPI_MspInit+0x268>)
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800c53e:	4b65      	ldr	r3, [pc, #404]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c540:	4a65      	ldr	r2, [pc, #404]	; (800c6d8 <HAL_SPI_MspInit+0x274>)
 800c542:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800c544:	4b63      	ldr	r3, [pc, #396]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c546:	2200      	movs	r2, #0
 800c548:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c54a:	4b62      	ldr	r3, [pc, #392]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c54c:	2240      	movs	r2, #64	; 0x40
 800c54e:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c550:	4b60      	ldr	r3, [pc, #384]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c552:	2200      	movs	r2, #0
 800c554:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c556:	4b5f      	ldr	r3, [pc, #380]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c558:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c55c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c55e:	4b5d      	ldr	r3, [pc, #372]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c560:	2200      	movs	r2, #0
 800c562:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c564:	4b5b      	ldr	r3, [pc, #364]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c566:	2200      	movs	r2, #0
 800c568:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800c56a:	4b5a      	ldr	r3, [pc, #360]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c56c:	2200      	movs	r2, #0
 800c56e:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800c570:	4b58      	ldr	r3, [pc, #352]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c572:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c576:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c578:	4b56      	ldr	r3, [pc, #344]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c57a:	2200      	movs	r2, #0
 800c57c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800c57e:	4855      	ldr	r0, [pc, #340]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c580:	f7f5 f91a 	bl	80017b8 <HAL_DMA_Init>
 800c584:	4603      	mov	r3, r0
 800c586:	2b00      	cmp	r3, #0
 800c588:	d001      	beq.n	800c58e <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 800c58a:	f7ff fa51 	bl	800ba30 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	4a50      	ldr	r2, [pc, #320]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c592:	649a      	str	r2, [r3, #72]	; 0x48
 800c594:	4a4f      	ldr	r2, [pc, #316]	; (800c6d4 <HAL_SPI_MspInit+0x270>)
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800c59a:	e08d      	b.n	800c6b8 <HAL_SPI_MspInit+0x254>
  else if(hspi->Instance==SPI3)
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	4a4e      	ldr	r2, [pc, #312]	; (800c6dc <HAL_SPI_MspInit+0x278>)
 800c5a2:	4293      	cmp	r3, r2
 800c5a4:	f040 8088 	bne.w	800c6b8 <HAL_SPI_MspInit+0x254>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	613b      	str	r3, [r7, #16]
 800c5ac:	4a45      	ldr	r2, [pc, #276]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c5ae:	4b45      	ldr	r3, [pc, #276]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c5b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c5b6:	6413      	str	r3, [r2, #64]	; 0x40
 800c5b8:	4b42      	ldr	r3, [pc, #264]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c5ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c5c0:	613b      	str	r3, [r7, #16]
 800c5c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	60fb      	str	r3, [r7, #12]
 800c5c8:	4a3e      	ldr	r2, [pc, #248]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c5ca:	4b3e      	ldr	r3, [pc, #248]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c5cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5ce:	f043 0302 	orr.w	r3, r3, #2
 800c5d2:	6313      	str	r3, [r2, #48]	; 0x30
 800c5d4:	4b3b      	ldr	r3, [pc, #236]	; (800c6c4 <HAL_SPI_MspInit+0x260>)
 800c5d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5d8:	f003 0302 	and.w	r3, r3, #2
 800c5dc:	60fb      	str	r3, [r7, #12]
 800c5de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800c5e0:	2338      	movs	r3, #56	; 0x38
 800c5e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5e4:	2302      	movs	r3, #2
 800c5e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c5ec:	2303      	movs	r3, #3
 800c5ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800c5f0:	2306      	movs	r3, #6
 800c5f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c5f4:	f107 031c 	add.w	r3, r7, #28
 800c5f8:	4619      	mov	r1, r3
 800c5fa:	4833      	ldr	r0, [pc, #204]	; (800c6c8 <HAL_SPI_MspInit+0x264>)
 800c5fc:	f7f5 fc74 	bl	8001ee8 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800c600:	4b37      	ldr	r3, [pc, #220]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c602:	4a38      	ldr	r2, [pc, #224]	; (800c6e4 <HAL_SPI_MspInit+0x280>)
 800c604:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 800c606:	4b36      	ldr	r3, [pc, #216]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c608:	2200      	movs	r2, #0
 800c60a:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c60c:	4b34      	ldr	r3, [pc, #208]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c60e:	2200      	movs	r2, #0
 800c610:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c612:	4b33      	ldr	r3, [pc, #204]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c614:	2200      	movs	r2, #0
 800c616:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c618:	4b31      	ldr	r3, [pc, #196]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c61a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c61e:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c620:	4b2f      	ldr	r3, [pc, #188]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c622:	2200      	movs	r2, #0
 800c624:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c626:	4b2e      	ldr	r3, [pc, #184]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c628:	2200      	movs	r2, #0
 800c62a:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800c62c:	4b2c      	ldr	r3, [pc, #176]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c62e:	2200      	movs	r2, #0
 800c630:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800c632:	4b2b      	ldr	r3, [pc, #172]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c634:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c638:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c63a:	4b29      	ldr	r3, [pc, #164]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c63c:	2200      	movs	r2, #0
 800c63e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800c640:	4827      	ldr	r0, [pc, #156]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c642:	f7f5 f8b9 	bl	80017b8 <HAL_DMA_Init>
 800c646:	4603      	mov	r3, r0
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d001      	beq.n	800c650 <HAL_SPI_MspInit+0x1ec>
      Error_Handler();
 800c64c:	f7ff f9f0 	bl	800ba30 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	4a23      	ldr	r2, [pc, #140]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c654:	64da      	str	r2, [r3, #76]	; 0x4c
 800c656:	4a22      	ldr	r2, [pc, #136]	; (800c6e0 <HAL_SPI_MspInit+0x27c>)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800c65c:	4b22      	ldr	r3, [pc, #136]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c65e:	4a23      	ldr	r2, [pc, #140]	; (800c6ec <HAL_SPI_MspInit+0x288>)
 800c660:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800c662:	4b21      	ldr	r3, [pc, #132]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c664:	2200      	movs	r2, #0
 800c666:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c668:	4b1f      	ldr	r3, [pc, #124]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c66a:	2240      	movs	r2, #64	; 0x40
 800c66c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c66e:	4b1e      	ldr	r3, [pc, #120]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c670:	2200      	movs	r2, #0
 800c672:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c674:	4b1c      	ldr	r3, [pc, #112]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c676:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c67a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c67c:	4b1a      	ldr	r3, [pc, #104]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c67e:	2200      	movs	r2, #0
 800c680:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c682:	4b19      	ldr	r3, [pc, #100]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c684:	2200      	movs	r2, #0
 800c686:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800c688:	4b17      	ldr	r3, [pc, #92]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c68a:	2200      	movs	r2, #0
 800c68c:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800c68e:	4b16      	ldr	r3, [pc, #88]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c690:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c694:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c696:	4b14      	ldr	r3, [pc, #80]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c698:	2200      	movs	r2, #0
 800c69a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800c69c:	4812      	ldr	r0, [pc, #72]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c69e:	f7f5 f88b 	bl	80017b8 <HAL_DMA_Init>
 800c6a2:	4603      	mov	r3, r0
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d001      	beq.n	800c6ac <HAL_SPI_MspInit+0x248>
      Error_Handler();
 800c6a8:	f7ff f9c2 	bl	800ba30 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	4a0e      	ldr	r2, [pc, #56]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c6b0:	649a      	str	r2, [r3, #72]	; 0x48
 800c6b2:	4a0d      	ldr	r2, [pc, #52]	; (800c6e8 <HAL_SPI_MspInit+0x284>)
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	6393      	str	r3, [r2, #56]	; 0x38
}
 800c6b8:	bf00      	nop
 800c6ba:	3730      	adds	r7, #48	; 0x30
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	bd80      	pop	{r7, pc}
 800c6c0:	40003800 	.word	0x40003800
 800c6c4:	40023800 	.word	0x40023800
 800c6c8:	40020400 	.word	0x40020400
 800c6cc:	2000252c 	.word	0x2000252c
 800c6d0:	40026058 	.word	0x40026058
 800c6d4:	20002988 	.word	0x20002988
 800c6d8:	40026070 	.word	0x40026070
 800c6dc:	40003c00 	.word	0x40003c00
 800c6e0:	200029e8 	.word	0x200029e8
 800c6e4:	40026010 	.word	0x40026010
 800c6e8:	20002624 	.word	0x20002624
 800c6ec:	40026088 	.word	0x40026088

0800c6f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800c6f0:	b480      	push	{r7}
 800c6f2:	b085      	sub	sp, #20
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c700:	d10e      	bne.n	800c720 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800c702:	2300      	movs	r3, #0
 800c704:	60fb      	str	r3, [r7, #12]
 800c706:	4a13      	ldr	r2, [pc, #76]	; (800c754 <HAL_TIM_Base_MspInit+0x64>)
 800c708:	4b12      	ldr	r3, [pc, #72]	; (800c754 <HAL_TIM_Base_MspInit+0x64>)
 800c70a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c70c:	f043 0301 	orr.w	r3, r3, #1
 800c710:	6413      	str	r3, [r2, #64]	; 0x40
 800c712:	4b10      	ldr	r3, [pc, #64]	; (800c754 <HAL_TIM_Base_MspInit+0x64>)
 800c714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c716:	f003 0301 	and.w	r3, r3, #1
 800c71a:	60fb      	str	r3, [r7, #12]
 800c71c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800c71e:	e012      	b.n	800c746 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	4a0c      	ldr	r2, [pc, #48]	; (800c758 <HAL_TIM_Base_MspInit+0x68>)
 800c726:	4293      	cmp	r3, r2
 800c728:	d10d      	bne.n	800c746 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800c72a:	2300      	movs	r3, #0
 800c72c:	60bb      	str	r3, [r7, #8]
 800c72e:	4a09      	ldr	r2, [pc, #36]	; (800c754 <HAL_TIM_Base_MspInit+0x64>)
 800c730:	4b08      	ldr	r3, [pc, #32]	; (800c754 <HAL_TIM_Base_MspInit+0x64>)
 800c732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c734:	f043 0302 	orr.w	r3, r3, #2
 800c738:	6413      	str	r3, [r2, #64]	; 0x40
 800c73a:	4b06      	ldr	r3, [pc, #24]	; (800c754 <HAL_TIM_Base_MspInit+0x64>)
 800c73c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c73e:	f003 0302 	and.w	r3, r3, #2
 800c742:	60bb      	str	r3, [r7, #8]
 800c744:	68bb      	ldr	r3, [r7, #8]
}
 800c746:	bf00      	nop
 800c748:	3714      	adds	r7, #20
 800c74a:	46bd      	mov	sp, r7
 800c74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c750:	4770      	bx	lr
 800c752:	bf00      	nop
 800c754:	40023800 	.word	0x40023800
 800c758:	40000400 	.word	0x40000400

0800c75c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b08a      	sub	sp, #40	; 0x28
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c764:	f107 0314 	add.w	r3, r7, #20
 800c768:	2200      	movs	r2, #0
 800c76a:	601a      	str	r2, [r3, #0]
 800c76c:	605a      	str	r2, [r3, #4]
 800c76e:	609a      	str	r2, [r3, #8]
 800c770:	60da      	str	r2, [r3, #12]
 800c772:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	4a47      	ldr	r2, [pc, #284]	; (800c898 <HAL_UART_MspInit+0x13c>)
 800c77a:	4293      	cmp	r3, r2
 800c77c:	f040 8088 	bne.w	800c890 <HAL_UART_MspInit+0x134>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800c780:	2300      	movs	r3, #0
 800c782:	613b      	str	r3, [r7, #16]
 800c784:	4a45      	ldr	r2, [pc, #276]	; (800c89c <HAL_UART_MspInit+0x140>)
 800c786:	4b45      	ldr	r3, [pc, #276]	; (800c89c <HAL_UART_MspInit+0x140>)
 800c788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c78a:	f043 0320 	orr.w	r3, r3, #32
 800c78e:	6453      	str	r3, [r2, #68]	; 0x44
 800c790:	4b42      	ldr	r3, [pc, #264]	; (800c89c <HAL_UART_MspInit+0x140>)
 800c792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c794:	f003 0320 	and.w	r3, r3, #32
 800c798:	613b      	str	r3, [r7, #16]
 800c79a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c79c:	2300      	movs	r3, #0
 800c79e:	60fb      	str	r3, [r7, #12]
 800c7a0:	4a3e      	ldr	r2, [pc, #248]	; (800c89c <HAL_UART_MspInit+0x140>)
 800c7a2:	4b3e      	ldr	r3, [pc, #248]	; (800c89c <HAL_UART_MspInit+0x140>)
 800c7a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7a6:	f043 0304 	orr.w	r3, r3, #4
 800c7aa:	6313      	str	r3, [r2, #48]	; 0x30
 800c7ac:	4b3b      	ldr	r3, [pc, #236]	; (800c89c <HAL_UART_MspInit+0x140>)
 800c7ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7b0:	f003 0304 	and.w	r3, r3, #4
 800c7b4:	60fb      	str	r3, [r7, #12]
 800c7b6:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800c7b8:	23c0      	movs	r3, #192	; 0xc0
 800c7ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c7bc:	2302      	movs	r3, #2
 800c7be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c7c4:	2303      	movs	r3, #3
 800c7c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800c7c8:	2308      	movs	r3, #8
 800c7ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c7cc:	f107 0314 	add.w	r3, r7, #20
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	4833      	ldr	r0, [pc, #204]	; (800c8a0 <HAL_UART_MspInit+0x144>)
 800c7d4:	f7f5 fb88 	bl	8001ee8 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800c7d8:	4b32      	ldr	r3, [pc, #200]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c7da:	4a33      	ldr	r2, [pc, #204]	; (800c8a8 <HAL_UART_MspInit+0x14c>)
 800c7dc:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800c7de:	4b31      	ldr	r3, [pc, #196]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c7e0:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800c7e4:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c7e6:	4b2f      	ldr	r3, [pc, #188]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c7ec:	4b2d      	ldr	r3, [pc, #180]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c7f2:	4b2c      	ldr	r3, [pc, #176]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c7f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c7f8:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c7fa:	4b2a      	ldr	r3, [pc, #168]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c800:	4b28      	ldr	r3, [pc, #160]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c802:	2200      	movs	r2, #0
 800c804:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800c806:	4b27      	ldr	r3, [pc, #156]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c808:	2200      	movs	r2, #0
 800c80a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c80c:	4b25      	ldr	r3, [pc, #148]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c80e:	2200      	movs	r2, #0
 800c810:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c812:	4b24      	ldr	r3, [pc, #144]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c814:	2200      	movs	r2, #0
 800c816:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800c818:	4822      	ldr	r0, [pc, #136]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c81a:	f7f4 ffcd 	bl	80017b8 <HAL_DMA_Init>
 800c81e:	4603      	mov	r3, r0
 800c820:	2b00      	cmp	r3, #0
 800c822:	d001      	beq.n	800c828 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800c824:	f7ff f904 	bl	800ba30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	4a1e      	ldr	r2, [pc, #120]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c82c:	635a      	str	r2, [r3, #52]	; 0x34
 800c82e:	4a1d      	ldr	r2, [pc, #116]	; (800c8a4 <HAL_UART_MspInit+0x148>)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream7;
 800c834:	4b1d      	ldr	r3, [pc, #116]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c836:	4a1e      	ldr	r2, [pc, #120]	; (800c8b0 <HAL_UART_MspInit+0x154>)
 800c838:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800c83a:	4b1c      	ldr	r3, [pc, #112]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c83c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800c840:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c842:	4b1a      	ldr	r3, [pc, #104]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c844:	2240      	movs	r2, #64	; 0x40
 800c846:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c848:	4b18      	ldr	r3, [pc, #96]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c84a:	2200      	movs	r2, #0
 800c84c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c84e:	4b17      	ldr	r3, [pc, #92]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c850:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c854:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c856:	4b15      	ldr	r3, [pc, #84]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c858:	2200      	movs	r2, #0
 800c85a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c85c:	4b13      	ldr	r3, [pc, #76]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c85e:	2200      	movs	r2, #0
 800c860:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800c862:	4b12      	ldr	r3, [pc, #72]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c864:	2200      	movs	r2, #0
 800c866:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c868:	4b10      	ldr	r3, [pc, #64]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c86a:	2200      	movs	r2, #0
 800c86c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c86e:	4b0f      	ldr	r3, [pc, #60]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c870:	2200      	movs	r2, #0
 800c872:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800c874:	480d      	ldr	r0, [pc, #52]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c876:	f7f4 ff9f 	bl	80017b8 <HAL_DMA_Init>
 800c87a:	4603      	mov	r3, r0
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d001      	beq.n	800c884 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800c880:	f7ff f8d6 	bl	800ba30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	4a09      	ldr	r2, [pc, #36]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c888:	631a      	str	r2, [r3, #48]	; 0x30
 800c88a:	4a08      	ldr	r2, [pc, #32]	; (800c8ac <HAL_UART_MspInit+0x150>)
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800c890:	bf00      	nop
 800c892:	3728      	adds	r7, #40	; 0x28
 800c894:	46bd      	mov	sp, r7
 800c896:	bd80      	pop	{r7, pc}
 800c898:	40011400 	.word	0x40011400
 800c89c:	40023800 	.word	0x40023800
 800c8a0:	40020800 	.word	0x40020800
 800c8a4:	200023c0 	.word	0x200023c0
 800c8a8:	40026428 	.word	0x40026428
 800c8ac:	20002684 	.word	0x20002684
 800c8b0:	400264b8 	.word	0x400264b8

0800c8b4 <SVC_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800c8b8:	bf00      	nop
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c0:	4770      	bx	lr

0800c8c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800c8c2:	b480      	push	{r7}
 800c8c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800c8c6:	bf00      	nop
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr

0800c8d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800c8d4:	f7f4 fb7a 	bl	8000fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800c8d8:	bf00      	nop
 800c8da:	bd80      	pop	{r7, pc}

0800c8dc <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	/* This interrupt occurs when LIFTOFF_UMB Pin falls from 3.3V to GND (which means liftoff has occured)
	 *cancel same interrupt, activate post launch timer, update variable launch*/
	if(arm == 1){
 800c8e0:	4b08      	ldr	r3, [pc, #32]	; (800c904 <EXTI1_IRQHandler+0x28>)
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	2b01      	cmp	r3, #1
 800c8e6:	d108      	bne.n	800c8fa <EXTI1_IRQHandler+0x1e>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 800c8e8:	2007      	movs	r0, #7
 800c8ea:	f7f4 ff4a 	bl	8001782 <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Start_IT(&htim2);
 800c8ee:	4806      	ldr	r0, [pc, #24]	; (800c908 <EXTI1_IRQHandler+0x2c>)
 800c8f0:	f7f9 fae9 	bl	8005ec6 <HAL_TIM_Base_Start_IT>
	launch = 1;
 800c8f4:	4b05      	ldr	r3, [pc, #20]	; (800c90c <EXTI1_IRQHandler+0x30>)
 800c8f6:	2201      	movs	r2, #1
 800c8f8:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800c8fa:	2002      	movs	r0, #2
 800c8fc:	f7f5 fca0 	bl	8002240 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800c900:	bf00      	nop
 800c902:	bd80      	pop	{r7, pc}
 800c904:	200000d8 	.word	0x200000d8
 800c908:	200028d0 	.word	0x200028d0
 800c90c:	200000dc 	.word	0x200000dc

0800c910 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 800c914:	4802      	ldr	r0, [pc, #8]	; (800c920 <DMA1_Stream0_IRQHandler+0x10>)
 800c916:	f7f5 f87f 	bl	8001a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800c91a:	bf00      	nop
 800c91c:	bd80      	pop	{r7, pc}
 800c91e:	bf00      	nop
 800c920:	200029e8 	.word	0x200029e8

0800c924 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800c928:	4802      	ldr	r0, [pc, #8]	; (800c934 <DMA1_Stream3_IRQHandler+0x10>)
 800c92a:	f7f5 f875 	bl	8001a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800c92e:	bf00      	nop
 800c930:	bd80      	pop	{r7, pc}
 800c932:	bf00      	nop
 800c934:	2000252c 	.word	0x2000252c

0800c938 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800c93c:	4802      	ldr	r0, [pc, #8]	; (800c948 <DMA1_Stream4_IRQHandler+0x10>)
 800c93e:	f7f5 f86b 	bl	8001a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800c942:	bf00      	nop
 800c944:	bd80      	pop	{r7, pc}
 800c946:	bf00      	nop
 800c948:	20002988 	.word	0x20002988

0800c94c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800c950:	4802      	ldr	r0, [pc, #8]	; (800c95c <DMA1_Stream5_IRQHandler+0x10>)
 800c952:	f7f5 f861 	bl	8001a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800c956:	bf00      	nop
 800c958:	bd80      	pop	{r7, pc}
 800c95a:	bf00      	nop
 800c95c:	20002624 	.word	0x20002624

0800c960 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800c960:	b580      	push	{r7, lr}
 800c962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(arm == 1){sample = 1;}
 800c964:	4b06      	ldr	r3, [pc, #24]	; (800c980 <EXTI9_5_IRQHandler+0x20>)
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	2b01      	cmp	r3, #1
 800c96a:	d102      	bne.n	800c972 <EXTI9_5_IRQHandler+0x12>
 800c96c:	4b05      	ldr	r3, [pc, #20]	; (800c984 <EXTI9_5_IRQHandler+0x24>)
 800c96e:	2201      	movs	r2, #1
 800c970:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800c972:	f44f 7080 	mov.w	r0, #256	; 0x100
 800c976:	f7f5 fc63 	bl	8002240 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800c97a:	bf00      	nop
 800c97c:	bd80      	pop	{r7, pc}
 800c97e:	bf00      	nop
 800c980:	200000d8 	.word	0x200000d8
 800c984:	200000e0 	.word	0x200000e0

0800c988 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800c988:	b580      	push	{r7, lr}
 800c98a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800c98c:	4802      	ldr	r0, [pc, #8]	; (800c998 <SDIO_IRQHandler+0x10>)
 800c98e:	f7f7 fa8d 	bl	8003eac <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800c992:	bf00      	nop
 800c994:	bd80      	pop	{r7, pc}
 800c996:	bf00      	nop
 800c998:	2000280c 	.word	0x2000280c

0800c99c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800c9a0:	4802      	ldr	r0, [pc, #8]	; (800c9ac <DMA2_Stream0_IRQHandler+0x10>)
 800c9a2:	f7f5 f839 	bl	8001a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800c9a6:	bf00      	nop
 800c9a8:	bd80      	pop	{r7, pc}
 800c9aa:	bf00      	nop
 800c9ac:	2000272c 	.word	0x2000272c

0800c9b0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800c9b4:	4802      	ldr	r0, [pc, #8]	; (800c9c0 <DMA2_Stream1_IRQHandler+0x10>)
 800c9b6:	f7f5 f82f 	bl	8001a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800c9ba:	bf00      	nop
 800c9bc:	bd80      	pop	{r7, pc}
 800c9be:	bf00      	nop
 800c9c0:	200023c0 	.word	0x200023c0

0800c9c4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800c9c8:	4802      	ldr	r0, [pc, #8]	; (800c9d4 <DMA2_Stream2_IRQHandler+0x10>)
 800c9ca:	f7f5 f825 	bl	8001a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800c9ce:	bf00      	nop
 800c9d0:	bd80      	pop	{r7, pc}
 800c9d2:	bf00      	nop
 800c9d4:	20002928 	.word	0x20002928

0800c9d8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800c9dc:	4802      	ldr	r0, [pc, #8]	; (800c9e8 <DMA2_Stream3_IRQHandler+0x10>)
 800c9de:	f7f5 f81b 	bl	8001a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800c9e2:	bf00      	nop
 800c9e4:	bd80      	pop	{r7, pc}
 800c9e6:	bf00      	nop
 800c9e8:	20002360 	.word	0x20002360

0800c9ec <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800c9f0:	4802      	ldr	r0, [pc, #8]	; (800c9fc <DMA2_Stream6_IRQHandler+0x10>)
 800c9f2:	f7f5 f811 	bl	8001a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800c9f6:	bf00      	nop
 800c9f8:	bd80      	pop	{r7, pc}
 800c9fa:	bf00      	nop
 800c9fc:	200027ac 	.word	0x200027ac

0800ca00 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800ca04:	4802      	ldr	r0, [pc, #8]	; (800ca10 <DMA2_Stream7_IRQHandler+0x10>)
 800ca06:	f7f5 f807 	bl	8001a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800ca0a:	bf00      	nop
 800ca0c:	bd80      	pop	{r7, pc}
 800ca0e:	bf00      	nop
 800ca10:	20002684 	.word	0x20002684

0800ca14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800ca14:	b480      	push	{r7}
 800ca16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ca18:	4a16      	ldr	r2, [pc, #88]	; (800ca74 <SystemInit+0x60>)
 800ca1a:	4b16      	ldr	r3, [pc, #88]	; (800ca74 <SystemInit+0x60>)
 800ca1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ca24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800ca28:	4a13      	ldr	r2, [pc, #76]	; (800ca78 <SystemInit+0x64>)
 800ca2a:	4b13      	ldr	r3, [pc, #76]	; (800ca78 <SystemInit+0x64>)
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	f043 0301 	orr.w	r3, r3, #1
 800ca32:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800ca34:	4b10      	ldr	r3, [pc, #64]	; (800ca78 <SystemInit+0x64>)
 800ca36:	2200      	movs	r2, #0
 800ca38:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800ca3a:	4a0f      	ldr	r2, [pc, #60]	; (800ca78 <SystemInit+0x64>)
 800ca3c:	4b0e      	ldr	r3, [pc, #56]	; (800ca78 <SystemInit+0x64>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800ca44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ca48:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800ca4a:	4b0b      	ldr	r3, [pc, #44]	; (800ca78 <SystemInit+0x64>)
 800ca4c:	4a0b      	ldr	r2, [pc, #44]	; (800ca7c <SystemInit+0x68>)
 800ca4e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800ca50:	4a09      	ldr	r2, [pc, #36]	; (800ca78 <SystemInit+0x64>)
 800ca52:	4b09      	ldr	r3, [pc, #36]	; (800ca78 <SystemInit+0x64>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ca5a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800ca5c:	4b06      	ldr	r3, [pc, #24]	; (800ca78 <SystemInit+0x64>)
 800ca5e:	2200      	movs	r2, #0
 800ca60:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800ca62:	4b04      	ldr	r3, [pc, #16]	; (800ca74 <SystemInit+0x60>)
 800ca64:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800ca68:	609a      	str	r2, [r3, #8]
#endif
}
 800ca6a:	bf00      	nop
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca72:	4770      	bx	lr
 800ca74:	e000ed00 	.word	0xe000ed00
 800ca78:	40023800 	.word	0x40023800
 800ca7c:	24003010 	.word	0x24003010

0800ca80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800ca80:	f8df d034 	ldr.w	sp, [pc, #52]	; 800cab8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800ca84:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800ca86:	e003      	b.n	800ca90 <LoopCopyDataInit>

0800ca88 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800ca88:	4b0c      	ldr	r3, [pc, #48]	; (800cabc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800ca8a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800ca8c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800ca8e:	3104      	adds	r1, #4

0800ca90 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800ca90:	480b      	ldr	r0, [pc, #44]	; (800cac0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800ca92:	4b0c      	ldr	r3, [pc, #48]	; (800cac4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800ca94:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800ca96:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800ca98:	d3f6      	bcc.n	800ca88 <CopyDataInit>
  ldr  r2, =_sbss
 800ca9a:	4a0b      	ldr	r2, [pc, #44]	; (800cac8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800ca9c:	e002      	b.n	800caa4 <LoopFillZerobss>

0800ca9e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800ca9e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800caa0:	f842 3b04 	str.w	r3, [r2], #4

0800caa4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800caa4:	4b09      	ldr	r3, [pc, #36]	; (800cacc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800caa6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800caa8:	d3f9      	bcc.n	800ca9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800caaa:	f7ff ffb3 	bl	800ca14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800caae:	f000 f817 	bl	800cae0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800cab2:	f7fd ff33 	bl	800a91c <main>
  bx  lr    
 800cab6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800cab8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800cabc:	0800cea8 	.word	0x0800cea8
  ldr  r0, =_sdata
 800cac0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800cac4:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 800cac8:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 800cacc:	20002a48 	.word	0x20002a48

0800cad0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800cad0:	e7fe      	b.n	800cad0 <ADC_IRQHandler>
	...

0800cad4 <__errno>:
 800cad4:	4b01      	ldr	r3, [pc, #4]	; (800cadc <__errno+0x8>)
 800cad6:	6818      	ldr	r0, [r3, #0]
 800cad8:	4770      	bx	lr
 800cada:	bf00      	nop
 800cadc:	2000000c 	.word	0x2000000c

0800cae0 <__libc_init_array>:
 800cae0:	b570      	push	{r4, r5, r6, lr}
 800cae2:	4e0d      	ldr	r6, [pc, #52]	; (800cb18 <__libc_init_array+0x38>)
 800cae4:	4c0d      	ldr	r4, [pc, #52]	; (800cb1c <__libc_init_array+0x3c>)
 800cae6:	1ba4      	subs	r4, r4, r6
 800cae8:	10a4      	asrs	r4, r4, #2
 800caea:	2500      	movs	r5, #0
 800caec:	42a5      	cmp	r5, r4
 800caee:	d109      	bne.n	800cb04 <__libc_init_array+0x24>
 800caf0:	4e0b      	ldr	r6, [pc, #44]	; (800cb20 <__libc_init_array+0x40>)
 800caf2:	4c0c      	ldr	r4, [pc, #48]	; (800cb24 <__libc_init_array+0x44>)
 800caf4:	f000 f938 	bl	800cd68 <_init>
 800caf8:	1ba4      	subs	r4, r4, r6
 800cafa:	10a4      	asrs	r4, r4, #2
 800cafc:	2500      	movs	r5, #0
 800cafe:	42a5      	cmp	r5, r4
 800cb00:	d105      	bne.n	800cb0e <__libc_init_array+0x2e>
 800cb02:	bd70      	pop	{r4, r5, r6, pc}
 800cb04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cb08:	4798      	blx	r3
 800cb0a:	3501      	adds	r5, #1
 800cb0c:	e7ee      	b.n	800caec <__libc_init_array+0xc>
 800cb0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cb12:	4798      	blx	r3
 800cb14:	3501      	adds	r5, #1
 800cb16:	e7f2      	b.n	800cafe <__libc_init_array+0x1e>
 800cb18:	0800cea0 	.word	0x0800cea0
 800cb1c:	0800cea0 	.word	0x0800cea0
 800cb20:	0800cea0 	.word	0x0800cea0
 800cb24:	0800cea4 	.word	0x0800cea4

0800cb28 <memcpy>:
 800cb28:	b510      	push	{r4, lr}
 800cb2a:	1e43      	subs	r3, r0, #1
 800cb2c:	440a      	add	r2, r1
 800cb2e:	4291      	cmp	r1, r2
 800cb30:	d100      	bne.n	800cb34 <memcpy+0xc>
 800cb32:	bd10      	pop	{r4, pc}
 800cb34:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb38:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb3c:	e7f7      	b.n	800cb2e <memcpy+0x6>

0800cb3e <memset>:
 800cb3e:	4402      	add	r2, r0
 800cb40:	4603      	mov	r3, r0
 800cb42:	4293      	cmp	r3, r2
 800cb44:	d100      	bne.n	800cb48 <memset+0xa>
 800cb46:	4770      	bx	lr
 800cb48:	f803 1b01 	strb.w	r1, [r3], #1
 800cb4c:	e7f9      	b.n	800cb42 <memset+0x4>
	...

0800cb50 <sqrt>:
 800cb50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb54:	ed2d 8b02 	vpush	{d8}
 800cb58:	b08b      	sub	sp, #44	; 0x2c
 800cb5a:	ec55 4b10 	vmov	r4, r5, d0
 800cb5e:	f000 f851 	bl	800cc04 <__ieee754_sqrt>
 800cb62:	4b26      	ldr	r3, [pc, #152]	; (800cbfc <sqrt+0xac>)
 800cb64:	eeb0 8a40 	vmov.f32	s16, s0
 800cb68:	eef0 8a60 	vmov.f32	s17, s1
 800cb6c:	f993 6000 	ldrsb.w	r6, [r3]
 800cb70:	1c73      	adds	r3, r6, #1
 800cb72:	d02a      	beq.n	800cbca <sqrt+0x7a>
 800cb74:	4622      	mov	r2, r4
 800cb76:	462b      	mov	r3, r5
 800cb78:	4620      	mov	r0, r4
 800cb7a:	4629      	mov	r1, r5
 800cb7c:	f7f3 ff96 	bl	8000aac <__aeabi_dcmpun>
 800cb80:	4607      	mov	r7, r0
 800cb82:	bb10      	cbnz	r0, 800cbca <sqrt+0x7a>
 800cb84:	f04f 0800 	mov.w	r8, #0
 800cb88:	f04f 0900 	mov.w	r9, #0
 800cb8c:	4642      	mov	r2, r8
 800cb8e:	464b      	mov	r3, r9
 800cb90:	4620      	mov	r0, r4
 800cb92:	4629      	mov	r1, r5
 800cb94:	f7f3 ff62 	bl	8000a5c <__aeabi_dcmplt>
 800cb98:	b1b8      	cbz	r0, 800cbca <sqrt+0x7a>
 800cb9a:	2301      	movs	r3, #1
 800cb9c:	9300      	str	r3, [sp, #0]
 800cb9e:	4b18      	ldr	r3, [pc, #96]	; (800cc00 <sqrt+0xb0>)
 800cba0:	9301      	str	r3, [sp, #4]
 800cba2:	9708      	str	r7, [sp, #32]
 800cba4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800cba8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800cbac:	b9b6      	cbnz	r6, 800cbdc <sqrt+0x8c>
 800cbae:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800cbb2:	4668      	mov	r0, sp
 800cbb4:	f000 f8d6 	bl	800cd64 <matherr>
 800cbb8:	b1d0      	cbz	r0, 800cbf0 <sqrt+0xa0>
 800cbba:	9b08      	ldr	r3, [sp, #32]
 800cbbc:	b11b      	cbz	r3, 800cbc6 <sqrt+0x76>
 800cbbe:	f7ff ff89 	bl	800cad4 <__errno>
 800cbc2:	9b08      	ldr	r3, [sp, #32]
 800cbc4:	6003      	str	r3, [r0, #0]
 800cbc6:	ed9d 8b06 	vldr	d8, [sp, #24]
 800cbca:	eeb0 0a48 	vmov.f32	s0, s16
 800cbce:	eef0 0a68 	vmov.f32	s1, s17
 800cbd2:	b00b      	add	sp, #44	; 0x2c
 800cbd4:	ecbd 8b02 	vpop	{d8}
 800cbd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cbdc:	4642      	mov	r2, r8
 800cbde:	464b      	mov	r3, r9
 800cbe0:	4640      	mov	r0, r8
 800cbe2:	4649      	mov	r1, r9
 800cbe4:	f7f3 fdf2 	bl	80007cc <__aeabi_ddiv>
 800cbe8:	2e02      	cmp	r6, #2
 800cbea:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cbee:	d1e0      	bne.n	800cbb2 <sqrt+0x62>
 800cbf0:	f7ff ff70 	bl	800cad4 <__errno>
 800cbf4:	2321      	movs	r3, #33	; 0x21
 800cbf6:	6003      	str	r3, [r0, #0]
 800cbf8:	e7df      	b.n	800cbba <sqrt+0x6a>
 800cbfa:	bf00      	nop
 800cbfc:	20000070 	.word	0x20000070
 800cc00:	0800ce90 	.word	0x0800ce90

0800cc04 <__ieee754_sqrt>:
 800cc04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc08:	ec55 4b10 	vmov	r4, r5, d0
 800cc0c:	4e54      	ldr	r6, [pc, #336]	; (800cd60 <__ieee754_sqrt+0x15c>)
 800cc0e:	43ae      	bics	r6, r5
 800cc10:	ee10 0a10 	vmov	r0, s0
 800cc14:	462b      	mov	r3, r5
 800cc16:	462a      	mov	r2, r5
 800cc18:	4621      	mov	r1, r4
 800cc1a:	d113      	bne.n	800cc44 <__ieee754_sqrt+0x40>
 800cc1c:	ee10 2a10 	vmov	r2, s0
 800cc20:	462b      	mov	r3, r5
 800cc22:	ee10 0a10 	vmov	r0, s0
 800cc26:	4629      	mov	r1, r5
 800cc28:	f7f3 fca6 	bl	8000578 <__aeabi_dmul>
 800cc2c:	4602      	mov	r2, r0
 800cc2e:	460b      	mov	r3, r1
 800cc30:	4620      	mov	r0, r4
 800cc32:	4629      	mov	r1, r5
 800cc34:	f7f3 faee 	bl	8000214 <__adddf3>
 800cc38:	4604      	mov	r4, r0
 800cc3a:	460d      	mov	r5, r1
 800cc3c:	ec45 4b10 	vmov	d0, r4, r5
 800cc40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc44:	2d00      	cmp	r5, #0
 800cc46:	dc10      	bgt.n	800cc6a <__ieee754_sqrt+0x66>
 800cc48:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cc4c:	4330      	orrs	r0, r6
 800cc4e:	d0f5      	beq.n	800cc3c <__ieee754_sqrt+0x38>
 800cc50:	b15d      	cbz	r5, 800cc6a <__ieee754_sqrt+0x66>
 800cc52:	ee10 2a10 	vmov	r2, s0
 800cc56:	462b      	mov	r3, r5
 800cc58:	4620      	mov	r0, r4
 800cc5a:	4629      	mov	r1, r5
 800cc5c:	f7f3 fad8 	bl	8000210 <__aeabi_dsub>
 800cc60:	4602      	mov	r2, r0
 800cc62:	460b      	mov	r3, r1
 800cc64:	f7f3 fdb2 	bl	80007cc <__aeabi_ddiv>
 800cc68:	e7e6      	b.n	800cc38 <__ieee754_sqrt+0x34>
 800cc6a:	151b      	asrs	r3, r3, #20
 800cc6c:	d10c      	bne.n	800cc88 <__ieee754_sqrt+0x84>
 800cc6e:	2a00      	cmp	r2, #0
 800cc70:	d06d      	beq.n	800cd4e <__ieee754_sqrt+0x14a>
 800cc72:	2000      	movs	r0, #0
 800cc74:	02d6      	lsls	r6, r2, #11
 800cc76:	d56e      	bpl.n	800cd56 <__ieee754_sqrt+0x152>
 800cc78:	1e44      	subs	r4, r0, #1
 800cc7a:	1b1b      	subs	r3, r3, r4
 800cc7c:	f1c0 0420 	rsb	r4, r0, #32
 800cc80:	fa21 f404 	lsr.w	r4, r1, r4
 800cc84:	4322      	orrs	r2, r4
 800cc86:	4081      	lsls	r1, r0
 800cc88:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cc8c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800cc90:	07dd      	lsls	r5, r3, #31
 800cc92:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800cc96:	bf42      	ittt	mi
 800cc98:	0052      	lslmi	r2, r2, #1
 800cc9a:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800cc9e:	0049      	lslmi	r1, r1, #1
 800cca0:	1058      	asrs	r0, r3, #1
 800cca2:	2500      	movs	r5, #0
 800cca4:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800cca8:	441a      	add	r2, r3
 800ccaa:	0049      	lsls	r1, r1, #1
 800ccac:	2316      	movs	r3, #22
 800ccae:	462c      	mov	r4, r5
 800ccb0:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800ccb4:	19a7      	adds	r7, r4, r6
 800ccb6:	4297      	cmp	r7, r2
 800ccb8:	bfde      	ittt	le
 800ccba:	1bd2      	suble	r2, r2, r7
 800ccbc:	19bc      	addle	r4, r7, r6
 800ccbe:	19ad      	addle	r5, r5, r6
 800ccc0:	0052      	lsls	r2, r2, #1
 800ccc2:	3b01      	subs	r3, #1
 800ccc4:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800ccc8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800cccc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ccd0:	d1f0      	bne.n	800ccb4 <__ieee754_sqrt+0xb0>
 800ccd2:	f04f 0e20 	mov.w	lr, #32
 800ccd6:	469c      	mov	ip, r3
 800ccd8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ccdc:	42a2      	cmp	r2, r4
 800ccde:	eb06 070c 	add.w	r7, r6, ip
 800cce2:	dc02      	bgt.n	800ccea <__ieee754_sqrt+0xe6>
 800cce4:	d112      	bne.n	800cd0c <__ieee754_sqrt+0x108>
 800cce6:	428f      	cmp	r7, r1
 800cce8:	d810      	bhi.n	800cd0c <__ieee754_sqrt+0x108>
 800ccea:	2f00      	cmp	r7, #0
 800ccec:	eb07 0c06 	add.w	ip, r7, r6
 800ccf0:	da34      	bge.n	800cd5c <__ieee754_sqrt+0x158>
 800ccf2:	f1bc 0f00 	cmp.w	ip, #0
 800ccf6:	db31      	blt.n	800cd5c <__ieee754_sqrt+0x158>
 800ccf8:	f104 0801 	add.w	r8, r4, #1
 800ccfc:	1b12      	subs	r2, r2, r4
 800ccfe:	428f      	cmp	r7, r1
 800cd00:	bf88      	it	hi
 800cd02:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800cd06:	1bc9      	subs	r1, r1, r7
 800cd08:	4433      	add	r3, r6
 800cd0a:	4644      	mov	r4, r8
 800cd0c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800cd10:	f1be 0e01 	subs.w	lr, lr, #1
 800cd14:	443a      	add	r2, r7
 800cd16:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800cd1a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800cd1e:	d1dd      	bne.n	800ccdc <__ieee754_sqrt+0xd8>
 800cd20:	430a      	orrs	r2, r1
 800cd22:	d006      	beq.n	800cd32 <__ieee754_sqrt+0x12e>
 800cd24:	1c5c      	adds	r4, r3, #1
 800cd26:	bf13      	iteet	ne
 800cd28:	3301      	addne	r3, #1
 800cd2a:	3501      	addeq	r5, #1
 800cd2c:	4673      	moveq	r3, lr
 800cd2e:	f023 0301 	bicne.w	r3, r3, #1
 800cd32:	106a      	asrs	r2, r5, #1
 800cd34:	085b      	lsrs	r3, r3, #1
 800cd36:	07e9      	lsls	r1, r5, #31
 800cd38:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800cd3c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800cd40:	bf48      	it	mi
 800cd42:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800cd46:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800cd4a:	461c      	mov	r4, r3
 800cd4c:	e776      	b.n	800cc3c <__ieee754_sqrt+0x38>
 800cd4e:	0aca      	lsrs	r2, r1, #11
 800cd50:	3b15      	subs	r3, #21
 800cd52:	0549      	lsls	r1, r1, #21
 800cd54:	e78b      	b.n	800cc6e <__ieee754_sqrt+0x6a>
 800cd56:	0052      	lsls	r2, r2, #1
 800cd58:	3001      	adds	r0, #1
 800cd5a:	e78b      	b.n	800cc74 <__ieee754_sqrt+0x70>
 800cd5c:	46a0      	mov	r8, r4
 800cd5e:	e7cd      	b.n	800ccfc <__ieee754_sqrt+0xf8>
 800cd60:	7ff00000 	.word	0x7ff00000

0800cd64 <matherr>:
 800cd64:	2000      	movs	r0, #0
 800cd66:	4770      	bx	lr

0800cd68 <_init>:
 800cd68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd6a:	bf00      	nop
 800cd6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd6e:	bc08      	pop	{r3}
 800cd70:	469e      	mov	lr, r3
 800cd72:	4770      	bx	lr

0800cd74 <_fini>:
 800cd74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd76:	bf00      	nop
 800cd78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd7a:	bc08      	pop	{r3}
 800cd7c:	469e      	mov	lr, r3
 800cd7e:	4770      	bx	lr
