{"vcs1":{"timestamp_begin":1683391488.491804962, "rt":1.59, "ut":0.65, "st":0.24}}
{"vcselab":{"timestamp_begin":1683391490.170098956, "rt":1.46, "ut":0.53, "st":0.16}}
{"link":{"timestamp_begin":1683391491.698357686, "rt":0.50, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683391487.829990874}
{"VCS_COMP_START_TIME": 1683391487.829990874}
{"VCS_COMP_END_TIME": 1683391493.663417502}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 332856}}
{"stitch_vcselab": {"peak_mem": 220752}}
