library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 8;
    stages: integer := 4
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic_vector (2 downto 0);
begin
  o <= n2070_o;
  -- vhdl_source/peres.vhdl:13:17
  n2061_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2062_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2063_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2064_o <= n2062_o xor n2063_o;
  -- vhdl_source/peres.vhdl:15:17
  n2065_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2066_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2067_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2068_o <= n2066_o and n2067_o;
  -- vhdl_source/peres.vhdl:15:21
  n2069_o <= n2065_o xor n2068_o;
  n2070_o <= n2061_o & n2064_o & n2069_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1611 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1619 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1627 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1635 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1643 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1651 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1659 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1667 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1679 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1687 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1695 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1703 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1711 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1719 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1727 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic_vector (1 downto 0);
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic_vector (1 downto 0);
  signal n1737_o : std_logic;
  signal n1738_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1739 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic_vector (1 downto 0);
  signal n1748_o : std_logic;
  signal n1749_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1750 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic_vector (1 downto 0);
  signal n1759_o : std_logic;
  signal n1760_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1761 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic_vector (1 downto 0);
  signal n1770_o : std_logic;
  signal n1771_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1772 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic_vector (1 downto 0);
  signal n1781_o : std_logic;
  signal n1782_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1783 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic_vector (1 downto 0);
  signal n1792_o : std_logic;
  signal n1793_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1794 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic_vector (1 downto 0);
  signal n1803_o : std_logic;
  signal n1804_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1805 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic_vector (1 downto 0);
  signal n1814_o : std_logic;
  signal n1815_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1816 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1827 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic_vector (1 downto 0);
  signal n1835_o : std_logic;
  signal n1836_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1837 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic_vector (1 downto 0);
  signal n1846_o : std_logic;
  signal n1847_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1848 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic_vector (1 downto 0);
  signal n1857_o : std_logic;
  signal n1858_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1859 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic_vector (1 downto 0);
  signal n1868_o : std_logic;
  signal n1869_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1870 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic_vector (1 downto 0);
  signal n1879_o : std_logic;
  signal n1880_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1881 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic_vector (1 downto 0);
  signal n1890_o : std_logic;
  signal n1891_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1892 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic_vector (1 downto 0);
  signal n1901_o : std_logic;
  signal n1902_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1903 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic_vector (1 downto 0);
  signal n1912_o : std_logic;
  signal n1913_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1914 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic_vector (1 downto 0);
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1925 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1933 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1941 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1949 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1957 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1965 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1973 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1985 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1993 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2001 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2009 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2017 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2025 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2033 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2041 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic_vector (8 downto 0);
  signal n2047_o : std_logic_vector (8 downto 0);
  signal n2048_o : std_logic_vector (8 downto 0);
  signal n2049_o : std_logic_vector (8 downto 0);
  signal n2050_o : std_logic_vector (8 downto 0);
  signal n2051_o : std_logic_vector (8 downto 0);
  signal n2052_o : std_logic_vector (8 downto 0);
  signal n2053_o : std_logic_vector (8 downto 0);
  signal n2054_o : std_logic_vector (8 downto 0);
  signal n2055_o : std_logic_vector (8 downto 0);
  signal n2056_o : std_logic_vector (8 downto 0);
  signal n2057_o : std_logic_vector (8 downto 0);
  signal n2058_o : std_logic_vector (8 downto 0);
  signal n2059_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2046_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2047_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2048_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2049_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2050_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2051_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2052_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2053_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2054_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2055_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2056_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2057_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2058_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2059_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1608_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1609_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1610_o <= n1608_o & n1609_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1611 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1610_o,
    o => gen1_n1_cnot1_j_o);
  n1614_o <= gen1_n1_cnot1_j_n1611 (1);
  n1615_o <= gen1_n1_cnot1_j_n1611 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1616_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1617_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1618_o <= n1616_o & n1617_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1619 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1618_o,
    o => gen1_n2_cnot1_j_o);
  n1622_o <= gen1_n2_cnot1_j_n1619 (1);
  n1623_o <= gen1_n2_cnot1_j_n1619 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1624_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1625_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1626_o <= n1624_o & n1625_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1627 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1626_o,
    o => gen1_n3_cnot1_j_o);
  n1630_o <= gen1_n3_cnot1_j_n1627 (1);
  n1631_o <= gen1_n3_cnot1_j_n1627 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1632_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1633_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1635 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1634_o,
    o => gen1_n4_cnot1_j_o);
  n1638_o <= gen1_n4_cnot1_j_n1635 (1);
  n1639_o <= gen1_n4_cnot1_j_n1635 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1640_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1641_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1642_o <= n1640_o & n1641_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1643 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1642_o,
    o => gen1_n5_cnot1_j_o);
  n1646_o <= gen1_n5_cnot1_j_n1643 (1);
  n1647_o <= gen1_n5_cnot1_j_n1643 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1648_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1649_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1650_o <= n1648_o & n1649_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1651 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1650_o,
    o => gen1_n6_cnot1_j_o);
  n1654_o <= gen1_n6_cnot1_j_n1651 (1);
  n1655_o <= gen1_n6_cnot1_j_n1651 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1656_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1657_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1658_o <= n1656_o & n1657_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1659 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1658_o,
    o => gen1_n7_cnot1_j_o);
  n1662_o <= gen1_n7_cnot1_j_n1659 (1);
  n1663_o <= gen1_n7_cnot1_j_n1659 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1664_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1665_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1666_o <= n1664_o & n1665_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1667 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1666_o,
    o => gen1_n8_cnot1_j_o);
  n1670_o <= gen1_n8_cnot1_j_n1667 (1);
  n1671_o <= gen1_n8_cnot1_j_n1667 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1672_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1673_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1674_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1675_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1676_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1677_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1679 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1678_o,
    o => gen2_n8_cnot2_j_o);
  n1682_o <= gen2_n8_cnot2_j_n1679 (1);
  n1683_o <= gen2_n8_cnot2_j_n1679 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1684_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1685_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1686_o <= n1684_o & n1685_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1687 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1686_o,
    o => gen2_n7_cnot2_j_o);
  n1690_o <= gen2_n7_cnot2_j_n1687 (1);
  n1691_o <= gen2_n7_cnot2_j_n1687 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1692_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1693_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1694_o <= n1692_o & n1693_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1695 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1694_o,
    o => gen2_n6_cnot2_j_o);
  n1698_o <= gen2_n6_cnot2_j_n1695 (1);
  n1699_o <= gen2_n6_cnot2_j_n1695 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1700_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1701_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1702_o <= n1700_o & n1701_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1703 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1702_o,
    o => gen2_n5_cnot2_j_o);
  n1706_o <= gen2_n5_cnot2_j_n1703 (1);
  n1707_o <= gen2_n5_cnot2_j_n1703 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1708_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1709_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1710_o <= n1708_o & n1709_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1711 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1710_o,
    o => gen2_n4_cnot2_j_o);
  n1714_o <= gen2_n4_cnot2_j_n1711 (1);
  n1715_o <= gen2_n4_cnot2_j_n1711 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1716_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1717_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1718_o <= n1716_o & n1717_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1719 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1718_o,
    o => gen2_n3_cnot2_j_o);
  n1722_o <= gen2_n3_cnot2_j_n1719 (1);
  n1723_o <= gen2_n3_cnot2_j_n1719 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1724_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1725_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1726_o <= n1724_o & n1725_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1727 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1726_o,
    o => gen2_n2_cnot2_j_o);
  n1730_o <= gen2_n2_cnot2_j_n1727 (1);
  n1731_o <= gen2_n2_cnot2_j_n1727 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1732_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1733_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1734_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1735_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1736_o <= n1734_o & n1735_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1737_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1738_o <= n1736_o & n1737_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1739 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1738_o,
    o => gen3_n1_ccnot3_j_o);
  n1742_o <= gen3_n1_ccnot3_j_n1739 (2);
  n1743_o <= gen3_n1_ccnot3_j_n1739 (1);
  n1744_o <= gen3_n1_ccnot3_j_n1739 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1745_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1746_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1747_o <= n1745_o & n1746_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1748_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1749_o <= n1747_o & n1748_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1750 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1749_o,
    o => gen3_n2_ccnot3_j_o);
  n1753_o <= gen3_n2_ccnot3_j_n1750 (2);
  n1754_o <= gen3_n2_ccnot3_j_n1750 (1);
  n1755_o <= gen3_n2_ccnot3_j_n1750 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1756_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1757_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1758_o <= n1756_o & n1757_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1759_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1760_o <= n1758_o & n1759_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1761 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1760_o,
    o => gen3_n3_ccnot3_j_o);
  n1764_o <= gen3_n3_ccnot3_j_n1761 (2);
  n1765_o <= gen3_n3_ccnot3_j_n1761 (1);
  n1766_o <= gen3_n3_ccnot3_j_n1761 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1767_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1768_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1769_o <= n1767_o & n1768_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1770_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1771_o <= n1769_o & n1770_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1772 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1771_o,
    o => gen3_n4_ccnot3_j_o);
  n1775_o <= gen3_n4_ccnot3_j_n1772 (2);
  n1776_o <= gen3_n4_ccnot3_j_n1772 (1);
  n1777_o <= gen3_n4_ccnot3_j_n1772 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1778_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1779_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1780_o <= n1778_o & n1779_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1781_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1782_o <= n1780_o & n1781_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1783 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1782_o,
    o => gen3_n5_ccnot3_j_o);
  n1786_o <= gen3_n5_ccnot3_j_n1783 (2);
  n1787_o <= gen3_n5_ccnot3_j_n1783 (1);
  n1788_o <= gen3_n5_ccnot3_j_n1783 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1789_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1790_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1791_o <= n1789_o & n1790_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1792_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1793_o <= n1791_o & n1792_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1794 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1793_o,
    o => gen3_n6_ccnot3_j_o);
  n1797_o <= gen3_n6_ccnot3_j_n1794 (2);
  n1798_o <= gen3_n6_ccnot3_j_n1794 (1);
  n1799_o <= gen3_n6_ccnot3_j_n1794 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1800_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1801_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1802_o <= n1800_o & n1801_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1803_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1804_o <= n1802_o & n1803_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1805 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1804_o,
    o => gen3_n7_ccnot3_j_o);
  n1808_o <= gen3_n7_ccnot3_j_n1805 (2);
  n1809_o <= gen3_n7_ccnot3_j_n1805 (1);
  n1810_o <= gen3_n7_ccnot3_j_n1805 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1811_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1812_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1813_o <= n1811_o & n1812_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1814_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1815_o <= n1813_o & n1814_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1816 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1815_o,
    o => gen3_n8_ccnot3_j_o);
  n1819_o <= gen3_n8_ccnot3_j_n1816 (2);
  n1820_o <= gen3_n8_ccnot3_j_n1816 (1);
  n1821_o <= gen3_n8_ccnot3_j_n1816 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1822_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1823_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1824_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1825_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1826_o <= n1824_o & n1825_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1827 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1826_o,
    o => cnot_4_o);
  n1830_o <= cnot_4_n1827 (1);
  n1831_o <= cnot_4_n1827 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1832_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1833_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1834_o <= n1832_o & n1833_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1835_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1836_o <= n1834_o & n1835_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1837 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1836_o,
    o => gen4_n7_peres4_j_o);
  n1840_o <= gen4_n7_peres4_j_n1837 (2);
  n1841_o <= gen4_n7_peres4_j_n1837 (1);
  n1842_o <= gen4_n7_peres4_j_n1837 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1843_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1844_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1845_o <= n1843_o & n1844_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1846_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1847_o <= n1845_o & n1846_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1848 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1847_o,
    o => gen4_n6_peres4_j_o);
  n1851_o <= gen4_n6_peres4_j_n1848 (2);
  n1852_o <= gen4_n6_peres4_j_n1848 (1);
  n1853_o <= gen4_n6_peres4_j_n1848 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1854_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1855_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1856_o <= n1854_o & n1855_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1857_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1858_o <= n1856_o & n1857_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1859 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1858_o,
    o => gen4_n5_peres4_j_o);
  n1862_o <= gen4_n5_peres4_j_n1859 (2);
  n1863_o <= gen4_n5_peres4_j_n1859 (1);
  n1864_o <= gen4_n5_peres4_j_n1859 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1865_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1866_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1867_o <= n1865_o & n1866_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1868_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1869_o <= n1867_o & n1868_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1870 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1869_o,
    o => gen4_n4_peres4_j_o);
  n1873_o <= gen4_n4_peres4_j_n1870 (2);
  n1874_o <= gen4_n4_peres4_j_n1870 (1);
  n1875_o <= gen4_n4_peres4_j_n1870 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1876_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1877_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1878_o <= n1876_o & n1877_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1879_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1880_o <= n1878_o & n1879_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1881 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1880_o,
    o => gen4_n3_peres4_j_o);
  n1884_o <= gen4_n3_peres4_j_n1881 (2);
  n1885_o <= gen4_n3_peres4_j_n1881 (1);
  n1886_o <= gen4_n3_peres4_j_n1881 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1887_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1888_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1889_o <= n1887_o & n1888_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1890_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1891_o <= n1889_o & n1890_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1892 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1891_o,
    o => gen4_n2_peres4_j_o);
  n1895_o <= gen4_n2_peres4_j_n1892 (2);
  n1896_o <= gen4_n2_peres4_j_n1892 (1);
  n1897_o <= gen4_n2_peres4_j_n1892 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1898_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1899_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1900_o <= n1898_o & n1899_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1901_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1902_o <= n1900_o & n1901_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1903 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1902_o,
    o => gen4_n1_peres4_j_o);
  n1906_o <= gen4_n1_peres4_j_n1903 (2);
  n1907_o <= gen4_n1_peres4_j_n1903 (1);
  n1908_o <= gen4_n1_peres4_j_n1903 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1909_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1910_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1911_o <= n1909_o & n1910_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1912_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1913_o <= n1911_o & n1912_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1914 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1913_o,
    o => gen4_n0_peres4_j_o);
  n1917_o <= gen4_n0_peres4_j_n1914 (2);
  n1918_o <= gen4_n0_peres4_j_n1914 (1);
  n1919_o <= gen4_n0_peres4_j_n1914 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1920_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1921_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1922_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1923_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1924_o <= n1922_o & n1923_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1925 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1924_o,
    o => gen5_n1_cnot5_j_o);
  n1928_o <= gen5_n1_cnot5_j_n1925 (1);
  n1929_o <= gen5_n1_cnot5_j_n1925 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1930_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1931_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1932_o <= n1930_o & n1931_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1933 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1932_o,
    o => gen5_n2_cnot5_j_o);
  n1936_o <= gen5_n2_cnot5_j_n1933 (1);
  n1937_o <= gen5_n2_cnot5_j_n1933 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1938_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1939_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1940_o <= n1938_o & n1939_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1941 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1940_o,
    o => gen5_n3_cnot5_j_o);
  n1944_o <= gen5_n3_cnot5_j_n1941 (1);
  n1945_o <= gen5_n3_cnot5_j_n1941 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1946_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1947_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1948_o <= n1946_o & n1947_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1949 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1948_o,
    o => gen5_n4_cnot5_j_o);
  n1952_o <= gen5_n4_cnot5_j_n1949 (1);
  n1953_o <= gen5_n4_cnot5_j_n1949 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1954_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1955_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1956_o <= n1954_o & n1955_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1957 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1956_o,
    o => gen5_n5_cnot5_j_o);
  n1960_o <= gen5_n5_cnot5_j_n1957 (1);
  n1961_o <= gen5_n5_cnot5_j_n1957 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1962_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1963_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1964_o <= n1962_o & n1963_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1965 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1964_o,
    o => gen5_n6_cnot5_j_o);
  n1968_o <= gen5_n6_cnot5_j_n1965 (1);
  n1969_o <= gen5_n6_cnot5_j_n1965 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1970_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1971_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1972_o <= n1970_o & n1971_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1973 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1972_o,
    o => gen5_n7_cnot5_j_o);
  n1976_o <= gen5_n7_cnot5_j_n1973 (1);
  n1977_o <= gen5_n7_cnot5_j_n1973 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1978_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1979_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1980_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1981_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1982_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1983_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1984_o <= n1982_o & n1983_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1985 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1984_o,
    o => gen6_n1_cnot1_j_o);
  n1988_o <= gen6_n1_cnot1_j_n1985 (1);
  n1989_o <= gen6_n1_cnot1_j_n1985 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1990_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1991_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1992_o <= n1990_o & n1991_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1993 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1992_o,
    o => gen6_n2_cnot1_j_o);
  n1996_o <= gen6_n2_cnot1_j_n1993 (1);
  n1997_o <= gen6_n2_cnot1_j_n1993 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1998_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1999_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2000_o <= n1998_o & n1999_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2001 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2000_o,
    o => gen6_n3_cnot1_j_o);
  n2004_o <= gen6_n3_cnot1_j_n2001 (1);
  n2005_o <= gen6_n3_cnot1_j_n2001 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2006_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2007_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2008_o <= n2006_o & n2007_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2009 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2008_o,
    o => gen6_n4_cnot1_j_o);
  n2012_o <= gen6_n4_cnot1_j_n2009 (1);
  n2013_o <= gen6_n4_cnot1_j_n2009 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2014_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2015_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2016_o <= n2014_o & n2015_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2017 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2016_o,
    o => gen6_n5_cnot1_j_o);
  n2020_o <= gen6_n5_cnot1_j_n2017 (1);
  n2021_o <= gen6_n5_cnot1_j_n2017 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2022_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2023_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2024_o <= n2022_o & n2023_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2025 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2024_o,
    o => gen6_n6_cnot1_j_o);
  n2028_o <= gen6_n6_cnot1_j_n2025 (1);
  n2029_o <= gen6_n6_cnot1_j_n2025 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2030_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2031_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2032_o <= n2030_o & n2031_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2033 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2032_o,
    o => gen6_n7_cnot1_j_o);
  n2036_o <= gen6_n7_cnot1_j_n2033 (1);
  n2037_o <= gen6_n7_cnot1_j_n2033 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2038_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2039_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2040_o <= n2038_o & n2039_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2041 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2040_o,
    o => gen6_n8_cnot1_j_o);
  n2044_o <= gen6_n8_cnot1_j_n2041 (1);
  n2045_o <= gen6_n8_cnot1_j_n2041 (0);
  n2046_o <= n1670_o & n1662_o & n1654_o & n1646_o & n1638_o & n1630_o & n1622_o & n1614_o & n1672_o;
  n2047_o <= n1671_o & n1663_o & n1655_o & n1647_o & n1639_o & n1631_o & n1623_o & n1615_o & n1673_o;
  n2048_o <= n1675_o & n1682_o & n1690_o & n1698_o & n1706_o & n1714_o & n1722_o & n1730_o & n1674_o;
  n2049_o <= n1683_o & n1691_o & n1699_o & n1707_o & n1715_o & n1723_o & n1731_o & n1732_o;
  n2050_o <= n1821_o & n1810_o & n1799_o & n1788_o & n1777_o & n1766_o & n1755_o & n1744_o & n1733_o;
  n2051_o <= n1822_o & n1820_o & n1809_o & n1798_o & n1787_o & n1776_o & n1765_o & n1754_o & n1743_o;
  n2052_o <= n1823_o & n1819_o & n1808_o & n1797_o & n1786_o & n1775_o & n1764_o & n1753_o & n1742_o;
  n2053_o <= n1830_o & n1840_o & n1851_o & n1862_o & n1873_o & n1884_o & n1895_o & n1906_o & n1917_o;
  n2054_o <= n1842_o & n1853_o & n1864_o & n1875_o & n1886_o & n1897_o & n1908_o & n1919_o & n1920_o;
  n2055_o <= n1831_o & n1841_o & n1852_o & n1863_o & n1874_o & n1885_o & n1896_o & n1907_o & n1918_o;
  n2056_o <= n1977_o & n1969_o & n1961_o & n1953_o & n1945_o & n1937_o & n1929_o & n1921_o;
  n2057_o <= n1979_o & n1976_o & n1968_o & n1960_o & n1952_o & n1944_o & n1936_o & n1928_o & n1978_o;
  n2058_o <= n2044_o & n2036_o & n2028_o & n2020_o & n2012_o & n2004_o & n1996_o & n1988_o & n1980_o;
  n2059_o <= n2045_o & n2037_o & n2029_o & n2021_o & n2013_o & n2005_o & n1997_o & n1989_o & n1981_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n1599_o : std_logic_vector (1 downto 0);
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic_vector (2 downto 0);
begin
  o <= n1605_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n1599_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n1600_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n1601_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n1602_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n1603_o <= n1601_o and n1602_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n1604_o <= n1600_o xor n1603_o;
  n1605_o <= n1599_o & n1604_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_3 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_3;

architecture rtl of angle_lookup_7_3 is
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic_vector (6 downto 0);
begin
  o <= n1597_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1588_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1589_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1590_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1591_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1592_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1593_o <= not n1592_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1594_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1595_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1596_o <= not n1595_o;
  n1597_o <= n1588_o & n1589_o & n1590_o & n1591_o & n1593_o & n1594_o & n1596_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1563 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1571 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1579 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic_vector (2 downto 0);
  signal n1586_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n1584_o;
  o <= n1585_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1586_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1560_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1561_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1562_o <= n1560_o & n1561_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1563 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1562_o,
    o => gen1_n0_cnot0_o);
  n1566_o <= gen1_n0_cnot0_n1563 (1);
  n1567_o <= gen1_n0_cnot0_n1563 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1568_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1569_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1570_o <= n1568_o & n1569_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1571 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1570_o,
    o => gen1_n1_cnot0_o);
  n1574_o <= gen1_n1_cnot0_n1571 (1);
  n1575_o <= gen1_n1_cnot0_n1571 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1576_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1577_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1578_o <= n1576_o & n1577_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1579 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1578_o,
    o => gen1_n2_cnot0_o);
  n1582_o <= gen1_n2_cnot0_n1579 (1);
  n1583_o <= gen1_n2_cnot0_n1579 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1584_o <= ctrl_prop (3);
  n1585_o <= n1583_o & n1575_o & n1567_o;
  n1586_o <= n1582_o & n1574_o & n1566_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_2 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_2;

architecture rtl of angle_lookup_7_2 is
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic_vector (6 downto 0);
begin
  o <= n1557_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1548_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1549_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1550_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1551_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1552_o <= not n1551_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1553_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1554_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1555_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1556_o <= not n1555_o;
  n1557_o <= n1548_o & n1549_o & n1550_o & n1552_o & n1553_o & n1554_o & n1556_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1531 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1539 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic_vector (1 downto 0);
  signal n1546_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n1544_o;
  o <= n1545_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1546_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1528_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1529_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1530_o <= n1528_o & n1529_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1531 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1530_o,
    o => gen1_n0_cnot0_o);
  n1534_o <= gen1_n0_cnot0_n1531 (1);
  n1535_o <= gen1_n0_cnot0_n1531 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1536_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1537_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1539 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1538_o,
    o => gen1_n1_cnot0_o);
  n1542_o <= gen1_n1_cnot0_n1539 (1);
  n1543_o <= gen1_n1_cnot0_n1539 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1544_o <= ctrl_prop (2);
  n1545_o <= n1543_o & n1535_o;
  n1546_o <= n1542_o & n1534_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_1 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_1;

architecture rtl of angle_lookup_7_1 is
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic_vector (6 downto 0);
begin
  o <= n1525_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1516_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1517_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1518_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1519_o <= not n1518_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1520_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1521_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1522_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1523_o <= not n1522_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1524_o <= i (0);
  n1525_o <= n1516_o & n1517_o & n1519_o & n1520_o & n1521_o & n1523_o & n1524_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1506_o : std_logic;
  signal n1507_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1508 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1513_o;
  o <= n1512_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1514_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1506_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1507_o <= n1506_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1508 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1507_o,
    o => gen1_n0_cnot0_o);
  n1511_o <= gen1_n0_cnot0_n1508 (1);
  n1512_o <= gen1_n0_cnot0_n1508 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1513_o <= ctrl_prop (1);
  n1514_o <= n1511_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_0 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_0;

architecture rtl of angle_lookup_7_0 is
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (6 downto 0);
begin
  o <= n1503_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1495_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1496_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1497_o <= not n1496_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1498_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1499_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1500_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1501_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1502_o <= i (0);
  n1503_o <= n1495_o & n1497_o & n1498_o & n1499_o & n1500_o & n1501_o & n1502_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1438 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1446 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1454 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1462 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1470 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1478 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1486 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic_vector (6 downto 0);
  signal n1493_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n1491_o;
  o <= n1492_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1493_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1435_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1436_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1437_o <= n1435_o & n1436_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1438 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1437_o,
    o => gen1_n0_cnot0_o);
  n1441_o <= gen1_n0_cnot0_n1438 (1);
  n1442_o <= gen1_n0_cnot0_n1438 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1443_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1444_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1445_o <= n1443_o & n1444_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1446 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1445_o,
    o => gen1_n1_cnot0_o);
  n1449_o <= gen1_n1_cnot0_n1446 (1);
  n1450_o <= gen1_n1_cnot0_n1446 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1451_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1452_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1453_o <= n1451_o & n1452_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1454 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1453_o,
    o => gen1_n2_cnot0_o);
  n1457_o <= gen1_n2_cnot0_n1454 (1);
  n1458_o <= gen1_n2_cnot0_n1454 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1459_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1460_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1461_o <= n1459_o & n1460_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1462 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1461_o,
    o => gen1_n3_cnot0_o);
  n1465_o <= gen1_n3_cnot0_n1462 (1);
  n1466_o <= gen1_n3_cnot0_n1462 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1467_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1468_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1469_o <= n1467_o & n1468_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1470 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1469_o,
    o => gen1_n4_cnot0_o);
  n1473_o <= gen1_n4_cnot0_n1470 (1);
  n1474_o <= gen1_n4_cnot0_n1470 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1475_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1476_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1477_o <= n1475_o & n1476_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1478 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1477_o,
    o => gen1_n5_cnot0_o);
  n1481_o <= gen1_n5_cnot0_n1478 (1);
  n1482_o <= gen1_n5_cnot0_n1478 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1483_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1484_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1485_o <= n1483_o & n1484_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1486 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1485_o,
    o => gen1_n6_cnot0_o);
  n1489_o <= gen1_n6_cnot0_n1486 (1);
  n1490_o <= gen1_n6_cnot0_n1486 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1491_o <= ctrl_prop (7);
  n1492_o <= n1490_o & n1482_o & n1474_o & n1466_o & n1458_o & n1450_o & n1442_o;
  n1493_o <= n1489_o & n1481_o & n1473_o & n1465_o & n1457_o & n1449_o & n1441_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_7 is
  port (
    a : in std_logic_vector (6 downto 0);
    b : in std_logic_vector (6 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    s : out std_logic_vector (6 downto 0));
end entity add_in_place_7;

architecture rtl of add_in_place_7 is
  signal s1_a : std_logic_vector (6 downto 0);
  signal s1_b : std_logic_vector (6 downto 0);
  signal s2_mid : std_logic_vector (6 downto 0);
  signal s2_a : std_logic_vector (6 downto 0);
  signal s2_b : std_logic_vector (6 downto 0);
  signal s3_mid : std_logic_vector (6 downto 0);
  signal s3_a : std_logic_vector (6 downto 0);
  signal s3_b : std_logic_vector (6 downto 0);
  signal s4_mid : std_logic_vector (6 downto 0);
  signal s4_a : std_logic_vector (6 downto 0);
  signal s4_b : std_logic_vector (6 downto 0);
  signal s5_mid : std_logic_vector (6 downto 0);
  signal s5_a : std_logic_vector (6 downto 0);
  signal s5_b : std_logic_vector (6 downto 0);
  signal s6_a : std_logic_vector (6 downto 0);
  signal s6_b : std_logic_vector (6 downto 0);
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1092 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic;
  signal n1098_o : std_logic;
  signal n1099_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1100 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1108 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1116 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1124 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1127_o : std_logic;
  signal n1128_o : std_logic;
  signal n1129_o : std_logic;
  signal n1130_o : std_logic;
  signal n1131_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1132 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic;
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1144 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1152 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1160 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1168 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1171_o : std_logic;
  signal n1172_o : std_logic;
  signal n1173_o : std_logic;
  signal n1174_o : std_logic;
  signal n1175_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1176 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic_vector (1 downto 0);
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic_vector (1 downto 0);
  signal n1186_o : std_logic;
  signal n1187_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1188 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic;
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic_vector (1 downto 0);
  signal n1197_o : std_logic;
  signal n1198_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1199 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic_vector (1 downto 0);
  signal n1208_o : std_logic;
  signal n1209_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1210 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic;
  signal n1217_o : std_logic;
  signal n1218_o : std_logic_vector (1 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1221 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal n1226_o : std_logic;
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic_vector (1 downto 0);
  signal n1230_o : std_logic;
  signal n1231_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1232 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic_vector (1 downto 0);
  signal n1241_o : std_logic;
  signal n1242_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1243 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1254 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic_vector (1 downto 0);
  signal n1262_o : std_logic;
  signal n1263_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1264 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic;
  signal n1272_o : std_logic_vector (1 downto 0);
  signal n1273_o : std_logic;
  signal n1274_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1275 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic;
  signal n1282_o : std_logic;
  signal n1283_o : std_logic_vector (1 downto 0);
  signal n1284_o : std_logic;
  signal n1285_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1286 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic_vector (1 downto 0);
  signal n1295_o : std_logic;
  signal n1296_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1297 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic_vector (1 downto 0);
  signal n1306_o : std_logic;
  signal n1307_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1308 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic_vector (1 downto 0);
  signal n1317_o : std_logic;
  signal n1318_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1319 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic_vector (1 downto 0);
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1330 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1338 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1346 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1354 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1362 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1374 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1382 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1390 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1398 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1406 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1414 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic_vector (6 downto 0);
  signal n1420_o : std_logic_vector (6 downto 0);
  signal n1421_o : std_logic_vector (6 downto 0);
  signal n1422_o : std_logic_vector (6 downto 0);
  signal n1423_o : std_logic_vector (6 downto 0);
  signal n1424_o : std_logic_vector (6 downto 0);
  signal n1425_o : std_logic_vector (6 downto 0);
  signal n1426_o : std_logic_vector (6 downto 0);
  signal n1427_o : std_logic_vector (6 downto 0);
  signal n1428_o : std_logic_vector (6 downto 0);
  signal n1429_o : std_logic_vector (6 downto 0);
  signal n1430_o : std_logic_vector (6 downto 0);
  signal n1431_o : std_logic_vector (6 downto 0);
  signal n1432_o : std_logic_vector (6 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1419_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1420_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1421_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1422_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1423_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1424_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1425_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1426_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1427_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1428_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1429_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1430_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1431_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1432_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1089_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1090_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1091_o <= n1089_o & n1090_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1092 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1091_o,
    o => gen1_n1_cnot1_j_o);
  n1095_o <= gen1_n1_cnot1_j_n1092 (1);
  n1096_o <= gen1_n1_cnot1_j_n1092 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1097_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1098_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1099_o <= n1097_o & n1098_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1100 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1099_o,
    o => gen1_n2_cnot1_j_o);
  n1103_o <= gen1_n2_cnot1_j_n1100 (1);
  n1104_o <= gen1_n2_cnot1_j_n1100 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1105_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1106_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1107_o <= n1105_o & n1106_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1108 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1107_o,
    o => gen1_n3_cnot1_j_o);
  n1111_o <= gen1_n3_cnot1_j_n1108 (1);
  n1112_o <= gen1_n3_cnot1_j_n1108 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1113_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1114_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1115_o <= n1113_o & n1114_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1116 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1115_o,
    o => gen1_n4_cnot1_j_o);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n1119_o <= gen1_n4_cnot1_j_n1116 (1);
  n1120_o <= gen1_n4_cnot1_j_n1116 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1121_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1122_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1123_o <= n1121_o & n1122_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1124 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1123_o,
    o => gen1_n5_cnot1_j_o);
  n1127_o <= gen1_n5_cnot1_j_n1124 (1);
  n1128_o <= gen1_n5_cnot1_j_n1124 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1129_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1130_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1131_o <= n1129_o & n1130_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1132 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1131_o,
    o => gen1_n6_cnot1_j_o);
  n1135_o <= gen1_n6_cnot1_j_n1132 (1);
  n1136_o <= gen1_n6_cnot1_j_n1132 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1137_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1138_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1139_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1140_o <= s1_a (6);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1141_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1142_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1143_o <= n1141_o & n1142_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1144 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1143_o,
    o => gen2_n6_cnot2_j_o);
  n1147_o <= gen2_n6_cnot2_j_n1144 (1);
  n1148_o <= gen2_n6_cnot2_j_n1144 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1149_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1150_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1151_o <= n1149_o & n1150_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1152 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1151_o,
    o => gen2_n5_cnot2_j_o);
  n1155_o <= gen2_n5_cnot2_j_n1152 (1);
  n1156_o <= gen2_n5_cnot2_j_n1152 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1157_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1158_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1159_o <= n1157_o & n1158_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1160 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1159_o,
    o => gen2_n4_cnot2_j_o);
  n1163_o <= gen2_n4_cnot2_j_n1160 (1);
  n1164_o <= gen2_n4_cnot2_j_n1160 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1165_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1166_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1167_o <= n1165_o & n1166_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1168 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1167_o,
    o => gen2_n3_cnot2_j_o);
  n1171_o <= gen2_n3_cnot2_j_n1168 (1);
  n1172_o <= gen2_n3_cnot2_j_n1168 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1173_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1174_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1175_o <= n1173_o & n1174_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1176 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1175_o,
    o => gen2_n2_cnot2_j_o);
  n1179_o <= gen2_n2_cnot2_j_n1176 (1);
  n1180_o <= gen2_n2_cnot2_j_n1176 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1181_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1182_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1183_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1184_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1185_o <= n1183_o & n1184_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1186_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1187_o <= n1185_o & n1186_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1188 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1187_o,
    o => gen3_n1_ccnot3_j_o);
  n1191_o <= gen3_n1_ccnot3_j_n1188 (2);
  n1192_o <= gen3_n1_ccnot3_j_n1188 (1);
  n1193_o <= gen3_n1_ccnot3_j_n1188 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1194_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1195_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1196_o <= n1194_o & n1195_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1197_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1198_o <= n1196_o & n1197_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1199 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1198_o,
    o => gen3_n2_ccnot3_j_o);
  n1202_o <= gen3_n2_ccnot3_j_n1199 (2);
  n1203_o <= gen3_n2_ccnot3_j_n1199 (1);
  n1204_o <= gen3_n2_ccnot3_j_n1199 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1205_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1206_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1207_o <= n1205_o & n1206_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1208_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1209_o <= n1207_o & n1208_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1210 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1209_o,
    o => gen3_n3_ccnot3_j_o);
  n1213_o <= gen3_n3_ccnot3_j_n1210 (2);
  n1214_o <= gen3_n3_ccnot3_j_n1210 (1);
  n1215_o <= gen3_n3_ccnot3_j_n1210 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1216_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1217_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1218_o <= n1216_o & n1217_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1219_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1220_o <= n1218_o & n1219_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1221 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1220_o,
    o => gen3_n4_ccnot3_j_o);
  n1224_o <= gen3_n4_ccnot3_j_n1221 (2);
  n1225_o <= gen3_n4_ccnot3_j_n1221 (1);
  n1226_o <= gen3_n4_ccnot3_j_n1221 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1227_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1228_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1229_o <= n1227_o & n1228_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1230_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1231_o <= n1229_o & n1230_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1232 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1231_o,
    o => gen3_n5_ccnot3_j_o);
  n1235_o <= gen3_n5_ccnot3_j_n1232 (2);
  n1236_o <= gen3_n5_ccnot3_j_n1232 (1);
  n1237_o <= gen3_n5_ccnot3_j_n1232 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1238_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1239_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1240_o <= n1238_o & n1239_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1241_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1242_o <= n1240_o & n1241_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1243 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1242_o,
    o => gen3_n6_ccnot3_j_o);
  n1246_o <= gen3_n6_ccnot3_j_n1243 (2);
  n1247_o <= gen3_n6_ccnot3_j_n1243 (1);
  n1248_o <= gen3_n6_ccnot3_j_n1243 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1249_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1250_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1251_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1252_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1253_o <= n1251_o & n1252_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1254 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1253_o,
    o => cnot_4_o);
  n1257_o <= cnot_4_n1254 (1);
  n1258_o <= cnot_4_n1254 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1259_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1260_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1261_o <= n1259_o & n1260_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1262_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1263_o <= n1261_o & n1262_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1264 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1263_o,
    o => gen4_n5_peres4_j_o);
  n1267_o <= gen4_n5_peres4_j_n1264 (2);
  n1268_o <= gen4_n5_peres4_j_n1264 (1);
  n1269_o <= gen4_n5_peres4_j_n1264 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1270_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1271_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1272_o <= n1270_o & n1271_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1273_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1274_o <= n1272_o & n1273_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1275 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1274_o,
    o => gen4_n4_peres4_j_o);
  n1278_o <= gen4_n4_peres4_j_n1275 (2);
  n1279_o <= gen4_n4_peres4_j_n1275 (1);
  n1280_o <= gen4_n4_peres4_j_n1275 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1281_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1282_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1283_o <= n1281_o & n1282_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1284_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1285_o <= n1283_o & n1284_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1286 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1285_o,
    o => gen4_n3_peres4_j_o);
  n1289_o <= gen4_n3_peres4_j_n1286 (2);
  n1290_o <= gen4_n3_peres4_j_n1286 (1);
  n1291_o <= gen4_n3_peres4_j_n1286 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1292_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1293_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1294_o <= n1292_o & n1293_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1295_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1296_o <= n1294_o & n1295_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1297 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1296_o,
    o => gen4_n2_peres4_j_o);
  n1300_o <= gen4_n2_peres4_j_n1297 (2);
  n1301_o <= gen4_n2_peres4_j_n1297 (1);
  n1302_o <= gen4_n2_peres4_j_n1297 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1303_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1304_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1305_o <= n1303_o & n1304_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1306_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1307_o <= n1305_o & n1306_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1308 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1307_o,
    o => gen4_n1_peres4_j_o);
  n1311_o <= gen4_n1_peres4_j_n1308 (2);
  n1312_o <= gen4_n1_peres4_j_n1308 (1);
  n1313_o <= gen4_n1_peres4_j_n1308 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1314_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1315_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1316_o <= n1314_o & n1315_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1317_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1318_o <= n1316_o & n1317_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1319 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1318_o,
    o => gen4_n0_peres4_j_o);
  n1322_o <= gen4_n0_peres4_j_n1319 (2);
  n1323_o <= gen4_n0_peres4_j_n1319 (1);
  n1324_o <= gen4_n0_peres4_j_n1319 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1325_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1326_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1327_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1328_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1329_o <= n1327_o & n1328_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1330 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1329_o,
    o => gen5_n1_cnot5_j_o);
  n1333_o <= gen5_n1_cnot5_j_n1330 (1);
  n1334_o <= gen5_n1_cnot5_j_n1330 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1335_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1336_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1337_o <= n1335_o & n1336_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1338 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1337_o,
    o => gen5_n2_cnot5_j_o);
  n1341_o <= gen5_n2_cnot5_j_n1338 (1);
  n1342_o <= gen5_n2_cnot5_j_n1338 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1343_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1344_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1345_o <= n1343_o & n1344_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1346 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1345_o,
    o => gen5_n3_cnot5_j_o);
  n1349_o <= gen5_n3_cnot5_j_n1346 (1);
  n1350_o <= gen5_n3_cnot5_j_n1346 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1351_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1352_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1353_o <= n1351_o & n1352_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1354 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1353_o,
    o => gen5_n4_cnot5_j_o);
  n1357_o <= gen5_n4_cnot5_j_n1354 (1);
  n1358_o <= gen5_n4_cnot5_j_n1354 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1359_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1360_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1361_o <= n1359_o & n1360_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1362 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1361_o,
    o => gen5_n5_cnot5_j_o);
  n1365_o <= gen5_n5_cnot5_j_n1362 (1);
  n1366_o <= gen5_n5_cnot5_j_n1362 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1367_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1368_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1369_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1370_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1371_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1372_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1373_o <= n1371_o & n1372_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1374 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1373_o,
    o => gen6_n1_cnot1_j_o);
  n1377_o <= gen6_n1_cnot1_j_n1374 (1);
  n1378_o <= gen6_n1_cnot1_j_n1374 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1379_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1380_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1381_o <= n1379_o & n1380_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1382 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1381_o,
    o => gen6_n2_cnot1_j_o);
  n1385_o <= gen6_n2_cnot1_j_n1382 (1);
  n1386_o <= gen6_n2_cnot1_j_n1382 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1387_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1388_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1389_o <= n1387_o & n1388_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1390 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1389_o,
    o => gen6_n3_cnot1_j_o);
  n1393_o <= gen6_n3_cnot1_j_n1390 (1);
  n1394_o <= gen6_n3_cnot1_j_n1390 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1395_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1396_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1397_o <= n1395_o & n1396_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1398 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1397_o,
    o => gen6_n4_cnot1_j_o);
  n1401_o <= gen6_n4_cnot1_j_n1398 (1);
  n1402_o <= gen6_n4_cnot1_j_n1398 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1403_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1404_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1405_o <= n1403_o & n1404_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1406 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1405_o,
    o => gen6_n5_cnot1_j_o);
  n1409_o <= gen6_n5_cnot1_j_n1406 (1);
  n1410_o <= gen6_n5_cnot1_j_n1406 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1411_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1412_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1413_o <= n1411_o & n1412_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1414 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1413_o,
    o => gen6_n6_cnot1_j_o);
  n1417_o <= gen6_n6_cnot1_j_n1414 (1);
  n1418_o <= gen6_n6_cnot1_j_n1414 (0);
  n1419_o <= n1135_o & n1127_o & n1119_o & n1111_o & n1103_o & n1095_o & n1137_o;
  n1420_o <= n1136_o & n1128_o & n1120_o & n1112_o & n1104_o & n1096_o & n1138_o;
  n1421_o <= n1140_o & n1147_o & n1155_o & n1163_o & n1171_o & n1179_o & n1139_o;
  n1422_o <= n1148_o & n1156_o & n1164_o & n1172_o & n1180_o & n1181_o;
  n1423_o <= n1248_o & n1237_o & n1226_o & n1215_o & n1204_o & n1193_o & n1182_o;
  n1424_o <= n1249_o & n1247_o & n1236_o & n1225_o & n1214_o & n1203_o & n1192_o;
  n1425_o <= n1250_o & n1246_o & n1235_o & n1224_o & n1213_o & n1202_o & n1191_o;
  n1426_o <= n1257_o & n1267_o & n1278_o & n1289_o & n1300_o & n1311_o & n1322_o;
  n1427_o <= n1269_o & n1280_o & n1291_o & n1302_o & n1313_o & n1324_o & n1325_o;
  n1428_o <= n1258_o & n1268_o & n1279_o & n1290_o & n1301_o & n1312_o & n1323_o;
  n1429_o <= n1366_o & n1358_o & n1350_o & n1342_o & n1334_o & n1326_o;
  n1430_o <= n1368_o & n1365_o & n1357_o & n1349_o & n1341_o & n1333_o & n1367_o;
  n1431_o <= n1417_o & n1409_o & n1401_o & n1393_o & n1385_o & n1377_o & n1369_o;
  n1432_o <= n1418_o & n1410_o & n1402_o & n1394_o & n1386_o & n1378_o & n1370_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_9 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_sub_in_place_9;

architecture rtl of add_sub_in_place_9 is
  signal b_cnot : std_logic_vector (8 downto 0);
  signal cnotr_n1075 : std_logic;
  signal cnotr_n1076 : std_logic_vector (8 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (8 downto 0);
  signal add_n1081 : std_logic_vector (8 downto 0);
  signal add_n1082 : std_logic_vector (8 downto 0);
  signal add_a_out : std_logic_vector (8 downto 0);
  signal add_s : std_logic_vector (8 downto 0);
begin
  ctrl_out <= cnotr_n1075;
  a_out <= add_n1081;
  s <= add_n1082;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1076; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1075 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1076 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_9 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1081 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1082 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_9 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    w : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    b_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_scratch_9;

architecture rtl of add_scratch_9 is
  signal a_s : std_logic_vector (7 downto 0);
  signal b_s : std_logic_vector (7 downto 0);
  signal s_s : std_logic_vector (7 downto 0);
  signal c_s : std_logic_vector (7 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n697_o : std_logic;
  signal n698_o : std_logic;
  signal n699_o : std_logic_vector (1 downto 0);
  signal cnota_n700 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n703_o : std_logic;
  signal n704_o : std_logic;
  signal n705_o : std_logic;
  signal n706_o : std_logic_vector (1 downto 0);
  signal cnotb_n707 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n710_o : std_logic;
  signal n711_o : std_logic;
  signal n712_o : std_logic_vector (1 downto 0);
  signal n713_o : std_logic;
  signal n714_o : std_logic_vector (2 downto 0);
  signal ccnotc_n715 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n718_o : std_logic;
  signal n719_o : std_logic;
  signal n720_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic_vector (1 downto 0);
  signal n724_o : std_logic;
  signal n725_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n726 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n729_o : std_logic;
  signal n730_o : std_logic;
  signal n731_o : std_logic;
  signal n732_o : std_logic;
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal n735_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n736 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n739_o : std_logic;
  signal n740_o : std_logic;
  signal n741_o : std_logic;
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic_vector (1 downto 0);
  signal n746_o : std_logic;
  signal n747_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n748 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n751_o : std_logic;
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n758 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n761_o : std_logic;
  signal n762_o : std_logic;
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic_vector (1 downto 0);
  signal n768_o : std_logic;
  signal n769_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n770 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n773_o : std_logic;
  signal n774_o : std_logic;
  signal n775_o : std_logic;
  signal n776_o : std_logic;
  signal n777_o : std_logic;
  signal n778_o : std_logic;
  signal n779_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n780 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n783_o : std_logic;
  signal n784_o : std_logic;
  signal n785_o : std_logic;
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic_vector (1 downto 0);
  signal n790_o : std_logic;
  signal n791_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n792 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n795_o : std_logic;
  signal n796_o : std_logic;
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n802 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n805_o : std_logic;
  signal n806_o : std_logic;
  signal n807_o : std_logic;
  signal n808_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic_vector (1 downto 0);
  signal n812_o : std_logic;
  signal n813_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n814 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n817_o : std_logic;
  signal n818_o : std_logic;
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal n823_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n824 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n827_o : std_logic;
  signal n828_o : std_logic;
  signal n829_o : std_logic;
  signal n830_o : std_logic;
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic_vector (1 downto 0);
  signal n834_o : std_logic;
  signal n835_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n836 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n839_o : std_logic;
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n846 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n849_o : std_logic;
  signal n850_o : std_logic;
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic_vector (1 downto 0);
  signal n856_o : std_logic;
  signal n857_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n858 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n868 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n871_o : std_logic;
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic_vector (1 downto 0);
  signal n878_o : std_logic;
  signal n879_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n880 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n890 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n893_o : std_logic;
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic_vector (1 downto 0);
  signal n900_o : std_logic;
  signal n901_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n902 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n912 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n915_o : std_logic;
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic_vector (1 downto 0);
  signal n922_o : std_logic;
  signal n923_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n924 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n934 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n937_o : std_logic;
  signal n938_o : std_logic;
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic_vector (1 downto 0);
  signal n944_o : std_logic;
  signal n945_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n946 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal n953_o : std_logic;
  signal n954_o : std_logic;
  signal n955_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n956 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic_vector (1 downto 0);
  signal n966_o : std_logic;
  signal n967_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n968 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n978 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic_vector (1 downto 0);
  signal n988_o : std_logic;
  signal n989_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n990 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal n997_o : std_logic;
  signal n998_o : std_logic;
  signal n999_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1000 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic_vector (1 downto 0);
  signal n1010_o : std_logic;
  signal n1011_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1012 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1022 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1032 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic_vector (1 downto 0);
  signal cnotea_n1039 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1042_o : std_logic;
  signal n1043_o : std_logic;
  signal n1044_o : std_logic_vector (8 downto 0);
  signal n1045_o : std_logic_vector (8 downto 0);
  signal n1046_o : std_logic_vector (8 downto 0);
  signal n1047_o : std_logic_vector (7 downto 0);
  signal n1048_o : std_logic_vector (7 downto 0);
  signal n1049_o : std_logic_vector (7 downto 0);
  signal n1050_o : std_logic_vector (7 downto 0);
  signal n1051_o : std_logic_vector (3 downto 0);
  signal n1052_o : std_logic_vector (3 downto 0);
  signal n1053_o : std_logic_vector (3 downto 0);
  signal n1054_o : std_logic_vector (3 downto 0);
  signal n1055_o : std_logic_vector (3 downto 0);
  signal n1056_o : std_logic_vector (3 downto 0);
  signal n1057_o : std_logic_vector (3 downto 0);
  signal n1058_o : std_logic_vector (3 downto 0);
  signal n1059_o : std_logic_vector (3 downto 0);
  signal n1060_o : std_logic_vector (3 downto 0);
  signal n1061_o : std_logic_vector (3 downto 0);
  signal n1062_o : std_logic_vector (3 downto 0);
  signal n1063_o : std_logic_vector (3 downto 0);
  signal n1064_o : std_logic_vector (3 downto 0);
  signal n1065_o : std_logic_vector (3 downto 0);
  signal n1066_o : std_logic_vector (3 downto 0);
  signal n1067_o : std_logic_vector (3 downto 0);
  signal n1068_o : std_logic_vector (3 downto 0);
  signal n1069_o : std_logic_vector (3 downto 0);
  signal n1070_o : std_logic_vector (3 downto 0);
  signal n1071_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1044_o;
  b_out <= n1045_o;
  s <= n1046_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1047_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1048_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1049_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1050_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n703_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n710_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n704_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1036_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n697_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n698_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n699_o <= n697_o & n698_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n700 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n699_o,
    o => cnota_o);
  n703_o <= cnota_n700 (1);
  n704_o <= cnota_n700 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n705_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n706_o <= n705_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n707 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n706_o,
    o => cnotb_o);
  n710_o <= cnotb_n707 (1);
  n711_o <= cnotb_n707 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n712_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n713_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n714_o <= n712_o & n713_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n715 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n714_o,
    o => ccnotc_o);
  n718_o <= ccnotc_n715 (2);
  n719_o <= ccnotc_n715 (1);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n720_o <= ccnotc_n715 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1051_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1052_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1053_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n721_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n722_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n723_o <= n721_o & n722_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n724_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n725_o <= n723_o & n724_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n726 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n725_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n729_o <= gen1_n1_ccnot1_n726 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n730_o <= gen1_n1_ccnot1_n726 (1);
  n731_o <= gen1_n1_ccnot1_n726 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n732_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n733_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n734_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n735_o <= n733_o & n734_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n736 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n735_o,
    o => gen1_n1_cnot1_o);
  n739_o <= gen1_n1_cnot1_n736 (1);
  n740_o <= gen1_n1_cnot1_n736 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n741_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n742_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n743_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n744_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n745_o <= n743_o & n744_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n746_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n747_o <= n745_o & n746_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n748 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n747_o,
    o => gen1_n1_ccnot2_o);
  n751_o <= gen1_n1_ccnot2_n748 (2);
  n752_o <= gen1_n1_ccnot2_n748 (1);
  n753_o <= gen1_n1_ccnot2_n748 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n754_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n755_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n756_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n757_o <= n755_o & n756_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n758 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n757_o,
    o => gen1_n1_cnot2_o);
  n761_o <= gen1_n1_cnot2_n758 (1);
  n762_o <= gen1_n1_cnot2_n758 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n763_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n764_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1054_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1055_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1056_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n765_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n766_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n767_o <= n765_o & n766_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n768_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n769_o <= n767_o & n768_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n770 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n769_o,
    o => gen1_n2_ccnot1_o);
  n773_o <= gen1_n2_ccnot1_n770 (2);
  n774_o <= gen1_n2_ccnot1_n770 (1);
  n775_o <= gen1_n2_ccnot1_n770 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n776_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n777_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n778_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n779_o <= n777_o & n778_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n780 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n779_o,
    o => gen1_n2_cnot1_o);
  n783_o <= gen1_n2_cnot1_n780 (1);
  n784_o <= gen1_n2_cnot1_n780 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n785_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n786_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n787_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n788_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n789_o <= n787_o & n788_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n790_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n791_o <= n789_o & n790_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n792 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n791_o,
    o => gen1_n2_ccnot2_o);
  n795_o <= gen1_n2_ccnot2_n792 (2);
  n796_o <= gen1_n2_ccnot2_n792 (1);
  n797_o <= gen1_n2_ccnot2_n792 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n798_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n799_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n800_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n801_o <= n799_o & n800_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n802 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n801_o,
    o => gen1_n2_cnot2_o);
  n805_o <= gen1_n2_cnot2_n802 (1);
  n806_o <= gen1_n2_cnot2_n802 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n807_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n808_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1057_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1058_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1059_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n809_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n810_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n811_o <= n809_o & n810_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n812_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n813_o <= n811_o & n812_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n814 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n813_o,
    o => gen1_n3_ccnot1_o);
  n817_o <= gen1_n3_ccnot1_n814 (2);
  n818_o <= gen1_n3_ccnot1_n814 (1);
  n819_o <= gen1_n3_ccnot1_n814 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n820_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n821_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n822_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n823_o <= n821_o & n822_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n824 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n823_o,
    o => gen1_n3_cnot1_o);
  n827_o <= gen1_n3_cnot1_n824 (1);
  n828_o <= gen1_n3_cnot1_n824 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n829_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n830_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n831_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n832_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n833_o <= n831_o & n832_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n834_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n835_o <= n833_o & n834_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n836 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n835_o,
    o => gen1_n3_ccnot2_o);
  n839_o <= gen1_n3_ccnot2_n836 (2);
  n840_o <= gen1_n3_ccnot2_n836 (1);
  n841_o <= gen1_n3_ccnot2_n836 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n842_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n843_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n844_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n845_o <= n843_o & n844_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n846 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n845_o,
    o => gen1_n3_cnot2_o);
  n849_o <= gen1_n3_cnot2_n846 (1);
  n850_o <= gen1_n3_cnot2_n846 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n851_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n852_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1060_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1061_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1062_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n853_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n854_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n855_o <= n853_o & n854_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n856_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n857_o <= n855_o & n856_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n858 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n857_o,
    o => gen1_n4_ccnot1_o);
  n861_o <= gen1_n4_ccnot1_n858 (2);
  n862_o <= gen1_n4_ccnot1_n858 (1);
  n863_o <= gen1_n4_ccnot1_n858 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n864_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n865_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n866_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n867_o <= n865_o & n866_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n868 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n867_o,
    o => gen1_n4_cnot1_o);
  n871_o <= gen1_n4_cnot1_n868 (1);
  n872_o <= gen1_n4_cnot1_n868 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n873_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n874_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n875_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n876_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n877_o <= n875_o & n876_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n878_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n879_o <= n877_o & n878_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n880 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n879_o,
    o => gen1_n4_ccnot2_o);
  n883_o <= gen1_n4_ccnot2_n880 (2);
  n884_o <= gen1_n4_ccnot2_n880 (1);
  n885_o <= gen1_n4_ccnot2_n880 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n886_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n887_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n888_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n889_o <= n887_o & n888_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n890 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n889_o,
    o => gen1_n4_cnot2_o);
  n893_o <= gen1_n4_cnot2_n890 (1);
  n894_o <= gen1_n4_cnot2_n890 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n895_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n896_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1063_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1064_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1065_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n897_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n898_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n899_o <= n897_o & n898_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n900_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n901_o <= n899_o & n900_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n902 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n901_o,
    o => gen1_n5_ccnot1_o);
  n905_o <= gen1_n5_ccnot1_n902 (2);
  n906_o <= gen1_n5_ccnot1_n902 (1);
  n907_o <= gen1_n5_ccnot1_n902 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n908_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n909_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n910_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n911_o <= n909_o & n910_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n912 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n911_o,
    o => gen1_n5_cnot1_o);
  n915_o <= gen1_n5_cnot1_n912 (1);
  n916_o <= gen1_n5_cnot1_n912 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n917_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n918_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n919_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n920_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n921_o <= n919_o & n920_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n922_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n923_o <= n921_o & n922_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n924 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n923_o,
    o => gen1_n5_ccnot2_o);
  n927_o <= gen1_n5_ccnot2_n924 (2);
  n928_o <= gen1_n5_ccnot2_n924 (1);
  n929_o <= gen1_n5_ccnot2_n924 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n930_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n931_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n932_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n933_o <= n931_o & n932_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n934 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n933_o,
    o => gen1_n5_cnot2_o);
  n937_o <= gen1_n5_cnot2_n934 (1);
  n938_o <= gen1_n5_cnot2_n934 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n939_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n940_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1066_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1067_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1068_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n941_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n942_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n943_o <= n941_o & n942_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n944_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n945_o <= n943_o & n944_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n946 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n945_o,
    o => gen1_n6_ccnot1_o);
  n949_o <= gen1_n6_ccnot1_n946 (2);
  n950_o <= gen1_n6_ccnot1_n946 (1);
  n951_o <= gen1_n6_ccnot1_n946 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n952_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n953_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n954_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n955_o <= n953_o & n954_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n956 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n955_o,
    o => gen1_n6_cnot1_o);
  n959_o <= gen1_n6_cnot1_n956 (1);
  n960_o <= gen1_n6_cnot1_n956 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n961_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n962_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n963_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n964_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n965_o <= n963_o & n964_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n966_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n967_o <= n965_o & n966_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n968 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n967_o,
    o => gen1_n6_ccnot2_o);
  n971_o <= gen1_n6_ccnot2_n968 (2);
  n972_o <= gen1_n6_ccnot2_n968 (1);
  n973_o <= gen1_n6_ccnot2_n968 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n974_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n975_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n976_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n977_o <= n975_o & n976_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n978 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n977_o,
    o => gen1_n6_cnot2_o);
  n981_o <= gen1_n6_cnot2_n978 (1);
  n982_o <= gen1_n6_cnot2_n978 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n983_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n984_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1069_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1070_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1071_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n985_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n986_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n987_o <= n985_o & n986_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n988_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n989_o <= n987_o & n988_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n990 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n989_o,
    o => gen1_n7_ccnot1_o);
  n993_o <= gen1_n7_ccnot1_n990 (2);
  n994_o <= gen1_n7_ccnot1_n990 (1);
  n995_o <= gen1_n7_ccnot1_n990 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n996_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n997_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n998_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n999_o <= n997_o & n998_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1000 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n999_o,
    o => gen1_n7_cnot1_o);
  n1003_o <= gen1_n7_cnot1_n1000 (1);
  n1004_o <= gen1_n7_cnot1_n1000 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1005_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1006_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1007_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1008_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1009_o <= n1007_o & n1008_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1010_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1011_o <= n1009_o & n1010_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1012 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1011_o,
    o => gen1_n7_ccnot2_o);
  n1015_o <= gen1_n7_ccnot2_n1012 (2);
  n1016_o <= gen1_n7_ccnot2_n1012 (1);
  n1017_o <= gen1_n7_ccnot2_n1012 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1018_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1019_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1020_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1021_o <= n1019_o & n1020_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1022 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1021_o,
    o => gen1_n7_cnot2_o);
  n1025_o <= gen1_n7_cnot2_n1022 (1);
  n1026_o <= gen1_n7_cnot2_n1022 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1027_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1028_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1029_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1030_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1031_o <= n1029_o & n1030_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1032 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1031_o,
    o => cnoteb_o);
  n1035_o <= cnoteb_n1032 (1);
  n1036_o <= cnoteb_n1032 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1037_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1038_o <= n1037_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1039 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1038_o,
    o => cnotea_o);
  n1042_o <= cnotea_n1039 (1);
  n1043_o <= cnotea_n1039 (0);
  n1044_o <= n1042_o & a_s;
  n1045_o <= n1035_o & b_s;
  n1046_o <= n1043_o & s_s;
  n1047_o <= n1025_o & n981_o & n937_o & n893_o & n849_o & n805_o & n761_o & n718_o;
  n1048_o <= n1027_o & n983_o & n939_o & n895_o & n851_o & n807_o & n763_o & n719_o;
  n1049_o <= n1026_o & n982_o & n938_o & n894_o & n850_o & n806_o & n762_o & n711_o;
  n1050_o <= n1028_o & n984_o & n940_o & n896_o & n852_o & n808_o & n764_o & n720_o;
  n1051_o <= n731_o & n730_o & n729_o & n732_o;
  n1052_o <= n742_o & n740_o & n739_o & n741_o;
  n1053_o <= n753_o & n752_o & n754_o & n751_o;
  n1054_o <= n775_o & n774_o & n773_o & n776_o;
  n1055_o <= n786_o & n784_o & n783_o & n785_o;
  n1056_o <= n797_o & n796_o & n798_o & n795_o;
  n1057_o <= n819_o & n818_o & n817_o & n820_o;
  n1058_o <= n830_o & n828_o & n827_o & n829_o;
  n1059_o <= n841_o & n840_o & n842_o & n839_o;
  n1060_o <= n863_o & n862_o & n861_o & n864_o;
  n1061_o <= n874_o & n872_o & n871_o & n873_o;
  n1062_o <= n885_o & n884_o & n886_o & n883_o;
  n1063_o <= n907_o & n906_o & n905_o & n908_o;
  n1064_o <= n918_o & n916_o & n915_o & n917_o;
  n1065_o <= n929_o & n928_o & n930_o & n927_o;
  n1066_o <= n951_o & n950_o & n949_o & n952_o;
  n1067_o <= n962_o & n960_o & n959_o & n961_o;
  n1068_o <= n973_o & n972_o & n974_o & n971_o;
  n1069_o <= n995_o & n994_o & n993_o & n996_o;
  n1070_o <= n1006_o & n1004_o & n1003_o & n1005_o;
  n1071_o <= n1017_o & n1016_o & n1018_o & n1015_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_3 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_3;

architecture rtl of cordic_stage_8_3 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n589_o : std_logic_vector (8 downto 0);
  signal add1_n590 : std_logic_vector (8 downto 0);
  signal add1_n591 : std_logic_vector (8 downto 0);
  signal add1_n592 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n599_o : std_logic;
  signal addsub_n600 : std_logic;
  signal addsub_n601 : std_logic_vector (8 downto 0);
  signal addsub_n602 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n609_o : std_logic;
  signal cnotr1_n610 : std_logic;
  signal cnotr1_n611 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n616_o : std_logic;
  signal cnotr2_n617 : std_logic;
  signal cnotr2_n618 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n623_o : std_logic;
  signal n624_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n625 : std_logic;
  signal gen0_cnotr3_n626 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n631_o : std_logic_vector (4 downto 0);
  signal n632_o : std_logic;
  signal n633_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n634 : std_logic;
  signal gen0_cnotr4_n635 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n640_o : std_logic_vector (4 downto 0);
  signal n641_o : std_logic_vector (2 downto 0);
  signal n642_o : std_logic_vector (7 downto 0);
  signal n643_o : std_logic;
  signal gen0_cnotr5_n644 : std_logic;
  signal gen0_cnotr5_n645 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n650_o : std_logic_vector (4 downto 0);
  signal n651_o : std_logic_vector (2 downto 0);
  signal n652_o : std_logic;
  signal n653_o : std_logic_vector (5 downto 0);
  signal n654_o : std_logic_vector (6 downto 0);
  signal add2_n655 : std_logic_vector (6 downto 0);
  signal add2_n656 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n661_o : std_logic;
  signal n662_o : std_logic;
  signal n663_o : std_logic;
  signal n664_o : std_logic;
  signal n665_o : std_logic;
  signal cnotr6_n666 : std_logic;
  signal cnotr6_n667 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n672_o : std_logic;
  signal n673_o : std_logic_vector (5 downto 0);
  signal cnotr7_n674 : std_logic;
  signal cnotr7_n675 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n680_o : std_logic;
  signal alut1_n681 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n684 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n687_o : std_logic_vector (12 downto 0);
  signal n688_o : std_logic_vector (6 downto 0);
  signal n689_o : std_logic_vector (8 downto 0);
  signal n690_o : std_logic_vector (8 downto 0);
  signal n691_o : std_logic_vector (8 downto 0);
  signal n692_o : std_logic_vector (5 downto 0);
begin
  g <= n687_o;
  a_out <= add2_n656;
  c_out <= n688_o;
  x_out <= add1_n592;
  y_out <= addsub_n602;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n590; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n689_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n690_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n611; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n591; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n618; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n691_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n692_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n681; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n667; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n655; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n684; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n635; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n654_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n589_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n590 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n591 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n592 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n589_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n599_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n600 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n601 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n602 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n599_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n609_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n610 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n611 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n609_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n616_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n617 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n618 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n616_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n623_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n624_o <= w (12 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n625 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n626 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n623_o,
    i => n624_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n631_o <= y (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n632_o <= y_4 (5);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n633_o <= y_4 (8 downto 6);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n634 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n635 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n632_o,
    i => n633_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n640_o <= y_4 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n641_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n642_o <= n640_o & n641_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n643_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n644 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n645 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n643_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n650_o <= x_1 (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n651_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n652_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n653_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n654_o <= n652_o & n653_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n655 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n656 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n661_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n662_o <= not n661_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n663_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n664_o <= not n663_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n665_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n666 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n667 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n665_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n672_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n673_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n674 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n675 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n672_o,
    i => n673_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n680_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n681 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n684 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_3 port map (
    i => c_3,
    o => alut2_o);
  n687_o <= n651_o & addsub_n601 & cnotr7_n674;
  n688_o <= cnotr7_n675 & n680_o;
  n689_o <= gen0_cnotr5_n645 & gen0_cnotr5_n644 & n650_o;
  n690_o <= gen0_cnotr3_n626 & gen0_cnotr3_n625 & n631_o;
  n691_o <= gen0_cnotr4_n634 & n642_o;
  n692_o <= n664_o & addsub_n600 & cnotr6_n666 & n662_o & cnotr2_n617 & cnotr1_n610;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_2 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_2;

architecture rtl of cordic_stage_8_2 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n479_o : std_logic_vector (8 downto 0);
  signal add1_n480 : std_logic_vector (8 downto 0);
  signal add1_n481 : std_logic_vector (8 downto 0);
  signal add1_n482 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n489_o : std_logic;
  signal addsub_n490 : std_logic;
  signal addsub_n491 : std_logic_vector (8 downto 0);
  signal addsub_n492 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n499_o : std_logic;
  signal cnotr1_n500 : std_logic;
  signal cnotr1_n501 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n506_o : std_logic;
  signal cnotr2_n507 : std_logic;
  signal cnotr2_n508 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n513_o : std_logic;
  signal n514_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n515 : std_logic;
  signal gen0_cnotr3_n516 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n521_o : std_logic_vector (5 downto 0);
  signal n522_o : std_logic;
  signal n523_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n524 : std_logic;
  signal gen0_cnotr4_n525 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n530_o : std_logic_vector (5 downto 0);
  signal n531_o : std_logic_vector (1 downto 0);
  signal n532_o : std_logic_vector (7 downto 0);
  signal n533_o : std_logic;
  signal gen0_cnotr5_n534 : std_logic;
  signal gen0_cnotr5_n535 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n540_o : std_logic_vector (5 downto 0);
  signal n541_o : std_logic_vector (1 downto 0);
  signal n542_o : std_logic;
  signal n543_o : std_logic_vector (5 downto 0);
  signal n544_o : std_logic_vector (6 downto 0);
  signal add2_n545 : std_logic_vector (6 downto 0);
  signal add2_n546 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n551_o : std_logic;
  signal n552_o : std_logic;
  signal n553_o : std_logic;
  signal n554_o : std_logic;
  signal n555_o : std_logic;
  signal cnotr6_n556 : std_logic;
  signal cnotr6_n557 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n562_o : std_logic;
  signal n563_o : std_logic_vector (5 downto 0);
  signal cnotr7_n564 : std_logic;
  signal cnotr7_n565 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n570_o : std_logic;
  signal alut1_n571 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n574 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n577_o : std_logic_vector (11 downto 0);
  signal n578_o : std_logic_vector (6 downto 0);
  signal n579_o : std_logic_vector (8 downto 0);
  signal n580_o : std_logic_vector (8 downto 0);
  signal n581_o : std_logic_vector (8 downto 0);
  signal n582_o : std_logic_vector (5 downto 0);
begin
  g <= n577_o;
  a_out <= add2_n546;
  c_out <= n578_o;
  x_out <= add1_n482;
  y_out <= addsub_n492;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n480; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n579_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n580_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n501; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n481; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n508; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n581_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n582_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n571; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n557; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n545; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n574; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n525; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n544_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n479_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n480 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n481 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n482 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n479_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n489_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n490 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n491 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n492 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n489_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n499_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n500 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n501 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n499_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n506_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n507 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n508 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n506_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n513_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n514_o <= w (11 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n515 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n516 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n513_o,
    i => n514_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n521_o <= y (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n522_o <= y_4 (6);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n523_o <= y_4 (8 downto 7);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n524 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n525 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n522_o,
    i => n523_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n530_o <= y_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n531_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n532_o <= n530_o & n531_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n533_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n534 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n535 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n533_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n540_o <= x_1 (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n541_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n542_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n543_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n544_o <= n542_o & n543_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n545 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n546 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n551_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n552_o <= not n551_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n553_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n554_o <= not n553_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n555_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n556 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n557 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n555_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n562_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n563_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n564 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n565 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n562_o,
    i => n563_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n570_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n571 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n574 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_2 port map (
    i => c_3,
    o => alut2_o);
  n577_o <= n541_o & addsub_n491 & cnotr7_n564;
  n578_o <= cnotr7_n565 & n570_o;
  n579_o <= gen0_cnotr5_n535 & gen0_cnotr5_n534 & n540_o;
  n580_o <= gen0_cnotr3_n516 & gen0_cnotr3_n515 & n521_o;
  n581_o <= gen0_cnotr4_n524 & n532_o;
  n582_o <= n554_o & addsub_n490 & cnotr6_n556 & n552_o & cnotr2_n507 & cnotr1_n500;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_1 is
  port (
    w : in std_logic_vector (10 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (10 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_1;

architecture rtl of cordic_stage_8_1 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n369_o : std_logic_vector (8 downto 0);
  signal add1_n370 : std_logic_vector (8 downto 0);
  signal add1_n371 : std_logic_vector (8 downto 0);
  signal add1_n372 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n379_o : std_logic;
  signal addsub_n380 : std_logic;
  signal addsub_n381 : std_logic_vector (8 downto 0);
  signal addsub_n382 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n389_o : std_logic;
  signal cnotr1_n390 : std_logic;
  signal cnotr1_n391 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n396_o : std_logic;
  signal cnotr2_n397 : std_logic;
  signal cnotr2_n398 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal gen0_cnotr3_n405 : std_logic;
  signal gen0_cnotr3_n406 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n411_o : std_logic_vector (6 downto 0);
  signal n412_o : std_logic;
  signal n413_o : std_logic;
  signal gen0_cnotr4_n414 : std_logic;
  signal gen0_cnotr4_n415 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n420_o : std_logic_vector (6 downto 0);
  signal n421_o : std_logic;
  signal n422_o : std_logic_vector (7 downto 0);
  signal n423_o : std_logic;
  signal gen0_cnotr5_n424 : std_logic;
  signal gen0_cnotr5_n425 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n430_o : std_logic_vector (6 downto 0);
  signal n431_o : std_logic;
  signal n432_o : std_logic;
  signal n433_o : std_logic_vector (5 downto 0);
  signal n434_o : std_logic_vector (6 downto 0);
  signal add2_n435 : std_logic_vector (6 downto 0);
  signal add2_n436 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n441_o : std_logic;
  signal n442_o : std_logic;
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal n445_o : std_logic;
  signal cnotr6_n446 : std_logic;
  signal cnotr6_n447 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n452_o : std_logic;
  signal n453_o : std_logic_vector (5 downto 0);
  signal cnotr7_n454 : std_logic;
  signal cnotr7_n455 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n460_o : std_logic;
  signal alut1_n461 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n464 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n467_o : std_logic_vector (10 downto 0);
  signal n468_o : std_logic_vector (6 downto 0);
  signal n469_o : std_logic_vector (8 downto 0);
  signal n470_o : std_logic_vector (8 downto 0);
  signal n471_o : std_logic_vector (8 downto 0);
  signal n472_o : std_logic_vector (5 downto 0);
begin
  g <= n467_o;
  a_out <= add2_n436;
  c_out <= n468_o;
  x_out <= add1_n372;
  y_out <= addsub_n382;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n370; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n469_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n470_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n391; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n371; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n398; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n471_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n472_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n461; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n447; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n435; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n464; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n415; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n434_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n369_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n370 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n371 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n372 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n369_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n379_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n380 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n381 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n382 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n379_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n389_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n390 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n391 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n389_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n396_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n397 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n398 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n396_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n403_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n404_o <= w (10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n405 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n406 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n403_o,
    i => n404_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n411_o <= y (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n412_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n413_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n414 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n415 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n412_o,
    i => n413_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n420_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n421_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n422_o <= n420_o & n421_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n423_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n424 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n425 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n423_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n430_o <= x_1 (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n431_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n432_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n433_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n434_o <= n432_o & n433_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n435 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n436 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n441_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n442_o <= not n441_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n443_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n444_o <= not n443_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n445_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n446 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n447 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n445_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n452_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n453_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n454 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n455 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n452_o,
    i => n453_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n460_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n461 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n464 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_1 port map (
    i => c_3,
    o => alut2_o);
  n467_o <= n431_o & addsub_n381 & cnotr7_n454;
  n468_o <= cnotr7_n455 & n460_o;
  n469_o <= gen0_cnotr5_n425 & gen0_cnotr5_n424 & n430_o;
  n470_o <= gen0_cnotr3_n406 & gen0_cnotr3_n405 & n411_o;
  n471_o <= gen0_cnotr4_n414 & n422_o;
  n472_o <= n444_o & addsub_n380 & cnotr6_n446 & n442_o & cnotr2_n397 & cnotr1_n390;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_0 is
  port (
    w : in std_logic_vector (9 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_0;

architecture rtl of cordic_stage_8_0 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n290_o : std_logic_vector (8 downto 0);
  signal add1_n291 : std_logic_vector (8 downto 0);
  signal add1_n292 : std_logic_vector (8 downto 0);
  signal add1_n293 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n300_o : std_logic;
  signal addsub_n301 : std_logic;
  signal addsub_n302 : std_logic_vector (8 downto 0);
  signal addsub_n303 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n310_o : std_logic;
  signal cnotr1_n311 : std_logic;
  signal cnotr1_n312 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n317_o : std_logic;
  signal cnotr2_n318 : std_logic;
  signal cnotr2_n319 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n324_o : std_logic;
  signal n325_o : std_logic_vector (5 downto 0);
  signal n326_o : std_logic_vector (6 downto 0);
  signal add2_n327 : std_logic_vector (6 downto 0);
  signal add2_n328 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n333_o : std_logic;
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal cnotr6_n338 : std_logic;
  signal cnotr6_n339 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n344_o : std_logic;
  signal n345_o : std_logic_vector (5 downto 0);
  signal cnotr7_n346 : std_logic;
  signal cnotr7_n347 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n352_o : std_logic;
  signal alut1_n353 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n356 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n359_o : std_logic_vector (9 downto 0);
  signal n360_o : std_logic_vector (6 downto 0);
  signal n361_o : std_logic_vector (5 downto 0);
begin
  g <= n359_o;
  a_out <= add2_n328;
  c_out <= n360_o;
  x_out <= add1_n293;
  y_out <= addsub_n303;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n291; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n312; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n292; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n319; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n361_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n353; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n339; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n327; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n356; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n326_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n290_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n291 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n292 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n293 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n290_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n300_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n301 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n302 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n303 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n300_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n310_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n311 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n312 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n310_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n317_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n318 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n319 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n317_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n324_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n325_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n326_o <= n324_o & n325_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n327 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n328 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n333_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n334_o <= not n333_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n335_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n336_o <= not n335_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n337_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n338 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n339 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n337_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n344_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n345_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n346 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n347 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n344_o,
    i => n345_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n352_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n353 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n356 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_0 port map (
    i => c_3,
    o => alut2_o);
  n359_o <= addsub_n302 & cnotr7_n346;
  n360_o <= cnotr7_n347 & n352_o;
  n361_o <= n336_o & addsub_n301 & cnotr6_n338 & n334_o & cnotr2_n318 & cnotr1_n311;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic_vector (1 downto 0);
begin
  o <= n284_o;
  -- vhdl_source/cnot.vhdl:24:17
  n280_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n281_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n282_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n283_o <= n281_o xor n282_o;
  n284_o <= n280_o & n283_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n207 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n210_o : std_logic;
  signal n211_o : std_logic;
  signal n212_o : std_logic;
  signal n213_o : std_logic;
  signal n214_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n215 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic;
  signal n221_o : std_logic;
  signal n222_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n223 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic;
  signal n230_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n231 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic;
  signal n238_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n239 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal n246_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n247 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal n252_o : std_logic;
  signal n253_o : std_logic;
  signal n254_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n255 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic;
  signal n262_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n263 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal n268_o : std_logic;
  signal n269_o : std_logic;
  signal n270_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n271 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal n277_o : std_logic_vector (8 downto 0);
  signal n278_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n276_o;
  o <= n277_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n278_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n204_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n205_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n206_o <= n204_o & n205_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n207 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n206_o,
    o => gen1_n0_cnot0_o);
  n210_o <= gen1_n0_cnot0_n207 (1);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n211_o <= gen1_n0_cnot0_n207 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n212_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n213_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n214_o <= n212_o & n213_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n215 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n214_o,
    o => gen1_n1_cnot0_o);
  n218_o <= gen1_n1_cnot0_n215 (1);
  n219_o <= gen1_n1_cnot0_n215 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n220_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n221_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n222_o <= n220_o & n221_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n223 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n222_o,
    o => gen1_n2_cnot0_o);
  n226_o <= gen1_n2_cnot0_n223 (1);
  n227_o <= gen1_n2_cnot0_n223 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n228_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n229_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n230_o <= n228_o & n229_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n231 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n230_o,
    o => gen1_n3_cnot0_o);
  n234_o <= gen1_n3_cnot0_n231 (1);
  n235_o <= gen1_n3_cnot0_n231 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n236_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n237_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n238_o <= n236_o & n237_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n239 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n238_o,
    o => gen1_n4_cnot0_o);
  n242_o <= gen1_n4_cnot0_n239 (1);
  n243_o <= gen1_n4_cnot0_n239 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n244_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n245_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n246_o <= n244_o & n245_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n247 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n246_o,
    o => gen1_n5_cnot0_o);
  n250_o <= gen1_n5_cnot0_n247 (1);
  n251_o <= gen1_n5_cnot0_n247 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n252_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n253_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n254_o <= n252_o & n253_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n255 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n254_o,
    o => gen1_n6_cnot0_o);
  n258_o <= gen1_n6_cnot0_n255 (1);
  n259_o <= gen1_n6_cnot0_n255 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n260_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n261_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n262_o <= n260_o & n261_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n263 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n262_o,
    o => gen1_n7_cnot0_o);
  n266_o <= gen1_n7_cnot0_n263 (1);
  n267_o <= gen1_n7_cnot0_n263 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n268_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n269_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n270_o <= n268_o & n269_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n271 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n270_o,
    o => gen1_n8_cnot0_o);
  n274_o <= gen1_n8_cnot0_n271 (1);
  n275_o <= gen1_n8_cnot0_n271 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n276_o <= ctrl_prop (9);
  n277_o <= n275_o & n267_o & n259_o & n251_o & n243_o & n235_o & n227_o & n219_o & n211_o;
  n278_o <= n274_o & n266_o & n258_o & n250_o & n242_o & n234_o & n226_o & n218_o & n210_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n151_o : std_logic;
  signal n152_o : std_logic;
  signal n153_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n154 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n157_o : std_logic;
  signal n158_o : std_logic;
  signal n159_o : std_logic;
  signal n160_o : std_logic;
  signal n161_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n162 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n165_o : std_logic;
  signal n166_o : std_logic;
  signal n167_o : std_logic;
  signal n168_o : std_logic;
  signal n169_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n170 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n173_o : std_logic;
  signal n174_o : std_logic;
  signal n175_o : std_logic;
  signal n176_o : std_logic;
  signal n177_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n178 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n181_o : std_logic;
  signal n182_o : std_logic;
  signal n183_o : std_logic;
  signal n184_o : std_logic;
  signal n185_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n186 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n189_o : std_logic;
  signal n190_o : std_logic;
  signal n191_o : std_logic;
  signal n192_o : std_logic;
  signal n193_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n194 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n197_o : std_logic;
  signal n198_o : std_logic;
  signal n199_o : std_logic;
  signal n200_o : std_logic_vector (5 downto 0);
  signal n201_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n199_o;
  o <= n200_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n201_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n151_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n152_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n153_o <= n151_o & n152_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n154 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n153_o,
    o => gen1_n0_cnot0_o);
  n157_o <= gen1_n0_cnot0_n154 (1);
  n158_o <= gen1_n0_cnot0_n154 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n159_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n160_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n161_o <= n159_o & n160_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n162 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n161_o,
    o => gen1_n1_cnot0_o);
  n165_o <= gen1_n1_cnot0_n162 (1);
  n166_o <= gen1_n1_cnot0_n162 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n167_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n168_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n169_o <= n167_o & n168_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n170 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n169_o,
    o => gen1_n2_cnot0_o);
  n173_o <= gen1_n2_cnot0_n170 (1);
  n174_o <= gen1_n2_cnot0_n170 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n175_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n176_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n177_o <= n175_o & n176_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n178 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n177_o,
    o => gen1_n3_cnot0_o);
  n181_o <= gen1_n3_cnot0_n178 (1);
  n182_o <= gen1_n3_cnot0_n178 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n183_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n184_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n185_o <= n183_o & n184_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n186 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n185_o,
    o => gen1_n4_cnot0_o);
  n189_o <= gen1_n4_cnot0_n186 (1);
  n190_o <= gen1_n4_cnot0_n186 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n191_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n192_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n193_o <= n191_o & n192_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n194 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n193_o,
    o => gen1_n5_cnot0_o);
  n197_o <= gen1_n5_cnot0_n194 (1);
  n198_o <= gen1_n5_cnot0_n194 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n199_o <= ctrl_prop (6);
  n200_o <= n198_o & n190_o & n182_o & n174_o & n166_o & n158_o;
  n201_o <= n197_o & n189_o & n181_o & n173_o & n165_o & n157_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_8_4 is
  port (
    i : in std_logic_vector (7 downto 0);
    o : out std_logic_vector (7 downto 0));
end entity init_lookup_8_4;

architecture rtl of init_lookup_8_4 is
  signal n135_o : std_logic;
  signal n136_o : std_logic;
  signal n137_o : std_logic;
  signal n138_o : std_logic;
  signal n139_o : std_logic;
  signal n140_o : std_logic;
  signal n141_o : std_logic;
  signal n142_o : std_logic;
  signal n143_o : std_logic;
  signal n144_o : std_logic;
  signal n145_o : std_logic;
  signal n146_o : std_logic;
  signal n147_o : std_logic;
  signal n148_o : std_logic_vector (7 downto 0);
begin
  o <= n148_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n135_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n136_o <= not n135_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n137_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:53:45
  n138_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:49
  n139_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n140_o <= not n139_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n141_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n142_o <= not n141_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n143_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:49
  n144_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:44
  n145_o <= not n144_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n146_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n147_o <= not n146_o;
  n148_o <= n136_o & n137_o & n138_o & n140_o & n142_o & n143_o & n145_o & n147_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (46 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (6 downto 0);
  signal wrap_X: std_logic_vector (8 downto 0);
  signal wrap_Y: std_logic_vector (8 downto 0);
  signal wrap_G: std_logic_vector (46 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (6 downto 0);
  signal wrap_X_OUT: std_logic_vector (8 downto 0);
  signal wrap_Y_OUT: std_logic_vector (8 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (34 downto 0);
  signal as : std_logic_vector (34 downto 0);
  signal a_map : std_logic_vector (6 downto 0);
  signal xs : std_logic_vector (44 downto 0);
  signal ys : std_logic_vector (44 downto 0);
  signal n5_o : std_logic_vector (7 downto 0);
  signal init_n6 : std_logic_vector (7 downto 0);
  signal init_o : std_logic_vector (7 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (5 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (5 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (5 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (8 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (8 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (8 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (8 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (8 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (8 downto 0);
  signal n41_o : std_logic_vector (6 downto 0);
  signal n42_o : std_logic_vector (9 downto 0);
  signal n43_o : std_logic_vector (6 downto 0);
  signal n44_o : std_logic_vector (6 downto 0);
  signal n45_o : std_logic_vector (8 downto 0);
  signal n46_o : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (8 downto 0);
  signal n62_o : std_logic_vector (10 downto 0);
  signal n63_o : std_logic_vector (6 downto 0);
  signal n64_o : std_logic_vector (6 downto 0);
  signal n65_o : std_logic_vector (8 downto 0);
  signal n66_o : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (8 downto 0);
  signal n82_o : std_logic_vector (11 downto 0);
  signal n83_o : std_logic_vector (6 downto 0);
  signal n84_o : std_logic_vector (6 downto 0);
  signal n85_o : std_logic_vector (8 downto 0);
  signal n86_o : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (8 downto 0);
  signal n102_o : std_logic_vector (12 downto 0);
  signal n103_o : std_logic_vector (6 downto 0);
  signal n104_o : std_logic_vector (6 downto 0);
  signal n105_o : std_logic_vector (8 downto 0);
  signal n106_o : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (8 downto 0);
  signal n123_o : std_logic_vector (46 downto 0);
  signal n125_o : std_logic_vector (8 downto 0);
  constant n126_o : std_logic_vector (6 downto 0) := "ZZZZZZZ";
  signal n128_o : std_logic_vector (3 downto 0);
  signal n129_o : std_logic_vector (34 downto 0);
  signal n130_o : std_logic_vector (34 downto 0);
  signal n131_o : std_logic_vector (6 downto 0);
  signal n132_o : std_logic_vector (44 downto 0);
  signal n133_o : std_logic_vector (44 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n123_o;
  wrap_A_OUT <= n125_o;
  wrap_C_OUT <= n126_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n128_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n129_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n130_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n131_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n132_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n133_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (7 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_8_4 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (8);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (6);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (5 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_6 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (8);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (7);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (44 downto 36);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_9 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (44 downto 36);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_9 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (10 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (6 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (6 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (8 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (8 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_8_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (21 downto 11);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (13 downto 7);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (13 downto 7);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (17 downto 9);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (17 downto 9);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_8_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (33 downto 22);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (20 downto 14);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (20 downto 14);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (26 downto 18);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (26 downto 18);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_8_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (46 downto 34);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (27 downto 21);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (27 downto 21);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (35 downto 27);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (35 downto 27);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_8_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  n123_o <= gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n125_o <= n31_o & cnotrx_n35 & "ZZZZZZZ";
  n128_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n129_o <= gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n130_o <= gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n131_o <= n18_o & cnotr1_n13;
  n132_o <= gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n133_o <= gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
