set a(0-2426) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-2425 XREFS 77039 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-2435 {}}} SUCCS {{258 0 0-2435 {}}} CYCLES {}}
set a(0-2427) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-2425 XREFS 77040 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-2435 {}}} SUCCS {{258 0 0-2435 {}}} CYCLES {}}
set a(0-2428) {NAME asn(acc#14(0))#1 TYPE ASSIGN PAR 0-2425 XREFS 77041 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-2435 {}}} SUCCS {{258 0 0-2435 {}}} CYCLES {}}
set a(0-2429) {NAME asn(acc#14(1))#1 TYPE ASSIGN PAR 0-2425 XREFS 77042 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-2435 {}}} SUCCS {{258 0 0-2435 {}}} CYCLES {}}
set a(0-2430) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-2425 XREFS 77043 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-2435 {}}} SUCCS {{258 0 0-2435 {}}} CYCLES {}}
set a(0-2431) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-2425 XREFS 77044 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-2435 {}}} SUCCS {{258 0 0-2435 {}}} CYCLES {}}
set a(0-2432) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-2425 XREFS 77045 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-2435 {}}} SUCCS {{258 0 0-2435 {}}} CYCLES {}}
set a(0-2433) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-2425 XREFS 77046 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-2435 {}}} SUCCS {{258 0 0-2435 {}}} CYCLES {}}
set a(0-2434) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-2425 XREFS 77047 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-2435 {}}} SUCCS {{259 0 0-2435 {}}} CYCLES {}}
set a(0-2436) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77048 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-3022 {}}} CYCLES {}}
set a(0-2437) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77049 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-2998 {}}} CYCLES {}}
set a(0-2438) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77050 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-2974 {}}} CYCLES {}}
set a(0-2439) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77051 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-2950 {}}} CYCLES {}}
set a(0-2440) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77052 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-2924 {}}} CYCLES {}}
set a(0-2441) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77053 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-2856 {}}} CYCLES {}}
set a(0-2442) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77054 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-2837 {}}} CYCLES {}}
set a(0-2443) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77055 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-2826 {}}} CYCLES {}}
set a(0-2444) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77056 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-2807 {}}} CYCLES {}}
set a(0-2445) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-2435 XREFS 77057 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {} SUCCS {{258 0 0-2782 {}}} CYCLES {}}
set a(0-2446) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-2435 XREFS 77058 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-2780 {}}} CYCLES {}}
set a(0-2447) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-2435 XREFS 77059 LOC {0 1.0 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {} SUCCS {{258 0 0-2745 {}}} CYCLES {}}
set a(0-2448) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-2435 XREFS 77060 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-2743 {}}} CYCLES {}}
set a(0-2449) {NAME acc:asn(acc#14(1).sva#2) TYPE ASSIGN PAR 0-2435 XREFS 77061 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.52206895} PREDS {} SUCCS {{258 0 0-2708 {}}} CYCLES {}}
set a(0-2450) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77062 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {} SUCCS {{258 0 0-2705 {}}} CYCLES {}}
set a(0-2451) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77063 LOC {0 1.0 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {} SUCCS {{258 0 0-2693 {}}} CYCLES {}}
set a(0-2452) {NAME acc:asn(acc#14(0).sva#2) TYPE ASSIGN PAR 0-2435 XREFS 77064 LOC {0 1.0 1 0.6171920249999999 1 0.6171920249999999 2 0.34697422499999997} PREDS {} SUCCS {{258 0 0-2681 {}}} CYCLES {}}
set a(0-2453) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77065 LOC {0 1.0 1 0.57360385 1 0.57360385 2 0.30338604999999996} PREDS {} SUCCS {{258 0 0-2678 {}}} CYCLES {}}
set a(0-2454) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77066 LOC {0 1.0 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {} SUCCS {{258 0 0-2671 {}}} CYCLES {}}
set a(0-2455) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-2435 XREFS 77067 LOC {0 1.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {} SUCCS {{258 0 0-2652 {}}} CYCLES {}}
set a(0-2456) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-2435 XREFS 77068 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{262 0 0-3045 {}}} SUCCS {{256 0 0-3045 {}} {258 0 0-3046 {}}} CYCLES {}}
set a(0-2457) {NAME MAC1:asn TYPE ASSIGN PAR 0-2435 XREFS 77069 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-3046 {}}} SUCCS {{259 0 0-2458 {}} {256 0 0-3046 {}}} CYCLES {}}
set a(0-2458) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-2435 XREFS 77070 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-2457 {}}} SUCCS {{258 0 0-2461 {}}} CYCLES {}}
set a(0-2459) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-2435 XREFS 77071 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-3046 {}}} SUCCS {{259 0 0-2460 {}} {256 0 0-3046 {}}} CYCLES {}}
set a(0-2460) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-2435 XREFS 77072 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-2459 {}}} SUCCS {{259 0 0-2461 {}}} CYCLES {}}
set a(0-2461) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-2435 XREFS 77073 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-2458 {}} {259 0 0-2460 {}}} SUCCS {{258 0 0-2467 {}}} CYCLES {}}
set a(0-2462) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77074 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-2463 {}}} CYCLES {}}
set a(0-2463) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-2435 XREFS 77075 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-2462 {}}} SUCCS {{258 0 0-2466 {}}} CYCLES {}}
set a(0-2464) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77076 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-2465 {}}} CYCLES {}}
set a(0-2465) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-2435 XREFS 77077 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-2464 {}}} SUCCS {{259 0 0-2466 {}}} CYCLES {}}
set a(0-2466) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-2435 XREFS 77078 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-2463 {}} {259 0 0-2465 {}}} SUCCS {{259 0 0-2467 {}}} CYCLES {}}
set a(0-2467) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77079 LOC {1 0.081339275 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-2461 {}} {259 0 0-2466 {}}} SUCCS {{258 0 0-2475 {}}} CYCLES {}}
set a(0-2468) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-2435 XREFS 77080 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{262 0 0-3046 {}}} SUCCS {{259 0 0-2469 {}} {256 0 0-3046 {}}} CYCLES {}}
set a(0-2469) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-2435 XREFS 77081 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{259 0 0-2468 {}}} SUCCS {{259 0 0-2470 {}}} CYCLES {}}
set a(0-2470) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-2435 XREFS 77082 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-2469 {}}} SUCCS {{258 0 0-2474 {}}} CYCLES {}}
set a(0-2471) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-2435 XREFS 77083 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-3045 {}}} SUCCS {{259 0 0-2472 {}} {256 0 0-3045 {}}} CYCLES {}}
set a(0-2472) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-2435 XREFS 77084 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-2471 {}}} SUCCS {{259 0 0-2473 {}}} CYCLES {}}
set a(0-2473) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-2435 XREFS 77085 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-2472 {}}} SUCCS {{259 0 0-2474 {}}} CYCLES {}}
set a(0-2474) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77086 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-2470 {}} {259 0 0-2473 {}}} SUCCS {{259 0 0-2475 {}}} CYCLES {}}
set a(0-2475) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2435 XREFS 77087 LOC {1 0.1668652 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-2467 {}} {259 0 0-2474 {}}} SUCCS {{258 0 0-2487 {}}} CYCLES {}}
set a(0-2476) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-2435 XREFS 77088 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-3045 {}}} SUCCS {{259 0 0-2477 {}} {256 0 0-3045 {}}} CYCLES {}}
set a(0-2477) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-2435 XREFS 77089 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-2476 {}}} SUCCS {{259 0 0-2478 {}}} CYCLES {}}
set a(0-2478) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-2435 XREFS 77090 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-2477 {}}} SUCCS {{258 0 0-2482 {}}} CYCLES {}}
set a(0-2479) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77091 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {} SUCCS {{259 0 0-2480 {}}} CYCLES {}}
set a(0-2480) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-2435 XREFS 77092 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-2479 {}}} SUCCS {{259 0 0-2481 {}}} CYCLES {}}
set a(0-2481) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-2435 XREFS 77093 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-2480 {}}} SUCCS {{259 0 0-2482 {}}} CYCLES {}}
set a(0-2482) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77094 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-2478 {}} {259 0 0-2481 {}}} SUCCS {{258 0 0-2486 {}}} CYCLES {}}
set a(0-2483) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-2435 XREFS 77095 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{262 0 0-3045 {}}} SUCCS {{259 0 0-2484 {}} {256 0 0-3045 {}}} CYCLES {}}
set a(0-2484) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-2435 XREFS 77096 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{259 0 0-2483 {}}} SUCCS {{259 0 0-2485 {}}} CYCLES {}}
set a(0-2485) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-2435 XREFS 77097 LOC {0 1.0 1 0.18353339999999999 1 0.18353339999999999 1 0.9103566249999999} PREDS {{259 0 0-2484 {}}} SUCCS {{259 0 0-2486 {}}} CYCLES {}}
set a(0-2486) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2435 XREFS 77098 LOC {1 0.085525925 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-2482 {}} {259 0 0-2485 {}}} SUCCS {{259 0 0-2487 {}}} CYCLES {}}
set a(0-2487) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-2435 XREFS 77099 LOC {1 0.25650857499999996 1 0.273176775 1 0.273176775 1 0.3668794370503581 2 0.09666163705035813} PREDS {{258 0 0-2475 {}} {259 0 0-2486 {}}} SUCCS {{259 0 0-2488 {}}} CYCLES {}}
set a(0-2488) {NAME MAC1:slc TYPE READSLICE PAR 0-2435 XREFS 77100 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.096661675} PREDS {{259 0 0-2487 {}}} SUCCS {{258 0 0-2661 {}} {258 0 0-2665 {}} {258 0 0-2682 {}} {258 0 0-3024 {}}} CYCLES {}}
set a(0-2489) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-2435 XREFS 77101 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-3046 {}}} SUCCS {{259 0 0-2490 {}} {256 0 0-3046 {}}} CYCLES {}}
set a(0-2490) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-2435 XREFS 77102 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-2489 {}}} SUCCS {{258 0 0-2493 {}}} CYCLES {}}
set a(0-2491) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-2435 XREFS 77103 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-3046 {}}} SUCCS {{259 0 0-2492 {}} {256 0 0-3046 {}}} CYCLES {}}
set a(0-2492) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-2435 XREFS 77104 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-2491 {}}} SUCCS {{259 0 0-2493 {}}} CYCLES {}}
set a(0-2493) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-2435 XREFS 77105 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-2490 {}} {259 0 0-2492 {}}} SUCCS {{258 0 0-2499 {}}} CYCLES {}}
set a(0-2494) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77106 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-2495 {}}} CYCLES {}}
set a(0-2495) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-2435 XREFS 77107 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-2494 {}}} SUCCS {{258 0 0-2498 {}}} CYCLES {}}
set a(0-2496) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77108 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-2497 {}}} CYCLES {}}
set a(0-2497) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-2435 XREFS 77109 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-2496 {}}} SUCCS {{259 0 0-2498 {}}} CYCLES {}}
set a(0-2498) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-2435 XREFS 77110 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-2495 {}} {259 0 0-2497 {}}} SUCCS {{259 0 0-2499 {}}} CYCLES {}}
set a(0-2499) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77111 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-2493 {}} {259 0 0-2498 {}}} SUCCS {{258 0 0-2507 {}}} CYCLES {}}
set a(0-2500) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-2435 XREFS 77112 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{262 0 0-3046 {}}} SUCCS {{259 0 0-2501 {}} {256 0 0-3046 {}}} CYCLES {}}
set a(0-2501) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-2435 XREFS 77113 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{259 0 0-2500 {}}} SUCCS {{259 0 0-2502 {}}} CYCLES {}}
set a(0-2502) {NAME MAC1:conc TYPE CONCATENATE PAR 0-2435 XREFS 77114 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-2501 {}}} SUCCS {{258 0 0-2506 {}}} CYCLES {}}
set a(0-2503) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-2435 XREFS 77115 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-3045 {}}} SUCCS {{259 0 0-2504 {}} {256 0 0-3045 {}}} CYCLES {}}
set a(0-2504) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-2435 XREFS 77116 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-2503 {}}} SUCCS {{259 0 0-2505 {}}} CYCLES {}}
set a(0-2505) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-2435 XREFS 77117 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-2504 {}}} SUCCS {{259 0 0-2506 {}}} CYCLES {}}
set a(0-2506) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77118 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-2502 {}} {259 0 0-2505 {}}} SUCCS {{259 0 0-2507 {}}} CYCLES {}}
set a(0-2507) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2435 XREFS 77119 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12405085349977768} PREDS {{258 0 0-2499 {}} {259 0 0-2506 {}}} SUCCS {{258 0 0-2519 {}}} CYCLES {}}
set a(0-2508) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-2435 XREFS 77120 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-3045 {}}} SUCCS {{259 0 0-2509 {}} {256 0 0-3045 {}}} CYCLES {}}
set a(0-2509) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-2435 XREFS 77121 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-2508 {}}} SUCCS {{259 0 0-2510 {}}} CYCLES {}}
set a(0-2510) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-2435 XREFS 77122 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-2509 {}}} SUCCS {{258 0 0-2514 {}}} CYCLES {}}
set a(0-2511) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77123 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {} SUCCS {{259 0 0-2512 {}}} CYCLES {}}
set a(0-2512) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-2435 XREFS 77124 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-2511 {}}} SUCCS {{259 0 0-2513 {}}} CYCLES {}}
set a(0-2513) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-2435 XREFS 77125 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-2512 {}}} SUCCS {{259 0 0-2514 {}}} CYCLES {}}
set a(0-2514) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77126 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-2510 {}} {259 0 0-2513 {}}} SUCCS {{258 0 0-2518 {}}} CYCLES {}}
set a(0-2515) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-2435 XREFS 77127 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.034407525} PREDS {{262 0 0-3045 {}}} SUCCS {{259 0 0-2516 {}} {256 0 0-3045 {}}} CYCLES {}}
set a(0-2516) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-2435 XREFS 77128 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.034407525} PREDS {{259 0 0-2515 {}}} SUCCS {{259 0 0-2517 {}}} CYCLES {}}
set a(0-2517) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-2435 XREFS 77129 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 2 0.034407525} PREDS {{259 0 0-2516 {}}} SUCCS {{259 0 0-2518 {}}} CYCLES {}}
set a(0-2518) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2435 XREFS 77130 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12405085349977768} PREDS {{258 0 0-2514 {}} {259 0 0-2517 {}}} SUCCS {{259 0 0-2519 {}}} CYCLES {}}
set a(0-2519) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-2435 XREFS 77131 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 2 0.21775356205035812} PREDS {{258 0 0-2507 {}} {259 0 0-2518 {}}} SUCCS {{259 0 0-2520 {}}} CYCLES {}}
set a(0-2520) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-2435 XREFS 77132 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 2 0.2177536} PREDS {{259 0 0-2519 {}}} SUCCS {{258 0 0-2673 {}} {258 0 0-2687 {}} {258 0 0-3034 {}}} CYCLES {}}
set a(0-2521) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-2435 XREFS 77133 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-3046 {}}} SUCCS {{259 0 0-2522 {}} {256 0 0-3046 {}}} CYCLES {}}
set a(0-2522) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-2435 XREFS 77134 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-2521 {}}} SUCCS {{258 0 0-2525 {}}} CYCLES {}}
set a(0-2523) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-2435 XREFS 77135 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-3046 {}}} SUCCS {{259 0 0-2524 {}} {256 0 0-3046 {}}} CYCLES {}}
set a(0-2524) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-2435 XREFS 77136 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-2523 {}}} SUCCS {{259 0 0-2525 {}}} CYCLES {}}
set a(0-2525) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-2435 XREFS 77137 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-2522 {}} {259 0 0-2524 {}}} SUCCS {{258 0 0-2531 {}}} CYCLES {}}
set a(0-2526) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77138 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-2527 {}}} CYCLES {}}
set a(0-2527) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-2435 XREFS 77139 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-2526 {}}} SUCCS {{258 0 0-2530 {}}} CYCLES {}}
set a(0-2528) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77140 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-2529 {}}} CYCLES {}}
set a(0-2529) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-2435 XREFS 77141 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-2528 {}}} SUCCS {{259 0 0-2530 {}}} CYCLES {}}
set a(0-2530) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-2435 XREFS 77142 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-2527 {}} {259 0 0-2529 {}}} SUCCS {{259 0 0-2531 {}}} CYCLES {}}
set a(0-2531) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77143 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-2525 {}} {259 0 0-2530 {}}} SUCCS {{258 0 0-2539 {}}} CYCLES {}}
set a(0-2532) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-2435 XREFS 77144 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{262 0 0-3046 {}}} SUCCS {{259 0 0-2533 {}} {256 0 0-3046 {}}} CYCLES {}}
set a(0-2533) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-2435 XREFS 77145 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{259 0 0-2532 {}}} SUCCS {{259 0 0-2534 {}}} CYCLES {}}
set a(0-2534) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-2435 XREFS 77146 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-2533 {}}} SUCCS {{258 0 0-2538 {}}} CYCLES {}}
set a(0-2535) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-2435 XREFS 77147 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-3045 {}}} SUCCS {{259 0 0-2536 {}} {256 0 0-3045 {}}} CYCLES {}}
set a(0-2536) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-2435 XREFS 77148 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-2535 {}}} SUCCS {{259 0 0-2537 {}}} CYCLES {}}
set a(0-2537) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-2435 XREFS 77149 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-2536 {}}} SUCCS {{259 0 0-2538 {}}} CYCLES {}}
set a(0-2538) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77150 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-2534 {}} {259 0 0-2537 {}}} SUCCS {{259 0 0-2539 {}}} CYCLES {}}
set a(0-2539) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2435 XREFS 77151 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-2531 {}} {259 0 0-2538 {}}} SUCCS {{258 0 0-2551 {}}} CYCLES {}}
set a(0-2540) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-2435 XREFS 77152 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-3045 {}}} SUCCS {{259 0 0-2541 {}} {256 0 0-3045 {}}} CYCLES {}}
set a(0-2541) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-2435 XREFS 77153 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-2540 {}}} SUCCS {{259 0 0-2542 {}}} CYCLES {}}
set a(0-2542) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-2435 XREFS 77154 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-2541 {}}} SUCCS {{258 0 0-2546 {}}} CYCLES {}}
set a(0-2543) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77155 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {} SUCCS {{259 0 0-2544 {}}} CYCLES {}}
set a(0-2544) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-2435 XREFS 77156 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-2543 {}}} SUCCS {{259 0 0-2545 {}}} CYCLES {}}
set a(0-2545) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-2435 XREFS 77157 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-2544 {}}} SUCCS {{259 0 0-2546 {}}} CYCLES {}}
set a(0-2546) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77158 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-2542 {}} {259 0 0-2545 {}}} SUCCS {{258 0 0-2550 {}}} CYCLES {}}
set a(0-2547) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-2435 XREFS 77159 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{262 0 0-3045 {}}} SUCCS {{259 0 0-2548 {}} {256 0 0-3045 {}}} CYCLES {}}
set a(0-2548) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-2435 XREFS 77160 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{259 0 0-2547 {}}} SUCCS {{259 0 0-2549 {}}} CYCLES {}}
set a(0-2549) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-2435 XREFS 77161 LOC {0 1.0 1 0.359663925 1 0.359663925 2 0.151574525} PREDS {{259 0 0-2548 {}}} SUCCS {{259 0 0-2550 {}}} CYCLES {}}
set a(0-2550) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2435 XREFS 77162 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-2546 {}} {259 0 0-2549 {}}} SUCCS {{259 0 0-2551 {}}} CYCLES {}}
set a(0-2551) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-2435 XREFS 77163 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 2 0.33492056205035814} PREDS {{258 0 0-2539 {}} {259 0 0-2550 {}}} SUCCS {{259 0 0-2552 {}}} CYCLES {}}
set a(0-2552) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-2435 XREFS 77164 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-2551 {}}} SUCCS {{258 0 0-2695 {}} {258 0 0-2699 {}} {258 0 0-3037 {}}} CYCLES {}}
set a(0-2553) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77165 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.04471015} PREDS {} SUCCS {{259 0 0-2554 {}}} CYCLES {}}
set a(0-2554) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-2435 XREFS 77166 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.04471015} PREDS {{259 0 0-2553 {}}} SUCCS {{259 0 0-2555 {}}} CYCLES {}}
set a(0-2555) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-2435 XREFS 77167 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.04471015} PREDS {{259 0 0-2554 {}}} SUCCS {{258 0 0-2566 {}}} CYCLES {}}
set a(0-2556) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77168 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-2557 {}}} CYCLES {}}
set a(0-2557) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-2435 XREFS 77169 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-2556 {}}} SUCCS {{259 0 0-2558 {}}} CYCLES {}}
set a(0-2558) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-2435 XREFS 77170 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-2557 {}}} SUCCS {{258 0 0-2564 {}}} CYCLES {}}
set a(0-2559) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77171 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-2560 {}}} CYCLES {}}
set a(0-2560) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-2435 XREFS 77172 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-2559 {}}} SUCCS {{258 0 0-2563 {}}} CYCLES {}}
set a(0-2561) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77173 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-2562 {}}} CYCLES {}}
set a(0-2562) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-2435 XREFS 77174 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-2561 {}}} SUCCS {{259 0 0-2563 {}}} CYCLES {}}
set a(0-2563) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-2435 XREFS 77175 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{258 0 0-2560 {}} {259 0 0-2562 {}}} SUCCS {{259 0 0-2564 {}}} CYCLES {}}
set a(0-2564) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-2435 XREFS 77176 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.3149278951789505 1 0.9999999451789505} PREDS {{258 0 0-2558 {}} {259 0 0-2563 {}}} SUCCS {{259 0 0-2565 {}}} CYCLES {}}
set a(0-2565) {NAME if#3:slc TYPE READSLICE PAR 0-2435 XREFS 77177 LOC {1 0.053347075 1 0.31492795 1 0.31492795 2 0.04471015} PREDS {{259 0 0-2564 {}}} SUCCS {{259 0 0-2566 {}}} CYCLES {}}
set a(0-2566) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2435 XREFS 77178 LOC {1 0.053347075 1 0.31492795 1 0.31492795 1 0.3633725344969361 2 0.09315473449693606} PREDS {{258 0 0-2555 {}} {259 0 0-2565 {}}} SUCCS {{258 0 0-2581 {}}} CYCLES {}}
set a(0-2567) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77179 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {} SUCCS {{259 0 0-2568 {}}} CYCLES {}}
set a(0-2568) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-2435 XREFS 77180 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-2567 {}}} SUCCS {{259 0 0-2569 {}}} CYCLES {}}
set a(0-2569) {NAME if#3:not#1 TYPE NOT PAR 0-2435 XREFS 77181 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-2568 {}}} SUCCS {{259 0 0-2570 {}}} CYCLES {}}
set a(0-2570) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-2435 XREFS 77182 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-2569 {}}} SUCCS {{259 0 0-2571 {}}} CYCLES {}}
set a(0-2571) {NAME if#3:conc TYPE CONCATENATE PAR 0-2435 XREFS 77183 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-2570 {}}} SUCCS {{258 0 0-2579 {}}} CYCLES {}}
set a(0-2572) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77184 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {} SUCCS {{259 0 0-2573 {}}} CYCLES {}}
set a(0-2573) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-2435 XREFS 77185 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-2572 {}}} SUCCS {{259 0 0-2574 {}}} CYCLES {}}
set a(0-2574) {NAME if#3:not#2 TYPE NOT PAR 0-2435 XREFS 77186 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-2573 {}}} SUCCS {{259 0 0-2575 {}}} CYCLES {}}
set a(0-2575) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-2435 XREFS 77187 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-2574 {}}} SUCCS {{258 0 0-2578 {}}} CYCLES {}}
set a(0-2576) {NAME asn#283 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77188 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {} SUCCS {{259 0 0-2577 {}}} CYCLES {}}
set a(0-2577) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-2435 XREFS 77189 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-2576 {}}} SUCCS {{259 0 0-2578 {}}} CYCLES {}}
set a(0-2578) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-2435 XREFS 77190 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{258 0 0-2575 {}} {259 0 0-2577 {}}} SUCCS {{259 0 0-2579 {}}} CYCLES {}}
set a(0-2579) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-2435 XREFS 77191 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 1 0.363372534496936 2 0.09315473449693606} PREDS {{258 0 0-2571 {}} {259 0 0-2578 {}}} SUCCS {{259 0 0-2580 {}}} CYCLES {}}
set a(0-2580) {NAME if#3:slc#1 TYPE READSLICE PAR 0-2435 XREFS 77192 LOC {1 0.05859975 1 0.363372575 1 0.363372575 2 0.093154775} PREDS {{259 0 0-2579 {}}} SUCCS {{259 0 0-2581 {}}} CYCLES {}}
set a(0-2581) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#15 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2435 XREFS 77193 LOC {1 0.1017917 1 0.363372575 1 0.363372575 1 0.41181715949693604 2 0.14159935949693606} PREDS {{258 0 0-2566 {}} {259 0 0-2580 {}}} SUCCS {{259 0 0-2582 {}} {258 0 0-2586 {}} {258 0 0-2587 {}} {258 0 0-2591 {}}} CYCLES {}}
set a(0-2582) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-2435 XREFS 77194 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{259 0 0-2581 {}}} SUCCS {{259 0 0-2583 {}}} CYCLES {}}
set a(0-2583) {NAME if#3:not#3 TYPE NOT PAR 0-2435 XREFS 77195 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{259 0 0-2582 {}}} SUCCS {{259 0 0-2584 {}}} CYCLES {}}
set a(0-2584) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-2435 XREFS 77196 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{259 0 0-2583 {}}} SUCCS {{259 0 0-2585 {}}} CYCLES {}}
set a(0-2585) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-2435 XREFS 77197 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{259 0 0-2584 {}}} SUCCS {{258 0 0-2589 {}}} CYCLES {}}
set a(0-2586) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-2435 XREFS 77198 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{258 0 0-2581 {}}} SUCCS {{258 0 0-2588 {}}} CYCLES {}}
set a(0-2587) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-2435 XREFS 77199 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{258 0 0-2581 {}}} SUCCS {{259 0 0-2588 {}}} CYCLES {}}
set a(0-2588) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-2435 XREFS 77200 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{258 0 0-2586 {}} {259 0 0-2587 {}}} SUCCS {{259 0 0-2589 {}}} CYCLES {}}
set a(0-2589) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2435 XREFS 77201 LOC {1 0.150236325 1 0.4118172 1 0.4118172 1 0.46026178449693605 2 0.19004398449693605} PREDS {{258 0 0-2585 {}} {259 0 0-2588 {}}} SUCCS {{259 0 0-2590 {}}} CYCLES {}}
set a(0-2590) {NAME if#3:slc#2 TYPE READSLICE PAR 0-2435 XREFS 77202 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 2 0.19004402499999998} PREDS {{259 0 0-2589 {}}} SUCCS {{258 0 0-2593 {}}} CYCLES {}}
set a(0-2591) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-2435 XREFS 77203 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.19004402499999998} PREDS {{258 0 0-2581 {}}} SUCCS {{259 0 0-2592 {}}} CYCLES {}}
set a(0-2592) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-2435 XREFS 77204 LOC {1 0.150236325 1 0.46026182499999996 1 0.46026182499999996 2 0.19004402499999998} PREDS {{259 0 0-2591 {}}} SUCCS {{259 0 0-2593 {}}} CYCLES {}}
set a(0-2593) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-2435 XREFS 77205 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 1 0.5136088451789504 2 0.24339104517895047} PREDS {{258 0 0-2590 {}} {259 0 0-2592 {}}} SUCCS {{259 0 0-2594 {}} {258 0 0-2597 {}}} CYCLES {}}
set a(0-2594) {NAME slc(exs.imod) TYPE READSLICE PAR 0-2435 XREFS 77206 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.2433911} PREDS {{259 0 0-2593 {}}} SUCCS {{259 0 0-2595 {}}} CYCLES {}}
set a(0-2595) {NAME if#3:not TYPE NOT PAR 0-2435 XREFS 77207 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.2433911} PREDS {{259 0 0-2594 {}}} SUCCS {{259 0 0-2596 {}}} CYCLES {}}
set a(0-2596) {NAME if#3:xor TYPE XOR PAR 0-2435 XREFS 77208 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.2433911} PREDS {{259 0 0-2595 {}}} SUCCS {{259 0 0-2597 {}}} CYCLES {}}
set a(0-2597) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-2435 XREFS 77209 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 1 0.5571970148622738 2 0.28697921486227385} PREDS {{258 0 0-2593 {}} {259 0 0-2596 {}}} SUCCS {{259 0 0-2598 {}} {258 0 0-2599 {}} {258 0 0-2600 {}} {258 0 0-2601 {}}} CYCLES {}}
set a(0-2598) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-2435 XREFS 77210 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{259 0 0-2597 {}}} SUCCS {{258 0 0-2602 {}}} CYCLES {}}
set a(0-2599) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-2435 XREFS 77211 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{258 0 0-2597 {}}} SUCCS {{258 0 0-2602 {}}} CYCLES {}}
set a(0-2600) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-2435 XREFS 77212 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{258 0 0-2597 {}}} SUCCS {{258 0 0-2602 {}}} CYCLES {}}
set a(0-2601) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-2435 XREFS 77213 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{258 0 0-2597 {}}} SUCCS {{259 0 0-2602 {}}} CYCLES {}}
set a(0-2602) {NAME or TYPE OR PAR 0-2435 XREFS 77214 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{258 0 0-2600 {}} {258 0 0-2599 {}} {258 0 0-2598 {}} {259 0 0-2601 {}}} SUCCS {{258 0 0-2604 {}} {258 0 0-2607 {}}} CYCLES {}}
set a(0-2603) {NAME asn#284 TYPE ASSIGN PAR 0-2435 XREFS 77215 LOC {0 1.0 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{262 0 0-3047 {}}} SUCCS {{258 0 0-2605 {}} {256 0 0-3047 {}}} CYCLES {}}
set a(0-2604) {NAME exs TYPE SIGNEXTEND PAR 0-2435 XREFS 77216 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{258 0 0-2602 {}}} SUCCS {{259 0 0-2605 {}}} CYCLES {}}
set a(0-2605) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2435 XREFS 77217 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 1 0.5736038062638539 2 0.30338600626385387} PREDS {{258 0 0-2603 {}} {259 0 0-2604 {}}} SUCCS {{258 0 0-2680 {}} {258 0 0-2681 {}}} CYCLES {}}
set a(0-2606) {NAME asn#285 TYPE ASSIGN PAR 0-2435 XREFS 77218 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{262 0 0-3048 {}}} SUCCS {{258 0 0-2608 {}} {256 0 0-3048 {}}} CYCLES {}}
set a(0-2607) {NAME exs#3 TYPE SIGNEXTEND PAR 0-2435 XREFS 77219 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{258 0 0-2602 {}}} SUCCS {{259 0 0-2608 {}}} CYCLES {}}
set a(0-2608) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2435 XREFS 77220 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.4784807312638539} PREDS {{258 0 0-2606 {}} {259 0 0-2607 {}}} SUCCS {{258 0 0-2707 {}} {258 0 0-2708 {}}} CYCLES {}}
set a(0-2609) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77221 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {} SUCCS {{259 0 0-2610 {}}} CYCLES {}}
set a(0-2610) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-2435 XREFS 77222 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{259 0 0-2609 {}}} SUCCS {{258 0 0-2629 {}}} CYCLES {}}
set a(0-2611) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77223 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {} SUCCS {{259 0 0-2612 {}}} CYCLES {}}
set a(0-2612) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-2435 XREFS 77224 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{259 0 0-2611 {}}} SUCCS {{258 0 0-2629 {}}} CYCLES {}}
set a(0-2613) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77225 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {} SUCCS {{259 0 0-2614 {}}} CYCLES {}}
set a(0-2614) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-2435 XREFS 77226 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{259 0 0-2613 {}}} SUCCS {{258 0 0-2629 {}}} CYCLES {}}
set a(0-2615) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77227 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {} SUCCS {{259 0 0-2616 {}}} CYCLES {}}
set a(0-2616) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-2435 XREFS 77228 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{259 0 0-2615 {}}} SUCCS {{258 0 0-2629 {}}} CYCLES {}}
set a(0-2617) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77229 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {} SUCCS {{259 0 0-2618 {}}} CYCLES {}}
set a(0-2618) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-2435 XREFS 77230 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{259 0 0-2617 {}}} SUCCS {{258 0 0-2629 {}}} CYCLES {}}
set a(0-2619) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77231 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {} SUCCS {{259 0 0-2620 {}}} CYCLES {}}
set a(0-2620) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-2435 XREFS 77232 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{259 0 0-2619 {}}} SUCCS {{258 0 0-2629 {}}} CYCLES {}}
set a(0-2621) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77233 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {} SUCCS {{259 0 0-2622 {}}} CYCLES {}}
set a(0-2622) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-2435 XREFS 77234 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{259 0 0-2621 {}}} SUCCS {{258 0 0-2629 {}}} CYCLES {}}
set a(0-2623) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77235 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {} SUCCS {{259 0 0-2624 {}}} CYCLES {}}
set a(0-2624) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-2435 XREFS 77236 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{259 0 0-2623 {}}} SUCCS {{258 0 0-2629 {}}} CYCLES {}}
set a(0-2625) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77237 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {} SUCCS {{259 0 0-2626 {}}} CYCLES {}}
set a(0-2626) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-2435 XREFS 77238 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{259 0 0-2625 {}}} SUCCS {{258 0 0-2629 {}}} CYCLES {}}
set a(0-2627) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77239 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {} SUCCS {{259 0 0-2628 {}}} CYCLES {}}
set a(0-2628) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-2435 XREFS 77240 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{259 0 0-2627 {}}} SUCCS {{259 0 0-2629 {}}} CYCLES {}}
set a(0-2629) {NAME if#4:nor TYPE NOR PAR 0-2435 XREFS 77241 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{258 0 0-2626 {}} {258 0 0-2624 {}} {258 0 0-2622 {}} {258 0 0-2620 {}} {258 0 0-2618 {}} {258 0 0-2616 {}} {258 0 0-2614 {}} {258 0 0-2612 {}} {258 0 0-2610 {}} {259 0 0-2628 {}}} SUCCS {{259 0 0-2630 {}} {258 0 0-2652 {}} {258 0 0-2927 {}} {258 0 0-2950 {}}} CYCLES {}}
set a(0-2630) {NAME asel TYPE SELECT PAR 0-2435 XREFS 77242 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{259 0 0-2629 {}}} SUCCS {{146 0 0-2631 {}} {146 0 0-2632 {}} {146 0 0-2633 {}} {146 0 0-2634 {}} {146 0 0-2635 {}} {146 0 0-2636 {}} {146 0 0-2637 {}} {146 0 0-2638 {}} {146 0 0-2639 {}} {146 0 0-2640 {}} {146 0 0-2641 {}} {146 0 0-2642 {}} {146 0 0-2643 {}} {146 0 0-2644 {}} {146 0 0-2645 {}} {146 0 0-2646 {}} {146 0 0-2647 {}} {146 0 0-2648 {}} {146 0 0-2649 {}} {146 0 0-2650 {}} {146 0 0-2651 {}}} CYCLES {}}
set a(0-2631) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77243 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}}} SUCCS {{259 0 0-2632 {}}} CYCLES {}}
set a(0-2632) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-2435 XREFS 77244 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}} {259 0 0-2631 {}}} SUCCS {{258 0 0-2651 {}}} CYCLES {}}
set a(0-2633) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77245 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}}} SUCCS {{259 0 0-2634 {}}} CYCLES {}}
set a(0-2634) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-2435 XREFS 77246 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}} {259 0 0-2633 {}}} SUCCS {{258 0 0-2651 {}}} CYCLES {}}
set a(0-2635) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77247 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}}} SUCCS {{259 0 0-2636 {}}} CYCLES {}}
set a(0-2636) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-2435 XREFS 77248 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}} {259 0 0-2635 {}}} SUCCS {{258 0 0-2651 {}}} CYCLES {}}
set a(0-2637) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77249 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}}} SUCCS {{259 0 0-2638 {}}} CYCLES {}}
set a(0-2638) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-2435 XREFS 77250 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}} {259 0 0-2637 {}}} SUCCS {{258 0 0-2651 {}}} CYCLES {}}
set a(0-2639) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77251 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}}} SUCCS {{259 0 0-2640 {}}} CYCLES {}}
set a(0-2640) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-2435 XREFS 77252 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}} {259 0 0-2639 {}}} SUCCS {{258 0 0-2651 {}}} CYCLES {}}
set a(0-2641) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77253 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}}} SUCCS {{259 0 0-2642 {}}} CYCLES {}}
set a(0-2642) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-2435 XREFS 77254 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}} {259 0 0-2641 {}}} SUCCS {{258 0 0-2651 {}}} CYCLES {}}
set a(0-2643) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77255 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}}} SUCCS {{259 0 0-2644 {}}} CYCLES {}}
set a(0-2644) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-2435 XREFS 77256 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}} {259 0 0-2643 {}}} SUCCS {{258 0 0-2651 {}}} CYCLES {}}
set a(0-2645) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77257 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}}} SUCCS {{259 0 0-2646 {}}} CYCLES {}}
set a(0-2646) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-2435 XREFS 77258 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}} {259 0 0-2645 {}}} SUCCS {{258 0 0-2651 {}}} CYCLES {}}
set a(0-2647) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77259 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}}} SUCCS {{259 0 0-2648 {}}} CYCLES {}}
set a(0-2648) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-2435 XREFS 77260 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}} {259 0 0-2647 {}}} SUCCS {{258 0 0-2651 {}}} CYCLES {}}
set a(0-2649) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77261 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}}} SUCCS {{259 0 0-2650 {}}} CYCLES {}}
set a(0-2650) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-2435 XREFS 77262 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}} {259 0 0-2649 {}}} SUCCS {{259 0 0-2651 {}}} CYCLES {}}
set a(0-2651) {NAME aif:nor TYPE NOR PAR 0-2435 XREFS 77263 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{146 0 0-2630 {}} {258 0 0-2648 {}} {258 0 0-2646 {}} {258 0 0-2644 {}} {258 0 0-2642 {}} {258 0 0-2640 {}} {258 0 0-2638 {}} {258 0 0-2636 {}} {258 0 0-2634 {}} {258 0 0-2632 {}} {259 0 0-2650 {}}} SUCCS {{259 0 0-2652 {}}} CYCLES {}}
set a(0-2652) {NAME if#4:and TYPE AND PAR 0-2435 XREFS 77264 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{258 0 0-2629 {}} {258 0 0-2455 {}} {259 0 0-2651 {}}} SUCCS {{258 0 0-2654 {}} {258 0 0-2656 {}} {258 0 0-2658 {}} {258 0 0-2660 {}}} CYCLES {}}
set a(0-2653) {NAME asn#286 TYPE ASSIGN PAR 0-2435 XREFS 77265 LOC {0 1.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{262 0 0-3049 {}}} SUCCS {{259 0 0-2654 {}} {256 0 0-3049 {}}} CYCLES {}}
set a(0-2654) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2435 XREFS 77266 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 1 0.6886972124999999 2 0.4184794125} PREDS {{258 0 0-2652 {}} {259 0 0-2653 {}}} SUCCS {{258 0 0-2725 {}} {258 0 0-2726 {}} {258 0 0-2727 {}} {258 0 0-2728 {}} {258 0 0-2729 {}} {258 0 0-2730 {}} {258 0 0-2731 {}} {258 0 0-2732 {}} {258 0 0-2733 {}} {258 0 0-2734 {}} {258 0 0-2743 {}}} CYCLES {}}
set a(0-2655) {NAME asn#287 TYPE ASSIGN PAR 0-2435 XREFS 77267 LOC {0 1.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39541885} PREDS {{262 0 0-3050 {}}} SUCCS {{259 0 0-2656 {}} {256 0 0-3050 {}}} CYCLES {}}
set a(0-2656) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2435 XREFS 77268 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 1 0.6886972124999999 2 0.4184794125} PREDS {{258 0 0-2652 {}} {259 0 0-2655 {}}} SUCCS {{258 0 0-2714 {}} {258 0 0-2715 {}} {258 0 0-2716 {}} {258 0 0-2717 {}} {258 0 0-2718 {}} {258 0 0-2719 {}} {258 0 0-2720 {}} {258 0 0-2721 {}} {258 0 0-2722 {}} {258 0 0-2723 {}} {258 0 0-2745 {}}} CYCLES {}}
set a(0-2657) {NAME asn#288 TYPE ASSIGN PAR 0-2435 XREFS 77269 LOC {0 1.0 1 0.778602975 1 0.778602975 2 0.570513575} PREDS {{262 0 0-3051 {}}} SUCCS {{259 0 0-2658 {}} {256 0 0-3051 {}}} CYCLES {}}
set a(0-2658) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2435 XREFS 77270 LOC {1 0.0 1 0.778602975 1 0.778602975 1 0.8016635375 2 0.5935741375} PREDS {{258 0 0-2652 {}} {259 0 0-2657 {}}} SUCCS {{258 0 0-2762 {}} {258 0 0-2763 {}} {258 0 0-2764 {}} {258 0 0-2765 {}} {258 0 0-2766 {}} {258 0 0-2767 {}} {258 0 0-2768 {}} {258 0 0-2769 {}} {258 0 0-2770 {}} {258 0 0-2771 {}} {258 0 0-2780 {}}} CYCLES {}}
set a(0-2659) {NAME asn#289 TYPE ASSIGN PAR 0-2435 XREFS 77271 LOC {0 1.0 1 0.778602975 1 0.778602975 2 0.570513575} PREDS {{262 0 0-3052 {}}} SUCCS {{259 0 0-2660 {}} {256 0 0-3052 {}}} CYCLES {}}
set a(0-2660) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#5 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2435 XREFS 77272 LOC {1 0.0 1 0.778602975 1 0.778602975 1 0.8016635375 2 0.5935741375} PREDS {{258 0 0-2652 {}} {259 0 0-2659 {}}} SUCCS {{258 0 0-2751 {}} {258 0 0-2752 {}} {258 0 0-2753 {}} {258 0 0-2754 {}} {258 0 0-2755 {}} {258 0 0-2756 {}} {258 0 0-2757 {}} {258 0 0-2758 {}} {258 0 0-2759 {}} {258 0 0-2760 {}} {258 0 0-2782 {}}} CYCLES {}}
set a(0-2661) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-2435 XREFS 77273 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.096661675} PREDS {{258 0 0-2488 {}}} SUCCS {{259 0 0-2662 {}}} CYCLES {}}
set a(0-2662) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-2435 XREFS 77274 LOC {1 0.350211275 1 0.366879475 1 0.366879475 1 0.4202264951789505 2 0.1500086951789505} PREDS {{259 0 0-2661 {}}} SUCCS {{259 0 0-2663 {}}} CYCLES {}}
set a(0-2663) {NAME slc TYPE READSLICE PAR 0-2435 XREFS 77275 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.15000875} PREDS {{259 0 0-2662 {}}} SUCCS {{259 0 0-2664 {}} {258 0 0-2670 {}}} CYCLES {}}
set a(0-2664) {NAME asel#1 TYPE SELECT PAR 0-2435 XREFS 77276 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.15000875} PREDS {{259 0 0-2663 {}}} SUCCS {{146 0 0-2665 {}} {146 0 0-2666 {}} {146 0 0-2667 {}} {146 0 0-2668 {}} {146 0 0-2669 {}}} CYCLES {}}
set a(0-2665) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-2435 XREFS 77277 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.15000875} PREDS {{146 0 0-2664 {}} {258 0 0-2488 {}}} SUCCS {{259 0 0-2666 {}}} CYCLES {}}
set a(0-2666) {NAME aif#1:not#1 TYPE NOT PAR 0-2435 XREFS 77278 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.15000875} PREDS {{146 0 0-2664 {}} {259 0 0-2665 {}}} SUCCS {{259 0 0-2667 {}}} CYCLES {}}
set a(0-2667) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-2435 XREFS 77279 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 1 0.4879713487783222 2 0.21775354877832226} PREDS {{146 0 0-2664 {}} {259 0 0-2666 {}}} SUCCS {{259 0 0-2668 {}}} CYCLES {}}
set a(0-2668) {NAME aif#1:slc TYPE READSLICE PAR 0-2435 XREFS 77280 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{146 0 0-2664 {}} {259 0 0-2667 {}}} SUCCS {{259 0 0-2669 {}}} CYCLES {}}
set a(0-2669) {NAME if#5:not TYPE NOT PAR 0-2435 XREFS 77281 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{146 0 0-2664 {}} {259 0 0-2668 {}}} SUCCS {{258 0 0-2671 {}}} CYCLES {}}
set a(0-2670) {NAME if#5:not#3 TYPE NOT PAR 0-2435 XREFS 77282 LOC {1 0.40355834999999995 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{258 0 0-2663 {}}} SUCCS {{259 0 0-2671 {}}} CYCLES {}}
set a(0-2671) {NAME if#5:and TYPE AND PAR 0-2435 XREFS 77283 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{258 0 0-2669 {}} {258 0 0-2454 {}} {259 0 0-2670 {}}} SUCCS {{259 0 0-2672 {}} {258 0 0-2678 {}}} CYCLES {}}
set a(0-2672) {NAME asel#3 TYPE SELECT PAR 0-2435 XREFS 77284 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{259 0 0-2671 {}}} SUCCS {{146 0 0-2673 {}} {146 0 0-2674 {}} {146 0 0-2675 {}} {146 0 0-2676 {}} {146 0 0-2677 {}}} CYCLES {}}
set a(0-2673) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-2435 XREFS 77285 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{146 0 0-2672 {}} {258 0 0-2520 {}}} SUCCS {{259 0 0-2674 {}}} CYCLES {}}
set a(0-2674) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-2435 XREFS 77286 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{146 0 0-2672 {}} {259 0 0-2673 {}}} SUCCS {{259 0 0-2675 {}}} CYCLES {}}
set a(0-2675) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77287 LOC {1 0.4713032 1 0.4879714 1 0.4879714 1 0.5736038093138832 2 0.3033860093138832} PREDS {{146 0 0-2672 {}} {259 0 0-2674 {}}} SUCCS {{259 0 0-2676 {}}} CYCLES {}}
set a(0-2676) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-2435 XREFS 77288 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.30338604999999996} PREDS {{146 0 0-2672 {}} {259 0 0-2675 {}}} SUCCS {{259 0 0-2677 {}}} CYCLES {}}
set a(0-2677) {NAME if#5:not#1 TYPE NOT PAR 0-2435 XREFS 77289 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.30338604999999996} PREDS {{146 0 0-2672 {}} {259 0 0-2676 {}}} SUCCS {{259 0 0-2678 {}}} CYCLES {}}
set a(0-2678) {NAME if#5:and#1 TYPE AND PAR 0-2435 XREFS 77290 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.30338604999999996} PREDS {{258 0 0-2671 {}} {258 0 0-2453 {}} {259 0 0-2677 {}}} SUCCS {{259 0 0-2679 {}} {258 0 0-2681 {}}} CYCLES {}}
set a(0-2679) {NAME asel#7 TYPE SELECT PAR 0-2435 XREFS 77291 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.30338604999999996} PREDS {{259 0 0-2678 {}}} SUCCS {{146 0 0-2680 {}}} CYCLES {}}
set a(0-2680) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-2435 XREFS 77292 LOC {1 0.55693565 1 0.57360385 1 0.57360385 1 0.6171919648622739 2 0.34697416486227384} PREDS {{146 0 0-2679 {}} {258 0 0-2605 {}}} SUCCS {{259 0 0-2681 {}}} CYCLES {}}
set a(0-2681) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2435 XREFS 77293 LOC {1 0.600523825 1 0.6171920249999999 1 0.6171920249999999 1 0.6402525874999999 2 0.37003478749999996} PREDS {{258 0 0-2678 {}} {258 0 0-2605 {}} {258 0 0-2452 {}} {259 0 0-2680 {}}} SUCCS {{258 0 0-2709 {}} {258 0 0-3047 {}}} CYCLES {}}
set a(0-2682) {NAME aif#11:not#1 TYPE NOT PAR 0-2435 XREFS 77294 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{258 0 0-2488 {}}} SUCCS {{259 0 0-2683 {}}} CYCLES {}}
set a(0-2683) {NAME aif#11:conc TYPE CONCATENATE PAR 0-2435 XREFS 77295 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{259 0 0-2682 {}}} SUCCS {{259 0 0-2684 {}}} CYCLES {}}
set a(0-2684) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77296 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 2 0.24928810931388318} PREDS {{259 0 0-2683 {}}} SUCCS {{259 0 0-2685 {}}} CYCLES {}}
set a(0-2685) {NAME aif#11:slc TYPE READSLICE PAR 0-2435 XREFS 77297 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-2684 {}}} SUCCS {{259 0 0-2686 {}} {258 0 0-2692 {}}} CYCLES {}}
set a(0-2686) {NAME asel#13 TYPE SELECT PAR 0-2435 XREFS 77298 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-2685 {}}} SUCCS {{146 0 0-2687 {}} {146 0 0-2688 {}} {146 0 0-2689 {}} {146 0 0-2690 {}} {146 0 0-2691 {}}} CYCLES {}}
set a(0-2687) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-2435 XREFS 77299 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-2686 {}} {258 0 0-2520 {}}} SUCCS {{259 0 0-2688 {}}} CYCLES {}}
set a(0-2688) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-2435 XREFS 77300 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-2686 {}} {259 0 0-2687 {}}} SUCCS {{259 0 0-2689 {}}} CYCLES {}}
set a(0-2689) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77301 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 2 0.3349205593138832} PREDS {{146 0 0-2686 {}} {259 0 0-2688 {}}} SUCCS {{259 0 0-2690 {}}} CYCLES {}}
set a(0-2690) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-2435 XREFS 77302 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-2686 {}} {259 0 0-2689 {}}} SUCCS {{259 0 0-2691 {}}} CYCLES {}}
set a(0-2691) {NAME if#6:not#1 TYPE NOT PAR 0-2435 XREFS 77303 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-2686 {}} {259 0 0-2690 {}}} SUCCS {{258 0 0-2693 {}}} CYCLES {}}
set a(0-2692) {NAME if#6:not TYPE NOT PAR 0-2435 XREFS 77304 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-2685 {}}} SUCCS {{259 0 0-2693 {}}} CYCLES {}}
set a(0-2693) {NAME if#6:and TYPE AND PAR 0-2435 XREFS 77305 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-2691 {}} {258 0 0-2451 {}} {259 0 0-2692 {}}} SUCCS {{259 0 0-2694 {}} {258 0 0-2705 {}}} CYCLES {}}
set a(0-2694) {NAME asel#17 TYPE SELECT PAR 0-2435 XREFS 77306 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-2693 {}}} SUCCS {{146 0 0-2695 {}} {146 0 0-2696 {}} {130 0 0-2697 {}} {130 0 0-2698 {}}} CYCLES {}}
set a(0-2695) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-2435 XREFS 77307 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-2694 {}} {258 0 0-2552 {}}} SUCCS {{259 0 0-2696 {}}} CYCLES {}}
set a(0-2696) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-2435 XREFS 77308 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.39295478793296784} PREDS {{146 0 0-2694 {}} {259 0 0-2695 {}}} SUCCS {{259 0 0-2697 {}}} CYCLES {}}
set a(0-2697) {NAME aif#17:slc TYPE READSLICE PAR 0-2435 XREFS 77309 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-2694 {}} {259 0 0-2696 {}}} SUCCS {{259 0 0-2698 {}} {258 0 0-2704 {}}} CYCLES {}}
set a(0-2698) {NAME aif#17:asel TYPE SELECT PAR 0-2435 XREFS 77310 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-2694 {}} {259 0 0-2697 {}}} SUCCS {{146 0 0-2699 {}} {146 0 0-2700 {}} {146 0 0-2701 {}} {146 0 0-2702 {}} {146 0 0-2703 {}}} CYCLES {}}
set a(0-2699) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-2435 XREFS 77311 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-2698 {}} {258 0 0-2552 {}}} SUCCS {{259 0 0-2700 {}}} CYCLES {}}
set a(0-2700) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-2435 XREFS 77312 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-2698 {}} {259 0 0-2699 {}}} SUCCS {{259 0 0-2701 {}}} CYCLES {}}
set a(0-2701) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77313 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.47848073137342834} PREDS {{146 0 0-2698 {}} {259 0 0-2700 {}}} SUCCS {{259 0 0-2702 {}}} CYCLES {}}
set a(0-2702) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-2435 XREFS 77314 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-2698 {}} {259 0 0-2701 {}}} SUCCS {{259 0 0-2703 {}}} CYCLES {}}
set a(0-2703) {NAME if#6:not#2 TYPE NOT PAR 0-2435 XREFS 77315 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-2698 {}} {259 0 0-2702 {}}} SUCCS {{258 0 0-2705 {}}} CYCLES {}}
set a(0-2704) {NAME if#6:not#4 TYPE NOT PAR 0-2435 XREFS 77316 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-2697 {}}} SUCCS {{259 0 0-2705 {}}} CYCLES {}}
set a(0-2705) {NAME if#6:and#2 TYPE AND PAR 0-2435 XREFS 77317 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-2693 {}} {258 0 0-2703 {}} {258 0 0-2450 {}} {259 0 0-2704 {}}} SUCCS {{259 0 0-2706 {}} {258 0 0-2708 {}}} CYCLES {}}
set a(0-2706) {NAME sel#6 TYPE SELECT PAR 0-2435 XREFS 77318 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{259 0 0-2705 {}}} SUCCS {{146 0 0-2707 {}}} CYCLES {}}
set a(0-2707) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-2435 XREFS 77319 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.5220688898622738} PREDS {{146 0 0-2706 {}} {258 0 0-2608 {}}} SUCCS {{259 0 0-2708 {}}} CYCLES {}}
set a(0-2708) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2435 XREFS 77320 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.5451295125} PREDS {{258 0 0-2705 {}} {258 0 0-2608 {}} {258 0 0-2449 {}} {259 0 0-2707 {}}} SUCCS {{258 0 0-2746 {}} {258 0 0-3048 {}}} CYCLES {}}
set a(0-2709) {NAME not#2 TYPE NOT PAR 0-2435 XREFS 77321 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.37003482499999996} PREDS {{258 0 0-2681 {}}} SUCCS {{259 0 0-2710 {}}} CYCLES {}}
set a(0-2710) {NAME conc TYPE CONCATENATE PAR 0-2435 XREFS 77322 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.37003482499999996} PREDS {{259 0 0-2709 {}}} SUCCS {{259 0 0-2711 {}}} CYCLES {}}
set a(0-2711) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2435 XREFS 77323 LOC {1 0.623584425 1 0.640252625 1 0.640252625 1 0.6886972094969361 2 0.418479409496936} PREDS {{259 0 0-2710 {}}} SUCCS {{259 0 0-2712 {}}} CYCLES {}}
set a(0-2712) {NAME slc#2 TYPE READSLICE PAR 0-2435 XREFS 77324 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{259 0 0-2711 {}}} SUCCS {{259 0 0-2713 {}} {258 0 0-2742 {}} {258 0 0-2744 {}}} CYCLES {}}
set a(0-2713) {NAME sel#7 TYPE SELECT PAR 0-2435 XREFS 77325 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{259 0 0-2712 {}}} SUCCS {{146 0 0-2714 {}} {146 0 0-2715 {}} {146 0 0-2716 {}} {146 0 0-2717 {}} {146 0 0-2718 {}} {146 0 0-2719 {}} {146 0 0-2720 {}} {146 0 0-2721 {}} {146 0 0-2722 {}} {146 0 0-2723 {}} {146 0 0-2724 {}} {146 0 0-2725 {}} {146 0 0-2726 {}} {146 0 0-2727 {}} {146 0 0-2728 {}} {146 0 0-2729 {}} {146 0 0-2730 {}} {146 0 0-2731 {}} {146 0 0-2732 {}} {146 0 0-2733 {}} {146 0 0-2734 {}} {146 0 0-2735 {}} {130 0 0-2736 {}} {130 0 0-2737 {}}} CYCLES {}}
set a(0-2714) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-2435 XREFS 77326 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2656 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2715) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-2435 XREFS 77327 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2656 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2716) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-2435 XREFS 77328 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2656 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2717) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-2435 XREFS 77329 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2656 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2718) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-2435 XREFS 77330 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2656 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2719) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-2435 XREFS 77331 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2656 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2720) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-2435 XREFS 77332 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2656 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2721) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-2435 XREFS 77333 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2656 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2722) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-2435 XREFS 77334 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2656 {}}} SUCCS {{258 0 0-2724 {}}} CYCLES {}}
set a(0-2723) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-2435 XREFS 77335 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2656 {}}} SUCCS {{259 0 0-2724 {}}} CYCLES {}}
set a(0-2724) {NAME if#7:if:nor#1 TYPE NOR PAR 0-2435 XREFS 77336 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2722 {}} {259 0 0-2723 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2725) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-2435 XREFS 77337 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2654 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2726) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-2435 XREFS 77338 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2654 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2727) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-2435 XREFS 77339 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2654 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2728) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-2435 XREFS 77340 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2654 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2729) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-2435 XREFS 77341 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2654 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2730) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-2435 XREFS 77342 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2654 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2731) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-2435 XREFS 77343 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2654 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2732) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-2435 XREFS 77344 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2654 {}}} SUCCS {{258 0 0-2736 {}}} CYCLES {}}
set a(0-2733) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-2435 XREFS 77345 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2654 {}}} SUCCS {{258 0 0-2735 {}}} CYCLES {}}
set a(0-2734) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-2435 XREFS 77346 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2654 {}}} SUCCS {{259 0 0-2735 {}}} CYCLES {}}
set a(0-2735) {NAME if#7:if:nor TYPE NOR PAR 0-2435 XREFS 77347 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2713 {}} {258 0 0-2733 {}} {259 0 0-2734 {}}} SUCCS {{259 0 0-2736 {}}} CYCLES {}}
set a(0-2736) {NAME if#7:aif:and TYPE AND PAR 0-2435 XREFS 77348 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{130 0 0-2713 {}} {258 0 0-2732 {}} {258 0 0-2731 {}} {258 0 0-2730 {}} {258 0 0-2729 {}} {258 0 0-2728 {}} {258 0 0-2727 {}} {258 0 0-2726 {}} {258 0 0-2725 {}} {258 0 0-2724 {}} {258 0 0-2721 {}} {258 0 0-2720 {}} {258 0 0-2719 {}} {258 0 0-2718 {}} {258 0 0-2717 {}} {258 0 0-2716 {}} {258 0 0-2715 {}} {258 0 0-2714 {}} {259 0 0-2735 {}}} SUCCS {{259 0 0-2737 {}} {258 0 0-2742 {}} {258 0 0-2744 {}}} CYCLES {}}
set a(0-2737) {NAME if#7:sel TYPE SELECT PAR 0-2435 XREFS 77349 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{130 0 0-2713 {}} {259 0 0-2736 {}}} SUCCS {{146 0 0-2738 {}} {146 0 0-2739 {}} {146 0 0-2740 {}} {146 0 0-2741 {}}} CYCLES {}}
set a(0-2738) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77350 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-2737 {}}} SUCCS {{259 0 0-2739 {}}} CYCLES {}}
set a(0-2739) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-2435 XREFS 77351 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-2737 {}} {259 0 0-2738 {}}} SUCCS {{258 0 0-2743 {}}} CYCLES {}}
set a(0-2740) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77352 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2737 {}}} SUCCS {{259 0 0-2741 {}}} CYCLES {}}
set a(0-2741) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-2435 XREFS 77353 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-2737 {}} {259 0 0-2740 {}}} SUCCS {{258 0 0-2745 {}}} CYCLES {}}
set a(0-2742) {NAME and#3 TYPE AND PAR 0-2435 XREFS 77354 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.577167425} PREDS {{258 0 0-2712 {}} {258 0 0-2736 {}}} SUCCS {{259 0 0-2743 {}}} CYCLES {}}
set a(0-2743) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2435 XREFS 77355 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-2654 {}} {258 0 0-2739 {}} {258 0 0-2448 {}} {259 0 0-2742 {}}} SUCCS {{258 0 0-2786 {}} {258 0 0-3049 {}}} CYCLES {}}
set a(0-2744) {NAME and#4 TYPE AND PAR 0-2435 XREFS 77356 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{258 0 0-2712 {}} {258 0 0-2736 {}}} SUCCS {{259 0 0-2745 {}}} CYCLES {}}
set a(0-2745) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2435 XREFS 77357 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 1 0.7117578124999999 2 0.44154001249999997} PREDS {{258 0 0-2656 {}} {258 0 0-2741 {}} {258 0 0-2447 {}} {259 0 0-2744 {}}} SUCCS {{258 0 0-2812 {}} {258 0 0-2857 {}} {258 0 0-3050 {}}} CYCLES {}}
set a(0-2746) {NAME not#3 TYPE NOT PAR 0-2435 XREFS 77358 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{258 0 0-2708 {}}} SUCCS {{259 0 0-2747 {}}} CYCLES {}}
set a(0-2747) {NAME conc#1 TYPE CONCATENATE PAR 0-2435 XREFS 77359 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{259 0 0-2746 {}}} SUCCS {{259 0 0-2748 {}}} CYCLES {}}
set a(0-2748) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2435 XREFS 77360 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.5935741344969361} PREDS {{259 0 0-2747 {}}} SUCCS {{259 0 0-2749 {}}} CYCLES {}}
set a(0-2749) {NAME slc#3 TYPE READSLICE PAR 0-2435 XREFS 77361 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-2748 {}}} SUCCS {{259 0 0-2750 {}} {258 0 0-2779 {}} {258 0 0-2781 {}}} CYCLES {}}
set a(0-2750) {NAME sel#9 TYPE SELECT PAR 0-2435 XREFS 77362 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-2749 {}}} SUCCS {{146 0 0-2751 {}} {146 0 0-2752 {}} {146 0 0-2753 {}} {146 0 0-2754 {}} {146 0 0-2755 {}} {146 0 0-2756 {}} {146 0 0-2757 {}} {146 0 0-2758 {}} {146 0 0-2759 {}} {146 0 0-2760 {}} {146 0 0-2761 {}} {146 0 0-2762 {}} {146 0 0-2763 {}} {146 0 0-2764 {}} {146 0 0-2765 {}} {146 0 0-2766 {}} {146 0 0-2767 {}} {146 0 0-2768 {}} {146 0 0-2769 {}} {146 0 0-2770 {}} {146 0 0-2771 {}} {146 0 0-2772 {}} {130 0 0-2773 {}} {130 0 0-2774 {}}} CYCLES {}}
set a(0-2751) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-2435 XREFS 77363 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2660 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2752) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-2435 XREFS 77364 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2660 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2753) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-2435 XREFS 77365 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2660 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2754) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-2435 XREFS 77366 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2660 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2755) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-2435 XREFS 77367 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2660 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2756) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-2435 XREFS 77368 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2660 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2757) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-2435 XREFS 77369 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2660 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2758) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-2435 XREFS 77370 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2660 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2759) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-2435 XREFS 77371 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2660 {}}} SUCCS {{258 0 0-2761 {}}} CYCLES {}}
set a(0-2760) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-2435 XREFS 77372 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2660 {}}} SUCCS {{259 0 0-2761 {}}} CYCLES {}}
set a(0-2761) {NAME if#9:if:nor#1 TYPE NOR PAR 0-2435 XREFS 77373 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2759 {}} {259 0 0-2760 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2762) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-2435 XREFS 77374 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2658 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2763) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-2435 XREFS 77375 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2658 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2764) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-2435 XREFS 77376 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2658 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2765) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-2435 XREFS 77377 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2658 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2766) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-2435 XREFS 77378 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2658 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2767) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-2435 XREFS 77379 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2658 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2768) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-2435 XREFS 77380 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2658 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2769) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-2435 XREFS 77381 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2658 {}}} SUCCS {{258 0 0-2773 {}}} CYCLES {}}
set a(0-2770) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-2435 XREFS 77382 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2658 {}}} SUCCS {{258 0 0-2772 {}}} CYCLES {}}
set a(0-2771) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-2435 XREFS 77383 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2658 {}}} SUCCS {{259 0 0-2772 {}}} CYCLES {}}
set a(0-2772) {NAME if#9:if:nor TYPE NOR PAR 0-2435 XREFS 77384 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2750 {}} {258 0 0-2770 {}} {259 0 0-2771 {}}} SUCCS {{259 0 0-2773 {}}} CYCLES {}}
set a(0-2773) {NAME if#9:aif:and TYPE AND PAR 0-2435 XREFS 77385 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-2750 {}} {258 0 0-2769 {}} {258 0 0-2768 {}} {258 0 0-2767 {}} {258 0 0-2766 {}} {258 0 0-2765 {}} {258 0 0-2764 {}} {258 0 0-2763 {}} {258 0 0-2762 {}} {258 0 0-2761 {}} {258 0 0-2758 {}} {258 0 0-2757 {}} {258 0 0-2756 {}} {258 0 0-2755 {}} {258 0 0-2754 {}} {258 0 0-2753 {}} {258 0 0-2752 {}} {258 0 0-2751 {}} {259 0 0-2772 {}}} SUCCS {{259 0 0-2774 {}} {258 0 0-2779 {}} {258 0 0-2781 {}}} CYCLES {}}
set a(0-2774) {NAME if#9:sel TYPE SELECT PAR 0-2435 XREFS 77386 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-2750 {}} {259 0 0-2773 {}}} SUCCS {{146 0 0-2775 {}} {146 0 0-2776 {}} {146 0 0-2777 {}} {146 0 0-2778 {}}} CYCLES {}}
set a(0-2775) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77387 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2774 {}}} SUCCS {{259 0 0-2776 {}}} CYCLES {}}
set a(0-2776) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-2435 XREFS 77388 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-2774 {}} {259 0 0-2775 {}}} SUCCS {{258 0 0-2780 {}}} CYCLES {}}
set a(0-2777) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77389 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-2774 {}}} SUCCS {{259 0 0-2778 {}}} CYCLES {}}
set a(0-2778) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-2435 XREFS 77390 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-2774 {}} {259 0 0-2777 {}}} SUCCS {{258 0 0-2782 {}}} CYCLES {}}
set a(0-2779) {NAME and#5 TYPE AND PAR 0-2435 XREFS 77391 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-2749 {}} {258 0 0-2773 {}}} SUCCS {{259 0 0-2780 {}}} CYCLES {}}
set a(0-2780) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2435 XREFS 77392 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-2658 {}} {258 0 0-2776 {}} {258 0 0-2446 {}} {259 0 0-2779 {}}} SUCCS {{258 0 0-2793 {}} {258 0 0-3051 {}}} CYCLES {}}
set a(0-2781) {NAME and#6 TYPE AND PAR 0-2435 XREFS 77393 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.7688499999999999} PREDS {{258 0 0-2749 {}} {258 0 0-2773 {}}} SUCCS {{259 0 0-2782 {}}} CYCLES {}}
set a(0-2782) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 8 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2435 XREFS 77394 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 2 0.7919105624999999} PREDS {{258 0 0-2660 {}} {258 0 0-2778 {}} {258 0 0-2445 {}} {259 0 0-2781 {}}} SUCCS {{258 0 0-2842 {}} {258 0 0-3052 {}}} CYCLES {}}
set a(0-2783) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77395 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-2784 {}}} CYCLES {}}
set a(0-2784) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-2435 XREFS 77396 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-2783 {}}} SUCCS {{259 0 0-2785 {}}} CYCLES {}}
set a(0-2785) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-2435 XREFS 77397 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-2784 {}}} SUCCS {{258 0 0-2788 {}}} CYCLES {}}
set a(0-2786) {NAME deltax_square_red:not TYPE NOT PAR 0-2435 XREFS 77398 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-2743 {}}} SUCCS {{259 0 0-2787 {}}} CYCLES {}}
set a(0-2787) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-2435 XREFS 77399 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-2786 {}}} SUCCS {{259 0 0-2788 {}}} CYCLES {}}
set a(0-2788) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2435 XREFS 77400 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-2785 {}} {259 0 0-2787 {}}} SUCCS {{259 0 0-2789 {}}} CYCLES {}}
set a(0-2789) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-2435 XREFS 77401 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-2788 {}}} SUCCS {{258 0 0-2797 {}} {258 0 0-2799 {}} {258 0 0-2805 {}}} CYCLES {}}
set a(0-2790) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77402 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-2791 {}}} CYCLES {}}
set a(0-2791) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-2435 XREFS 77403 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-2790 {}}} SUCCS {{259 0 0-2792 {}}} CYCLES {}}
set a(0-2792) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-2435 XREFS 77404 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-2791 {}}} SUCCS {{258 0 0-2795 {}}} CYCLES {}}
set a(0-2793) {NAME deltax_square_blue:not TYPE NOT PAR 0-2435 XREFS 77405 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-2780 {}}} SUCCS {{259 0 0-2794 {}}} CYCLES {}}
set a(0-2794) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-2435 XREFS 77406 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-2793 {}}} SUCCS {{259 0 0-2795 {}}} CYCLES {}}
set a(0-2795) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2435 XREFS 77407 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-2792 {}} {259 0 0-2794 {}}} SUCCS {{259 0 0-2796 {}}} CYCLES {}}
set a(0-2796) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-2435 XREFS 77408 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-2795 {}}} SUCCS {{258 0 0-2827 {}} {258 0 0-2829 {}} {258 0 0-2835 {}}} CYCLES {}}
set a(0-2797) {NAME slc#11 TYPE READSLICE PAR 0-2435 XREFS 77409 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-2789 {}}} SUCCS {{259 0 0-2798 {}}} CYCLES {}}
set a(0-2798) {NAME asel#39 TYPE SELECT PAR 0-2435 XREFS 77410 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-2797 {}}} SUCCS {{146 0 0-2799 {}} {146 0 0-2800 {}} {146 0 0-2801 {}} {146 0 0-2802 {}} {146 0 0-2803 {}} {146 0 0-2804 {}}} CYCLES {}}
set a(0-2799) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-2435 XREFS 77411 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-2798 {}} {258 0 0-2789 {}}} SUCCS {{259 0 0-2800 {}}} CYCLES {}}
set a(0-2800) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-2435 XREFS 77412 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-2798 {}} {259 0 0-2799 {}}} SUCCS {{259 0 0-2801 {}}} CYCLES {}}
set a(0-2801) {NAME if#15:conc TYPE CONCATENATE PAR 0-2435 XREFS 77413 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-2798 {}} {259 0 0-2800 {}}} SUCCS {{259 0 0-2802 {}}} CYCLES {}}
set a(0-2802) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77414 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-2798 {}} {259 0 0-2801 {}}} SUCCS {{259 0 0-2803 {}}} CYCLES {}}
set a(0-2803) {NAME aif#39:slc TYPE READSLICE PAR 0-2435 XREFS 77415 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-2798 {}} {259 0 0-2802 {}}} SUCCS {{259 0 0-2804 {}}} CYCLES {}}
set a(0-2804) {NAME if#15:not TYPE NOT PAR 0-2435 XREFS 77416 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-2798 {}} {259 0 0-2803 {}}} SUCCS {{258 0 0-2807 {}}} CYCLES {}}
set a(0-2805) {NAME slc#6 TYPE READSLICE PAR 0-2435 XREFS 77417 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-2789 {}}} SUCCS {{259 0 0-2806 {}}} CYCLES {}}
set a(0-2806) {NAME if#15:not#2 TYPE NOT PAR 0-2435 XREFS 77418 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-2805 {}}} SUCCS {{259 0 0-2807 {}}} CYCLES {}}
set a(0-2807) {NAME if#15:and TYPE AND PAR 0-2435 XREFS 77419 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-2804 {}} {258 0 0-2444 {}} {259 0 0-2806 {}}} SUCCS {{259 0 0-2808 {}} {258 0 0-2826 {}}} CYCLES {}}
set a(0-2808) {NAME asel#41 TYPE SELECT PAR 0-2435 XREFS 77420 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-2807 {}}} SUCCS {{146 0 0-2809 {}} {146 0 0-2810 {}} {146 0 0-2811 {}} {146 0 0-2812 {}} {146 0 0-2813 {}} {146 0 0-2814 {}} {130 0 0-2815 {}} {146 0 0-2816 {}} {130 0 0-2817 {}}} CYCLES {}}
set a(0-2809) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77421 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-2808 {}}} SUCCS {{259 0 0-2810 {}}} CYCLES {}}
set a(0-2810) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-2435 XREFS 77422 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-2808 {}} {259 0 0-2809 {}}} SUCCS {{259 0 0-2811 {}}} CYCLES {}}
set a(0-2811) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-2435 XREFS 77423 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-2808 {}} {259 0 0-2810 {}}} SUCCS {{258 0 0-2814 {}}} CYCLES {}}
set a(0-2812) {NAME deltay_square_red:not TYPE NOT PAR 0-2435 XREFS 77424 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-2808 {}} {258 0 0-2745 {}}} SUCCS {{259 0 0-2813 {}}} CYCLES {}}
set a(0-2813) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-2435 XREFS 77425 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-2808 {}} {259 0 0-2812 {}}} SUCCS {{259 0 0-2814 {}}} CYCLES {}}
set a(0-2814) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2435 XREFS 77426 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-2808 {}} {258 0 0-2811 {}} {259 0 0-2813 {}}} SUCCS {{259 0 0-2815 {}}} CYCLES {}}
set a(0-2815) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-2435 XREFS 77427 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-2808 {}} {259 0 0-2814 {}}} SUCCS {{259 0 0-2816 {}} {258 0 0-2818 {}} {258 0 0-2824 {}}} CYCLES {}}
set a(0-2816) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-2435 XREFS 77428 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-2808 {}} {259 0 0-2815 {}}} SUCCS {{259 0 0-2817 {}}} CYCLES {}}
set a(0-2817) {NAME aif#41:asel TYPE SELECT PAR 0-2435 XREFS 77429 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-2808 {}} {259 0 0-2816 {}}} SUCCS {{146 0 0-2818 {}} {146 0 0-2819 {}} {146 0 0-2820 {}} {146 0 0-2821 {}} {146 0 0-2822 {}} {146 0 0-2823 {}}} CYCLES {}}
set a(0-2818) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-2435 XREFS 77430 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-2817 {}} {258 0 0-2815 {}}} SUCCS {{259 0 0-2819 {}}} CYCLES {}}
set a(0-2819) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-2435 XREFS 77431 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-2817 {}} {259 0 0-2818 {}}} SUCCS {{259 0 0-2820 {}}} CYCLES {}}
set a(0-2820) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-2435 XREFS 77432 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-2817 {}} {259 0 0-2819 {}}} SUCCS {{259 0 0-2821 {}}} CYCLES {}}
set a(0-2821) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77433 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-2817 {}} {259 0 0-2820 {}}} SUCCS {{259 0 0-2822 {}}} CYCLES {}}
set a(0-2822) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-2435 XREFS 77434 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-2817 {}} {259 0 0-2821 {}}} SUCCS {{259 0 0-2823 {}}} CYCLES {}}
set a(0-2823) {NAME if#15:not#1 TYPE NOT PAR 0-2435 XREFS 77435 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-2817 {}} {259 0 0-2822 {}}} SUCCS {{258 0 0-2826 {}}} CYCLES {}}
set a(0-2824) {NAME aif#41:slc TYPE READSLICE PAR 0-2435 XREFS 77436 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-2815 {}}} SUCCS {{259 0 0-2825 {}}} CYCLES {}}
set a(0-2825) {NAME if#15:not#3 TYPE NOT PAR 0-2435 XREFS 77437 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-2824 {}}} SUCCS {{259 0 0-2826 {}}} CYCLES {}}
set a(0-2826) {NAME if#15:and#2 TYPE AND PAR 0-2435 XREFS 77438 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-2807 {}} {258 0 0-2823 {}} {258 0 0-2443 {}} {259 0 0-2825 {}}} SUCCS {{258 0 0-3023 {}} {258 0 0-3028 {}} {258 0 0-3035 {}}} CYCLES {}}
set a(0-2827) {NAME slc#12 TYPE READSLICE PAR 0-2435 XREFS 77439 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-2796 {}}} SUCCS {{259 0 0-2828 {}}} CYCLES {}}
set a(0-2828) {NAME asel#45 TYPE SELECT PAR 0-2435 XREFS 77440 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-2827 {}}} SUCCS {{146 0 0-2829 {}} {146 0 0-2830 {}} {146 0 0-2831 {}} {146 0 0-2832 {}} {146 0 0-2833 {}} {146 0 0-2834 {}}} CYCLES {}}
set a(0-2829) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-2435 XREFS 77441 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-2828 {}} {258 0 0-2796 {}}} SUCCS {{259 0 0-2830 {}}} CYCLES {}}
set a(0-2830) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-2435 XREFS 77442 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-2828 {}} {259 0 0-2829 {}}} SUCCS {{259 0 0-2831 {}}} CYCLES {}}
set a(0-2831) {NAME if#16:conc TYPE CONCATENATE PAR 0-2435 XREFS 77443 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-2828 {}} {259 0 0-2830 {}}} SUCCS {{259 0 0-2832 {}}} CYCLES {}}
set a(0-2832) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77444 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-2828 {}} {259 0 0-2831 {}}} SUCCS {{259 0 0-2833 {}}} CYCLES {}}
set a(0-2833) {NAME aif#45:slc TYPE READSLICE PAR 0-2435 XREFS 77445 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-2828 {}} {259 0 0-2832 {}}} SUCCS {{259 0 0-2834 {}}} CYCLES {}}
set a(0-2834) {NAME if#16:not TYPE NOT PAR 0-2435 XREFS 77446 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-2828 {}} {259 0 0-2833 {}}} SUCCS {{258 0 0-2837 {}}} CYCLES {}}
set a(0-2835) {NAME slc#7 TYPE READSLICE PAR 0-2435 XREFS 77447 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-2796 {}}} SUCCS {{259 0 0-2836 {}}} CYCLES {}}
set a(0-2836) {NAME if#16:not#2 TYPE NOT PAR 0-2435 XREFS 77448 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-2835 {}}} SUCCS {{259 0 0-2837 {}}} CYCLES {}}
set a(0-2837) {NAME if#16:and TYPE AND PAR 0-2435 XREFS 77449 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-2834 {}} {258 0 0-2442 {}} {259 0 0-2836 {}}} SUCCS {{259 0 0-2838 {}} {258 0 0-2856 {}}} CYCLES {}}
set a(0-2838) {NAME asel#47 TYPE SELECT PAR 0-2435 XREFS 77450 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-2837 {}}} SUCCS {{146 0 0-2839 {}} {146 0 0-2840 {}} {146 0 0-2841 {}} {146 0 0-2842 {}} {146 0 0-2843 {}} {146 0 0-2844 {}} {130 0 0-2845 {}} {146 0 0-2846 {}} {130 0 0-2847 {}}} CYCLES {}}
set a(0-2839) {NAME asn#297 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77451 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-2838 {}}} SUCCS {{259 0 0-2840 {}}} CYCLES {}}
set a(0-2840) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-2435 XREFS 77452 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-2838 {}} {259 0 0-2839 {}}} SUCCS {{259 0 0-2841 {}}} CYCLES {}}
set a(0-2841) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-2435 XREFS 77453 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-2838 {}} {259 0 0-2840 {}}} SUCCS {{258 0 0-2844 {}}} CYCLES {}}
set a(0-2842) {NAME deltay_square_blue:not TYPE NOT PAR 0-2435 XREFS 77454 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-2838 {}} {258 0 0-2782 {}}} SUCCS {{259 0 0-2843 {}}} CYCLES {}}
set a(0-2843) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-2435 XREFS 77455 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-2838 {}} {259 0 0-2842 {}}} SUCCS {{259 0 0-2844 {}}} CYCLES {}}
set a(0-2844) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2435 XREFS 77456 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-2838 {}} {258 0 0-2841 {}} {259 0 0-2843 {}}} SUCCS {{259 0 0-2845 {}}} CYCLES {}}
set a(0-2845) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-2435 XREFS 77457 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-2838 {}} {259 0 0-2844 {}}} SUCCS {{259 0 0-2846 {}} {258 0 0-2848 {}} {258 0 0-2854 {}}} CYCLES {}}
set a(0-2846) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-2435 XREFS 77458 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-2838 {}} {259 0 0-2845 {}}} SUCCS {{259 0 0-2847 {}}} CYCLES {}}
set a(0-2847) {NAME aif#47:asel TYPE SELECT PAR 0-2435 XREFS 77459 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-2838 {}} {259 0 0-2846 {}}} SUCCS {{146 0 0-2848 {}} {146 0 0-2849 {}} {146 0 0-2850 {}} {146 0 0-2851 {}} {146 0 0-2852 {}} {146 0 0-2853 {}}} CYCLES {}}
set a(0-2848) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-2435 XREFS 77460 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-2847 {}} {258 0 0-2845 {}}} SUCCS {{259 0 0-2849 {}}} CYCLES {}}
set a(0-2849) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-2435 XREFS 77461 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-2847 {}} {259 0 0-2848 {}}} SUCCS {{259 0 0-2850 {}}} CYCLES {}}
set a(0-2850) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-2435 XREFS 77462 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-2847 {}} {259 0 0-2849 {}}} SUCCS {{259 0 0-2851 {}}} CYCLES {}}
set a(0-2851) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77463 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-2847 {}} {259 0 0-2850 {}}} SUCCS {{259 0 0-2852 {}}} CYCLES {}}
set a(0-2852) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-2435 XREFS 77464 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2847 {}} {259 0 0-2851 {}}} SUCCS {{259 0 0-2853 {}}} CYCLES {}}
set a(0-2853) {NAME if#16:not#1 TYPE NOT PAR 0-2435 XREFS 77465 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2847 {}} {259 0 0-2852 {}}} SUCCS {{258 0 0-2856 {}}} CYCLES {}}
set a(0-2854) {NAME aif#47:slc TYPE READSLICE PAR 0-2435 XREFS 77466 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-2845 {}}} SUCCS {{259 0 0-2855 {}}} CYCLES {}}
set a(0-2855) {NAME if#16:not#3 TYPE NOT PAR 0-2435 XREFS 77467 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-2854 {}}} SUCCS {{259 0 0-2856 {}}} CYCLES {}}
set a(0-2856) {NAME if#16:and#2 TYPE AND PAR 0-2435 XREFS 77468 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-2837 {}} {258 0 0-2853 {}} {258 0 0-2441 {}} {259 0 0-2855 {}}} SUCCS {{258 0 0-3025 {}} {258 0 0-3030 {}} {258 0 0-3038 {}}} CYCLES {}}
set a(0-2857) {NAME volume_current:not TYPE NOT PAR 0-2435 XREFS 77469 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.44154004999999996} PREDS {{258 0 0-2745 {}}} SUCCS {{259 0 0-2858 {}}} CYCLES {}}
set a(0-2858) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME acc#8 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2435 XREFS 77470 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 1 0.7972837313734282 2 0.5270659313734283} PREDS {{259 0 0-2857 {}}} SUCCS {{259 0 0-2859 {}} {258 0 0-2861 {}} {258 0 0-2864 {}} {258 0 0-2868 {}} {258 0 0-2883 {}} {258 0 0-2890 {}} {258 0 0-2892 {}} {258 0 0-2898 {}} {258 0 0-2899 {}} {258 0 0-2900 {}} {258 0 0-2906 {}}} CYCLES {}}
set a(0-2859) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-2435 XREFS 77471 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{259 0 0-2858 {}}} SUCCS {{259 0 0-2860 {}}} CYCLES {}}
set a(0-2860) {NAME volume_current:conc#20 TYPE CONCATENATE PAR 0-2435 XREFS 77472 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{259 0 0-2859 {}}} SUCCS {{258 0 0-2866 {}}} CYCLES {}}
set a(0-2861) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-2435 XREFS 77473 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{258 0 0-2858 {}}} SUCCS {{259 0 0-2862 {}}} CYCLES {}}
set a(0-2862) {NAME volume_current:not#1 TYPE NOT PAR 0-2435 XREFS 77474 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{259 0 0-2861 {}}} SUCCS {{259 0 0-2863 {}}} CYCLES {}}
set a(0-2863) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-2435 XREFS 77475 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{259 0 0-2862 {}}} SUCCS {{258 0 0-2865 {}}} CYCLES {}}
set a(0-2864) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-2435 XREFS 77476 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{258 0 0-2858 {}}} SUCCS {{259 0 0-2865 {}}} CYCLES {}}
set a(0-2865) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-2435 XREFS 77477 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{258 0 0-2863 {}} {259 0 0-2864 {}}} SUCCS {{259 0 0-2866 {}}} CYCLES {}}
set a(0-2866) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2435 XREFS 77478 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 1 0.845728359496936 2 0.5755105594969361} PREDS {{258 0 0-2860 {}} {259 0 0-2865 {}}} SUCCS {{259 0 0-2867 {}}} CYCLES {}}
set a(0-2867) {NAME volume_current:slc TYPE READSLICE PAR 0-2435 XREFS 77479 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 2 0.5755106} PREDS {{259 0 0-2866 {}}} SUCCS {{258 0 0-2870 {}}} CYCLES {}}
set a(0-2868) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-2435 XREFS 77480 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.5755106} PREDS {{258 0 0-2858 {}}} SUCCS {{259 0 0-2869 {}}} CYCLES {}}
set a(0-2869) {NAME volume_current:conc TYPE CONCATENATE PAR 0-2435 XREFS 77481 LOC {1 0.780615575 1 0.8457283999999999 1 0.8457283999999999 2 0.5755106} PREDS {{259 0 0-2868 {}}} SUCCS {{259 0 0-2870 {}}} CYCLES {}}
set a(0-2870) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2435 XREFS 77482 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 1 0.8941729844969359 2 0.623955184496936} PREDS {{258 0 0-2867 {}} {259 0 0-2869 {}}} SUCCS {{259 0 0-2871 {}} {258 0 0-2874 {}} {258 0 0-2876 {}} {258 0 0-2878 {}} {258 0 0-2880 {}}} CYCLES {}}
set a(0-2871) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-2435 XREFS 77483 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.623955225} PREDS {{259 0 0-2870 {}}} SUCCS {{259 0 0-2872 {}}} CYCLES {}}
set a(0-2872) {NAME volume_current:not#2 TYPE NOT PAR 0-2435 XREFS 77484 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.623955225} PREDS {{259 0 0-2871 {}}} SUCCS {{259 0 0-2873 {}}} CYCLES {}}
set a(0-2873) {NAME volume_current:xor TYPE XOR PAR 0-2435 XREFS 77485 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.623955225} PREDS {{259 0 0-2872 {}}} SUCCS {{258 0 0-2875 {}}} CYCLES {}}
set a(0-2874) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-2435 XREFS 77486 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.623955225} PREDS {{258 0 0-2870 {}}} SUCCS {{259 0 0-2875 {}}} CYCLES {}}
set a(0-2875) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#4 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-2435 XREFS 77487 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 1 0.91562873625 2 0.64541093625} PREDS {{258 0 0-2873 {}} {259 0 0-2874 {}}} SUCCS {{258 0 0-2877 {}}} CYCLES {}}
set a(0-2876) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-2435 XREFS 77488 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.645410975} PREDS {{258 0 0-2870 {}}} SUCCS {{259 0 0-2877 {}}} CYCLES {}}
set a(0-2877) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-2435 XREFS 77489 LOC {1 0.8989605749999999 1 0.915628775 1 0.915628775 1 0.9592168898622738 2 0.6889990898622739} PREDS {{258 0 0-2875 {}} {259 0 0-2876 {}}} SUCCS {{258 0 0-2882 {}} {258 0 0-2893 {}} {258 0 0-2895 {}} {258 0 0-2896 {}} {258 0 0-2897 {}}} CYCLES {}}
set a(0-2878) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-2435 XREFS 77490 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.68899915} PREDS {{258 0 0-2870 {}}} SUCCS {{259 0 0-2879 {}}} CYCLES {}}
set a(0-2879) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-2435 XREFS 77491 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{259 0 0-2878 {}}} SUCCS {{258 0 0-2887 {}}} CYCLES {}}
set a(0-2880) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-2435 XREFS 77492 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.68899915} PREDS {{258 0 0-2870 {}}} SUCCS {{259 0 0-2881 {}}} CYCLES {}}
set a(0-2881) {NAME volume_current:not#5 TYPE NOT PAR 0-2435 XREFS 77493 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{259 0 0-2880 {}}} SUCCS {{258 0 0-2886 {}}} CYCLES {}}
set a(0-2882) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-2435 XREFS 77494 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{258 0 0-2877 {}}} SUCCS {{258 0 0-2885 {}}} CYCLES {}}
set a(0-2883) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-2435 XREFS 77495 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.68899915} PREDS {{258 0 0-2858 {}}} SUCCS {{259 0 0-2884 {}}} CYCLES {}}
set a(0-2884) {NAME volume_current:not#3 TYPE NOT PAR 0-2435 XREFS 77496 LOC {1 0.780615575 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{259 0 0-2883 {}}} SUCCS {{259 0 0-2885 {}}} CYCLES {}}
set a(0-2885) {NAME volume_current:nand TYPE NAND PAR 0-2435 XREFS 77497 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{258 0 0-2882 {}} {259 0 0-2884 {}}} SUCCS {{259 0 0-2886 {}}} CYCLES {}}
set a(0-2886) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-2435 XREFS 77498 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{258 0 0-2881 {}} {259 0 0-2885 {}}} SUCCS {{259 0 0-2887 {}}} CYCLES {}}
set a(0-2887) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-2435 XREFS 77499 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 1 0.9999999600894752 2 0.7297821600894753} PREDS {{258 0 0-2879 {}} {259 0 0-2886 {}}} SUCCS {{259 0 0-2888 {}}} CYCLES {}}
set a(0-2888) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-2435 XREFS 77500 LOC {1 0.9833318 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{259 0 0-2887 {}}} SUCCS {{259 0 0-2889 {}}} CYCLES {}}
set a(0-2889) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-2435 XREFS 77501 LOC {1 0.9833318 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{259 0 0-2888 {}}} SUCCS {{258 0 0-2904 {}}} CYCLES {}}
set a(0-2890) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-2435 XREFS 77502 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.7297821999999999} PREDS {{258 0 0-2858 {}}} SUCCS {{259 0 0-2891 {}}} CYCLES {}}
set a(0-2891) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-2435 XREFS 77503 LOC {1 0.780615575 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{259 0 0-2890 {}}} SUCCS {{258 0 0-2903 {}}} CYCLES {}}
set a(0-2892) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-2435 XREFS 77504 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.7297821999999999} PREDS {{258 0 0-2858 {}}} SUCCS {{258 0 0-2902 {}}} CYCLES {}}
set a(0-2893) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-2435 XREFS 77505 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-2877 {}}} SUCCS {{259 0 0-2894 {}}} CYCLES {}}
set a(0-2894) {NAME volume_current:not#4 TYPE NOT PAR 0-2435 XREFS 77506 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{259 0 0-2893 {}}} SUCCS {{258 0 0-2902 {}}} CYCLES {}}
set a(0-2895) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-2435 XREFS 77507 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-2877 {}}} SUCCS {{258 0 0-2901 {}}} CYCLES {}}
set a(0-2896) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-2435 XREFS 77508 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-2877 {}}} SUCCS {{258 0 0-2901 {}}} CYCLES {}}
set a(0-2897) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-2435 XREFS 77509 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-2877 {}}} SUCCS {{258 0 0-2901 {}}} CYCLES {}}
set a(0-2898) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-2435 XREFS 77510 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.7297821999999999} PREDS {{258 0 0-2858 {}}} SUCCS {{258 0 0-2901 {}}} CYCLES {}}
set a(0-2899) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-2435 XREFS 77511 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.7297821999999999} PREDS {{258 0 0-2858 {}}} SUCCS {{258 0 0-2901 {}}} CYCLES {}}
set a(0-2900) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-2435 XREFS 77512 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.7297821999999999} PREDS {{258 0 0-2858 {}}} SUCCS {{259 0 0-2901 {}}} CYCLES {}}
set a(0-2901) {NAME volume_current:or TYPE OR PAR 0-2435 XREFS 77513 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-2899 {}} {258 0 0-2898 {}} {258 0 0-2897 {}} {258 0 0-2896 {}} {258 0 0-2895 {}} {259 0 0-2900 {}}} SUCCS {{259 0 0-2902 {}}} CYCLES {}}
set a(0-2902) {NAME and#1 TYPE AND PAR 0-2435 XREFS 77514 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-2894 {}} {258 0 0-2892 {}} {259 0 0-2901 {}}} SUCCS {{259 0 0-2903 {}}} CYCLES {}}
set a(0-2903) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-2435 XREFS 77515 LOC {1 0.9425487499999999 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{258 0 0-2891 {}} {259 0 0-2902 {}}} SUCCS {{259 0 0-2904 {}}} CYCLES {}}
set a(0-2904) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-2435 XREFS 77516 LOC {2 0.0 2 0.7297821999999999 2 0.7297821999999999 2 0.7671832020708271 2 0.7671832020708271} PREDS {{258 0 0-2889 {}} {259 0 0-2903 {}}} SUCCS {{259 0 0-2905 {}}} CYCLES {}}
set a(0-2905) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-2435 XREFS 77517 LOC {2 0.03740105 2 0.76718325 2 0.76718325 2 0.76718325} PREDS {{259 0 0-2904 {}}} SUCCS {{258 0 0-2907 {}}} CYCLES {}}
set a(0-2906) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-2435 XREFS 77518 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.76718325} PREDS {{258 0 0-2858 {}}} SUCCS {{259 0 0-2907 {}}} CYCLES {}}
set a(0-2907) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 1 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-2435 XREFS 77519 LOC {2 0.03740105 2 0.76718325 2 0.76718325 2 0.8207069149089293 2 0.8207069149089293} PREDS {{258 0 0-2905 {}} {259 0 0-2906 {}}} SUCCS {{259 0 0-2908 {}} {258 0 0-2925 {}}} CYCLES {}}
set a(0-2908) {NAME if#17:conc TYPE CONCATENATE PAR 0-2435 XREFS 77520 LOC {2 0.090924775 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-2907 {}}} SUCCS {{258 0 0-2912 {}}} CYCLES {}}
set a(0-2909) {NAME if#17:asn TYPE ASSIGN PAR 0-2435 XREFS 77521 LOC {1 0.2702178 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{262 0 0-3053 {}}} SUCCS {{259 0 0-2910 {}} {256 0 0-3053 {}}} CYCLES {}}
set a(0-2910) {NAME not#9 TYPE NOT PAR 0-2435 XREFS 77522 LOC {1 0.2702178 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-2909 {}}} SUCCS {{259 0 0-2911 {}}} CYCLES {}}
set a(0-2911) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-2435 XREFS 77523 LOC {1 0.2702178 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-2910 {}}} SUCCS {{259 0 0-2912 {}}} CYCLES {}}
set a(0-2912) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-2435 XREFS 77524 LOC {2 0.090924775 2 0.820706975 2 0.820706975 2 0.8843571907468815 2 0.8843571907468815} PREDS {{258 0 0-2908 {}} {259 0 0-2911 {}}} SUCCS {{259 0 0-2913 {}}} CYCLES {}}
set a(0-2913) {NAME if#17:slc TYPE READSLICE PAR 0-2435 XREFS 77525 LOC {2 0.15457505 2 0.88435725 2 0.88435725 2 0.88435725} PREDS {{259 0 0-2912 {}}} SUCCS {{259 0 0-2914 {}} {258 0 0-2917 {}}} CYCLES {}}
set a(0-2914) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,2,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME acc#11 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2435 XREFS 77526 LOC {2 0.15457505 2 0.88435725 2 0.88435725 2 0.933351175547025 2 0.933351175547025} PREDS {{259 0 0-2913 {}}} SUCCS {{259 0 0-2915 {}}} CYCLES {}}
set a(0-2915) {NAME slc#8 TYPE READSLICE PAR 0-2435 XREFS 77527 LOC {2 0.203569025 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{259 0 0-2914 {}}} SUCCS {{259 0 0-2916 {}} {258 0 0-2923 {}}} CYCLES {}}
set a(0-2916) {NAME asel#51 TYPE SELECT PAR 0-2435 XREFS 77528 LOC {2 0.203569025 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{259 0 0-2915 {}}} SUCCS {{146 0 0-2917 {}} {146 0 0-2918 {}} {146 0 0-2919 {}} {146 0 0-2920 {}} {146 0 0-2921 {}}} CYCLES {}}
set a(0-2917) {NAME if#17:slc(acc#12.cse) TYPE READSLICE PAR 0-2435 XREFS 77529 LOC {2 0.203569025 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{146 0 0-2916 {}} {258 0 0-2913 {}}} SUCCS {{259 0 0-2918 {}}} CYCLES {}}
set a(0-2918) {NAME aif#51:not#1 TYPE NOT PAR 0-2435 XREFS 77530 LOC {2 0.203569025 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{146 0 0-2916 {}} {259 0 0-2917 {}}} SUCCS {{259 0 0-2919 {}}} CYCLES {}}
set a(0-2919) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-2435 XREFS 77531 LOC {2 0.203569025 2 0.933351225 2 0.933351225 2 0.9769393398622739 2 0.9769393398622739} PREDS {{146 0 0-2916 {}} {259 0 0-2918 {}}} SUCCS {{259 0 0-2920 {}}} CYCLES {}}
set a(0-2920) {NAME aif#51:slc TYPE READSLICE PAR 0-2435 XREFS 77532 LOC {2 0.2471572 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-2916 {}} {259 0 0-2919 {}}} SUCCS {{259 0 0-2921 {}}} CYCLES {}}
set a(0-2921) {NAME if#17:not TYPE NOT PAR 0-2435 XREFS 77533 LOC {2 0.2471572 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-2916 {}} {259 0 0-2920 {}}} SUCCS {{258 0 0-2924 {}}} CYCLES {}}
set a(0-2922) {NAME asn#298 TYPE ASSIGN PAR 0-2435 XREFS 77534 LOC {1 0.2702178 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-3053 {}}} SUCCS {{258 0 0-2925 {}} {256 0 0-3053 {}}} CYCLES {}}
set a(0-2923) {NAME if#17:not#1 TYPE NOT PAR 0-2435 XREFS 77535 LOC {2 0.203569025 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-2915 {}}} SUCCS {{259 0 0-2924 {}}} CYCLES {}}
set a(0-2924) {NAME if#17:and TYPE AND PAR 0-2435 XREFS 77536 LOC {2 0.2471572 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-2921 {}} {258 0 0-2440 {}} {259 0 0-2923 {}}} SUCCS {{259 0 0-2925 {}}} CYCLES {}}
set a(0-2925) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2435 XREFS 77537 LOC {2 0.2471572 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-2922 {}} {258 0 0-2907 {}} {259 0 0-2924 {}}} SUCCS {{259 0 0-2926 {}} {258 0 0-3053 {}}} CYCLES {}}
set a(0-2926) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-2435 XREFS 77538 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-2926 {}} {80 0 0-3043 {}} {259 0 0-2925 {}}} SUCCS {{260 0 0-2926 {}} {80 0 0-3043 {}}} CYCLES {}}
set a(0-2927) {NAME osel#2 TYPE SELECT PAR 0-2435 XREFS 77539 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-2629 {}}} SUCCS {{146 0 0-2928 {}} {146 0 0-2929 {}} {146 0 0-2930 {}} {146 0 0-2931 {}} {146 0 0-2932 {}} {146 0 0-2933 {}} {146 0 0-2934 {}} {146 0 0-2935 {}} {146 0 0-2936 {}} {146 0 0-2937 {}} {146 0 0-2938 {}} {146 0 0-2939 {}} {146 0 0-2940 {}} {146 0 0-2941 {}} {146 0 0-2942 {}} {146 0 0-2943 {}} {146 0 0-2944 {}} {146 0 0-2945 {}} {146 0 0-2946 {}} {146 0 0-2947 {}} {146 0 0-2948 {}} {146 0 0-2949 {}}} CYCLES {}}
set a(0-2928) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77540 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}}} SUCCS {{259 0 0-2929 {}}} CYCLES {}}
set a(0-2929) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-2435 XREFS 77541 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {259 0 0-2928 {}}} SUCCS {{258 0 0-2949 {}}} CYCLES {}}
set a(0-2930) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77542 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}}} SUCCS {{259 0 0-2931 {}}} CYCLES {}}
set a(0-2931) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-2435 XREFS 77543 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {259 0 0-2930 {}}} SUCCS {{258 0 0-2949 {}}} CYCLES {}}
set a(0-2932) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77544 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}}} SUCCS {{259 0 0-2933 {}}} CYCLES {}}
set a(0-2933) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-2435 XREFS 77545 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {259 0 0-2932 {}}} SUCCS {{258 0 0-2949 {}}} CYCLES {}}
set a(0-2934) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77546 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}}} SUCCS {{259 0 0-2935 {}}} CYCLES {}}
set a(0-2935) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-2435 XREFS 77547 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {259 0 0-2934 {}}} SUCCS {{258 0 0-2949 {}}} CYCLES {}}
set a(0-2936) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77548 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}}} SUCCS {{259 0 0-2937 {}}} CYCLES {}}
set a(0-2937) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-2435 XREFS 77549 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {259 0 0-2936 {}}} SUCCS {{258 0 0-2948 {}}} CYCLES {}}
set a(0-2938) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77550 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}}} SUCCS {{259 0 0-2939 {}}} CYCLES {}}
set a(0-2939) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-2435 XREFS 77551 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {259 0 0-2938 {}}} SUCCS {{258 0 0-2948 {}}} CYCLES {}}
set a(0-2940) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77552 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}}} SUCCS {{259 0 0-2941 {}}} CYCLES {}}
set a(0-2941) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-2435 XREFS 77553 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {259 0 0-2940 {}}} SUCCS {{258 0 0-2948 {}}} CYCLES {}}
set a(0-2942) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77554 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}}} SUCCS {{259 0 0-2943 {}}} CYCLES {}}
set a(0-2943) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-2435 XREFS 77555 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {259 0 0-2942 {}}} SUCCS {{258 0 0-2948 {}}} CYCLES {}}
set a(0-2944) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77556 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}}} SUCCS {{259 0 0-2945 {}}} CYCLES {}}
set a(0-2945) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-2435 XREFS 77557 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {259 0 0-2944 {}}} SUCCS {{258 0 0-2948 {}}} CYCLES {}}
set a(0-2946) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77558 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}}} SUCCS {{259 0 0-2947 {}}} CYCLES {}}
set a(0-2947) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-2435 XREFS 77559 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {259 0 0-2946 {}}} SUCCS {{259 0 0-2948 {}}} CYCLES {}}
set a(0-2948) {NAME oelse#2:nor TYPE NOR PAR 0-2435 XREFS 77560 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {258 0 0-2945 {}} {258 0 0-2943 {}} {258 0 0-2941 {}} {258 0 0-2939 {}} {258 0 0-2937 {}} {259 0 0-2947 {}}} SUCCS {{259 0 0-2949 {}}} CYCLES {}}
set a(0-2949) {NAME oelse#2:and TYPE AND PAR 0-2435 XREFS 77561 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2927 {}} {258 0 0-2935 {}} {258 0 0-2933 {}} {258 0 0-2931 {}} {258 0 0-2929 {}} {259 0 0-2948 {}}} SUCCS {{259 0 0-2950 {}}} CYCLES {}}
set a(0-2950) {NAME if#18:or TYPE OR PAR 0-2435 XREFS 77562 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-2629 {}} {258 0 0-2439 {}} {259 0 0-2949 {}}} SUCCS {{259 0 0-2951 {}} {258 0 0-2974 {}}} CYCLES {}}
set a(0-2951) {NAME osel#3 TYPE SELECT PAR 0-2435 XREFS 77563 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-2950 {}}} SUCCS {{146 0 0-2952 {}} {146 0 0-2953 {}} {146 0 0-2954 {}} {146 0 0-2955 {}} {146 0 0-2956 {}} {146 0 0-2957 {}} {146 0 0-2958 {}} {146 0 0-2959 {}} {146 0 0-2960 {}} {146 0 0-2961 {}} {146 0 0-2962 {}} {146 0 0-2963 {}} {146 0 0-2964 {}} {146 0 0-2965 {}} {146 0 0-2966 {}} {146 0 0-2967 {}} {146 0 0-2968 {}} {146 0 0-2969 {}} {146 0 0-2970 {}} {146 0 0-2971 {}} {146 0 0-2972 {}} {146 0 0-2973 {}}} CYCLES {}}
set a(0-2952) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77564 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}}} SUCCS {{259 0 0-2953 {}}} CYCLES {}}
set a(0-2953) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-2435 XREFS 77565 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {259 0 0-2952 {}}} SUCCS {{258 0 0-2973 {}}} CYCLES {}}
set a(0-2954) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77566 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}}} SUCCS {{259 0 0-2955 {}}} CYCLES {}}
set a(0-2955) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-2435 XREFS 77567 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {259 0 0-2954 {}}} SUCCS {{258 0 0-2973 {}}} CYCLES {}}
set a(0-2956) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77568 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}}} SUCCS {{259 0 0-2957 {}}} CYCLES {}}
set a(0-2957) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-2435 XREFS 77569 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {259 0 0-2956 {}}} SUCCS {{258 0 0-2973 {}}} CYCLES {}}
set a(0-2958) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77570 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}}} SUCCS {{259 0 0-2959 {}}} CYCLES {}}
set a(0-2959) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-2435 XREFS 77571 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {259 0 0-2958 {}}} SUCCS {{258 0 0-2973 {}}} CYCLES {}}
set a(0-2960) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77572 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}}} SUCCS {{259 0 0-2961 {}}} CYCLES {}}
set a(0-2961) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-2435 XREFS 77573 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {259 0 0-2960 {}}} SUCCS {{258 0 0-2972 {}}} CYCLES {}}
set a(0-2962) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77574 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}}} SUCCS {{259 0 0-2963 {}}} CYCLES {}}
set a(0-2963) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-2435 XREFS 77575 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {259 0 0-2962 {}}} SUCCS {{258 0 0-2972 {}}} CYCLES {}}
set a(0-2964) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77576 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}}} SUCCS {{259 0 0-2965 {}}} CYCLES {}}
set a(0-2965) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-2435 XREFS 77577 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {259 0 0-2964 {}}} SUCCS {{258 0 0-2972 {}}} CYCLES {}}
set a(0-2966) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77578 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}}} SUCCS {{259 0 0-2967 {}}} CYCLES {}}
set a(0-2967) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-2435 XREFS 77579 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {259 0 0-2966 {}}} SUCCS {{258 0 0-2972 {}}} CYCLES {}}
set a(0-2968) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77580 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}}} SUCCS {{259 0 0-2969 {}}} CYCLES {}}
set a(0-2969) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-2435 XREFS 77581 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {259 0 0-2968 {}}} SUCCS {{258 0 0-2972 {}}} CYCLES {}}
set a(0-2970) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77582 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}}} SUCCS {{259 0 0-2971 {}}} CYCLES {}}
set a(0-2971) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-2435 XREFS 77583 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {259 0 0-2970 {}}} SUCCS {{259 0 0-2972 {}}} CYCLES {}}
set a(0-2972) {NAME oelse#3:nor TYPE NOR PAR 0-2435 XREFS 77584 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {258 0 0-2969 {}} {258 0 0-2967 {}} {258 0 0-2965 {}} {258 0 0-2963 {}} {258 0 0-2961 {}} {259 0 0-2971 {}}} SUCCS {{259 0 0-2973 {}}} CYCLES {}}
set a(0-2973) {NAME oelse#3:and TYPE AND PAR 0-2435 XREFS 77585 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2951 {}} {258 0 0-2959 {}} {258 0 0-2957 {}} {258 0 0-2955 {}} {258 0 0-2953 {}} {259 0 0-2972 {}}} SUCCS {{259 0 0-2974 {}}} CYCLES {}}
set a(0-2974) {NAME if#18:or#1 TYPE OR PAR 0-2435 XREFS 77586 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-2950 {}} {258 0 0-2438 {}} {259 0 0-2973 {}}} SUCCS {{259 0 0-2975 {}} {258 0 0-2998 {}}} CYCLES {}}
set a(0-2975) {NAME osel#4 TYPE SELECT PAR 0-2435 XREFS 77587 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-2974 {}}} SUCCS {{146 0 0-2976 {}} {146 0 0-2977 {}} {146 0 0-2978 {}} {146 0 0-2979 {}} {146 0 0-2980 {}} {146 0 0-2981 {}} {146 0 0-2982 {}} {146 0 0-2983 {}} {146 0 0-2984 {}} {146 0 0-2985 {}} {146 0 0-2986 {}} {146 0 0-2987 {}} {146 0 0-2988 {}} {146 0 0-2989 {}} {146 0 0-2990 {}} {146 0 0-2991 {}} {146 0 0-2992 {}} {146 0 0-2993 {}} {146 0 0-2994 {}} {146 0 0-2995 {}} {146 0 0-2996 {}} {146 0 0-2997 {}}} CYCLES {}}
set a(0-2976) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77588 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}}} SUCCS {{259 0 0-2977 {}}} CYCLES {}}
set a(0-2977) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-2435 XREFS 77589 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {259 0 0-2976 {}}} SUCCS {{258 0 0-2997 {}}} CYCLES {}}
set a(0-2978) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77590 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}}} SUCCS {{259 0 0-2979 {}}} CYCLES {}}
set a(0-2979) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-2435 XREFS 77591 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {259 0 0-2978 {}}} SUCCS {{258 0 0-2997 {}}} CYCLES {}}
set a(0-2980) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77592 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}}} SUCCS {{259 0 0-2981 {}}} CYCLES {}}
set a(0-2981) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-2435 XREFS 77593 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {259 0 0-2980 {}}} SUCCS {{258 0 0-2997 {}}} CYCLES {}}
set a(0-2982) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77594 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}}} SUCCS {{259 0 0-2983 {}}} CYCLES {}}
set a(0-2983) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-2435 XREFS 77595 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {259 0 0-2982 {}}} SUCCS {{258 0 0-2997 {}}} CYCLES {}}
set a(0-2984) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77596 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}}} SUCCS {{259 0 0-2985 {}}} CYCLES {}}
set a(0-2985) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-2435 XREFS 77597 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {259 0 0-2984 {}}} SUCCS {{258 0 0-2996 {}}} CYCLES {}}
set a(0-2986) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77598 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}}} SUCCS {{259 0 0-2987 {}}} CYCLES {}}
set a(0-2987) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-2435 XREFS 77599 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {259 0 0-2986 {}}} SUCCS {{258 0 0-2996 {}}} CYCLES {}}
set a(0-2988) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77600 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}}} SUCCS {{259 0 0-2989 {}}} CYCLES {}}
set a(0-2989) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-2435 XREFS 77601 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {259 0 0-2988 {}}} SUCCS {{258 0 0-2996 {}}} CYCLES {}}
set a(0-2990) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77602 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}}} SUCCS {{259 0 0-2991 {}}} CYCLES {}}
set a(0-2991) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-2435 XREFS 77603 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {259 0 0-2990 {}}} SUCCS {{258 0 0-2996 {}}} CYCLES {}}
set a(0-2992) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77604 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}}} SUCCS {{259 0 0-2993 {}}} CYCLES {}}
set a(0-2993) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-2435 XREFS 77605 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {259 0 0-2992 {}}} SUCCS {{258 0 0-2996 {}}} CYCLES {}}
set a(0-2994) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77606 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}}} SUCCS {{259 0 0-2995 {}}} CYCLES {}}
set a(0-2995) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-2435 XREFS 77607 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {259 0 0-2994 {}}} SUCCS {{259 0 0-2996 {}}} CYCLES {}}
set a(0-2996) {NAME oelse#4:nor TYPE NOR PAR 0-2435 XREFS 77608 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {258 0 0-2993 {}} {258 0 0-2991 {}} {258 0 0-2989 {}} {258 0 0-2987 {}} {258 0 0-2985 {}} {259 0 0-2995 {}}} SUCCS {{259 0 0-2997 {}}} CYCLES {}}
set a(0-2997) {NAME oelse#4:and TYPE AND PAR 0-2435 XREFS 77609 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-2975 {}} {258 0 0-2983 {}} {258 0 0-2981 {}} {258 0 0-2979 {}} {258 0 0-2977 {}} {259 0 0-2996 {}}} SUCCS {{259 0 0-2998 {}}} CYCLES {}}
set a(0-2998) {NAME if#18:or#2 TYPE OR PAR 0-2435 XREFS 77610 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-2974 {}} {258 0 0-2437 {}} {259 0 0-2997 {}}} SUCCS {{259 0 0-2999 {}} {258 0 0-3022 {}}} CYCLES {}}
set a(0-2999) {NAME osel#5 TYPE SELECT PAR 0-2435 XREFS 77611 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-2998 {}}} SUCCS {{146 0 0-3000 {}} {146 0 0-3001 {}} {146 0 0-3002 {}} {146 0 0-3003 {}} {146 0 0-3004 {}} {146 0 0-3005 {}} {146 0 0-3006 {}} {146 0 0-3007 {}} {146 0 0-3008 {}} {146 0 0-3009 {}} {146 0 0-3010 {}} {146 0 0-3011 {}} {146 0 0-3012 {}} {146 0 0-3013 {}} {146 0 0-3014 {}} {146 0 0-3015 {}} {146 0 0-3016 {}} {146 0 0-3017 {}} {146 0 0-3018 {}} {146 0 0-3019 {}} {146 0 0-3020 {}} {146 0 0-3021 {}}} CYCLES {}}
set a(0-3000) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77612 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}}} SUCCS {{259 0 0-3001 {}}} CYCLES {}}
set a(0-3001) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-2435 XREFS 77613 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {259 0 0-3000 {}}} SUCCS {{258 0 0-3021 {}}} CYCLES {}}
set a(0-3002) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77614 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}}} SUCCS {{259 0 0-3003 {}}} CYCLES {}}
set a(0-3003) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-2435 XREFS 77615 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {259 0 0-3002 {}}} SUCCS {{258 0 0-3021 {}}} CYCLES {}}
set a(0-3004) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77616 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}}} SUCCS {{259 0 0-3005 {}}} CYCLES {}}
set a(0-3005) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-2435 XREFS 77617 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {259 0 0-3004 {}}} SUCCS {{258 0 0-3021 {}}} CYCLES {}}
set a(0-3006) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77618 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}}} SUCCS {{259 0 0-3007 {}}} CYCLES {}}
set a(0-3007) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-2435 XREFS 77619 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {259 0 0-3006 {}}} SUCCS {{258 0 0-3021 {}}} CYCLES {}}
set a(0-3008) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77620 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}}} SUCCS {{259 0 0-3009 {}}} CYCLES {}}
set a(0-3009) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-2435 XREFS 77621 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {259 0 0-3008 {}}} SUCCS {{258 0 0-3020 {}}} CYCLES {}}
set a(0-3010) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77622 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}}} SUCCS {{259 0 0-3011 {}}} CYCLES {}}
set a(0-3011) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-2435 XREFS 77623 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {259 0 0-3010 {}}} SUCCS {{258 0 0-3020 {}}} CYCLES {}}
set a(0-3012) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77624 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}}} SUCCS {{259 0 0-3013 {}}} CYCLES {}}
set a(0-3013) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-2435 XREFS 77625 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {259 0 0-3012 {}}} SUCCS {{258 0 0-3020 {}}} CYCLES {}}
set a(0-3014) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77626 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}}} SUCCS {{259 0 0-3015 {}}} CYCLES {}}
set a(0-3015) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-2435 XREFS 77627 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {259 0 0-3014 {}}} SUCCS {{258 0 0-3020 {}}} CYCLES {}}
set a(0-3016) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77628 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}}} SUCCS {{259 0 0-3017 {}}} CYCLES {}}
set a(0-3017) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-2435 XREFS 77629 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {259 0 0-3016 {}}} SUCCS {{258 0 0-3020 {}}} CYCLES {}}
set a(0-3018) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77630 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}}} SUCCS {{259 0 0-3019 {}}} CYCLES {}}
set a(0-3019) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-2435 XREFS 77631 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {259 0 0-3018 {}}} SUCCS {{259 0 0-3020 {}}} CYCLES {}}
set a(0-3020) {NAME oelse#5:nor TYPE NOR PAR 0-2435 XREFS 77632 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {258 0 0-3017 {}} {258 0 0-3015 {}} {258 0 0-3013 {}} {258 0 0-3011 {}} {258 0 0-3009 {}} {259 0 0-3019 {}}} SUCCS {{259 0 0-3021 {}}} CYCLES {}}
set a(0-3021) {NAME oelse#5:and TYPE AND PAR 0-2435 XREFS 77633 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-2999 {}} {258 0 0-3007 {}} {258 0 0-3005 {}} {258 0 0-3003 {}} {258 0 0-3001 {}} {259 0 0-3020 {}}} SUCCS {{259 0 0-3022 {}}} CYCLES {}}
set a(0-3022) {NAME if#18:or#3 TYPE OR PAR 0-2435 XREFS 77634 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-2998 {}} {258 0 0-2436 {}} {259 0 0-3021 {}}} SUCCS {{258 0 0-3026 {}} {258 0 0-3032 {}} {258 0 0-3040 {}}} CYCLES {}}
set a(0-3023) {NAME exs#4 TYPE SIGNEXTEND PAR 0-2435 XREFS 77635 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-2826 {}}} SUCCS {{259 0 0-3024 {}}} CYCLES {}}
set a(0-3024) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2435 XREFS 77636 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-2488 {}} {259 0 0-3023 {}}} SUCCS {{258 0 0-3027 {}}} CYCLES {}}
set a(0-3025) {NAME exs#7 TYPE SIGNEXTEND PAR 0-2435 XREFS 77637 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-2856 {}}} SUCCS {{258 0 0-3027 {}}} CYCLES {}}
set a(0-3026) {NAME exs#10 TYPE SIGNEXTEND PAR 0-2435 XREFS 77638 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-3022 {}}} SUCCS {{259 0 0-3027 {}}} CYCLES {}}
set a(0-3027) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-2435 XREFS 77639 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-3025 {}} {258 0 0-3024 {}} {259 0 0-3026 {}}} SUCCS {{258 0 0-3042 {}}} CYCLES {}}
set a(0-3028) {NAME not#39 TYPE NOT PAR 0-2435 XREFS 77640 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-2826 {}}} SUCCS {{259 0 0-3029 {}}} CYCLES {}}
set a(0-3029) {NAME exs#5 TYPE SIGNEXTEND PAR 0-2435 XREFS 77641 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-3028 {}}} SUCCS {{258 0 0-3034 {}}} CYCLES {}}
set a(0-3030) {NAME not#41 TYPE NOT PAR 0-2435 XREFS 77642 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-2856 {}}} SUCCS {{259 0 0-3031 {}}} CYCLES {}}
set a(0-3031) {NAME exs#8 TYPE SIGNEXTEND PAR 0-2435 XREFS 77643 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-3030 {}}} SUCCS {{258 0 0-3034 {}}} CYCLES {}}
set a(0-3032) {NAME not#43 TYPE NOT PAR 0-2435 XREFS 77644 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-3022 {}}} SUCCS {{259 0 0-3033 {}}} CYCLES {}}
set a(0-3033) {NAME exs#11 TYPE SIGNEXTEND PAR 0-2435 XREFS 77645 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-3032 {}}} SUCCS {{259 0 0-3034 {}}} CYCLES {}}
set a(0-3034) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#12 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-2435 XREFS 77646 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-3031 {}} {258 0 0-3029 {}} {258 0 0-2520 {}} {259 0 0-3033 {}}} SUCCS {{258 0 0-3042 {}}} CYCLES {}}
set a(0-3035) {NAME not#20 TYPE NOT PAR 0-2435 XREFS 77647 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-2826 {}}} SUCCS {{259 0 0-3036 {}}} CYCLES {}}
set a(0-3036) {NAME exs#6 TYPE SIGNEXTEND PAR 0-2435 XREFS 77648 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-3035 {}}} SUCCS {{259 0 0-3037 {}}} CYCLES {}}
set a(0-3037) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 1 NAME and#8 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2435 XREFS 77649 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-2552 {}} {259 0 0-3036 {}}} SUCCS {{258 0 0-3039 {}}} CYCLES {}}
set a(0-3038) {NAME exs#9 TYPE SIGNEXTEND PAR 0-2435 XREFS 77650 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-2856 {}}} SUCCS {{259 0 0-3039 {}}} CYCLES {}}
set a(0-3039) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2435 XREFS 77651 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-3037 {}} {259 0 0-3038 {}}} SUCCS {{258 0 0-3041 {}}} CYCLES {}}
set a(0-3040) {NAME exs#12 TYPE SIGNEXTEND PAR 0-2435 XREFS 77652 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-3022 {}}} SUCCS {{259 0 0-3041 {}}} CYCLES {}}
set a(0-3041) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2435 XREFS 77653 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-3039 {}} {259 0 0-3040 {}}} SUCCS {{259 0 0-3042 {}}} CYCLES {}}
set a(0-3042) {NAME conc#11 TYPE CONCATENATE PAR 0-2435 XREFS 77654 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-3034 {}} {258 0 0-3027 {}} {259 0 0-3041 {}}} SUCCS {{259 0 0-3043 {}}} CYCLES {}}
set a(0-3043) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-2435 XREFS 77655 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-3043 {}} {80 0 0-2926 {}} {259 0 0-3042 {}}} SUCCS {{80 0 0-2926 {}} {260 0 0-3043 {}}} CYCLES {}}
set a(0-3044) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-2435 XREFS 77656 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {} SUCCS {{259 0 0-3045 {}}} CYCLES {}}
set a(0-3045) {NAME vin:asn TYPE ASSIGN PAR 0-2435 XREFS 77657 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {{260 0 0-3045 {}} {256 0 0-2456 {}} {256 0 0-2471 {}} {256 0 0-2476 {}} {256 0 0-2483 {}} {256 0 0-2503 {}} {256 0 0-2508 {}} {256 0 0-2515 {}} {256 0 0-2535 {}} {256 0 0-2540 {}} {256 0 0-2547 {}} {259 0 0-3044 {}}} SUCCS {{262 0 0-2456 {}} {262 0 0-2471 {}} {262 0 0-2476 {}} {262 0 0-2483 {}} {262 0 0-2503 {}} {262 0 0-2508 {}} {262 0 0-2515 {}} {262 0 0-2535 {}} {262 0 0-2540 {}} {262 0 0-2547 {}} {260 0 0-3045 {}}} CYCLES {}}
set a(0-3046) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-2435 XREFS 77658 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{260 0 0-3046 {}} {256 0 0-2457 {}} {256 0 0-2459 {}} {256 0 0-2468 {}} {256 0 0-2489 {}} {256 0 0-2491 {}} {256 0 0-2500 {}} {256 0 0-2521 {}} {256 0 0-2523 {}} {256 0 0-2532 {}} {258 0 0-2456 {}}} SUCCS {{262 0 0-2457 {}} {262 0 0-2459 {}} {262 0 0-2468 {}} {262 0 0-2489 {}} {262 0 0-2491 {}} {262 0 0-2500 {}} {262 0 0-2521 {}} {262 0 0-2523 {}} {262 0 0-2532 {}} {260 0 0-3046 {}}} CYCLES {}}
set a(0-3047) {NAME vin:asn(acc#14(0).sva) TYPE ASSIGN PAR 0-2435 XREFS 77659 LOC {1 0.623584425 1 0.640252625 1 0.640252625 3 0.286979275} PREDS {{260 0 0-3047 {}} {256 0 0-2603 {}} {258 0 0-2681 {}}} SUCCS {{262 0 0-2603 {}} {260 0 0-3047 {}}} CYCLES {}}
set a(0-3048) {NAME vin:asn(acc#14(1).sva) TYPE ASSIGN PAR 0-2435 XREFS 77660 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.462074} PREDS {{260 0 0-3048 {}} {256 0 0-2606 {}} {258 0 0-2708 {}}} SUCCS {{262 0 0-2606 {}} {260 0 0-3048 {}}} CYCLES {}}
set a(0-3049) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-2435 XREFS 77661 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.39541885} PREDS {{260 0 0-3049 {}} {256 0 0-2653 {}} {258 0 0-2743 {}}} SUCCS {{262 0 0-2653 {}} {260 0 0-3049 {}}} CYCLES {}}
set a(0-3050) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-2435 XREFS 77662 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 3 0.39541885} PREDS {{260 0 0-3050 {}} {256 0 0-2655 {}} {258 0 0-2745 {}}} SUCCS {{262 0 0-2655 {}} {260 0 0-3050 {}}} CYCLES {}}
set a(0-3051) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-2435 XREFS 77663 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.570513575} PREDS {{260 0 0-3051 {}} {256 0 0-2657 {}} {258 0 0-2780 {}}} SUCCS {{262 0 0-2657 {}} {260 0 0-3051 {}}} CYCLES {}}
set a(0-3052) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-2435 XREFS 77664 LOC {1 0.8031903499999999 1 1.0 1 1.0 3 0.570513575} PREDS {{260 0 0-3052 {}} {256 0 0-2659 {}} {258 0 0-2782 {}}} SUCCS {{262 0 0-2659 {}} {260 0 0-3052 {}}} CYCLES {}}
set a(0-3053) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-2435 XREFS 77665 LOC {2 0.2702178 2 1.0 2 1.0 3 0.820706975} PREDS {{260 0 0-3053 {}} {256 0 0-2909 {}} {256 0 0-2922 {}} {258 0 0-2925 {}}} SUCCS {{262 0 0-2909 {}} {262 0 0-2922 {}} {260 0 0-3053 {}}} CYCLES {}}
set a(0-2435) {CHI {0-2436 0-2437 0-2438 0-2439 0-2440 0-2441 0-2442 0-2443 0-2444 0-2445 0-2446 0-2447 0-2448 0-2449 0-2450 0-2451 0-2452 0-2453 0-2454 0-2455 0-2456 0-2457 0-2458 0-2459 0-2460 0-2461 0-2462 0-2463 0-2464 0-2465 0-2466 0-2467 0-2468 0-2469 0-2470 0-2471 0-2472 0-2473 0-2474 0-2475 0-2476 0-2477 0-2478 0-2479 0-2480 0-2481 0-2482 0-2483 0-2484 0-2485 0-2486 0-2487 0-2488 0-2489 0-2490 0-2491 0-2492 0-2493 0-2494 0-2495 0-2496 0-2497 0-2498 0-2499 0-2500 0-2501 0-2502 0-2503 0-2504 0-2505 0-2506 0-2507 0-2508 0-2509 0-2510 0-2511 0-2512 0-2513 0-2514 0-2515 0-2516 0-2517 0-2518 0-2519 0-2520 0-2521 0-2522 0-2523 0-2524 0-2525 0-2526 0-2527 0-2528 0-2529 0-2530 0-2531 0-2532 0-2533 0-2534 0-2535 0-2536 0-2537 0-2538 0-2539 0-2540 0-2541 0-2542 0-2543 0-2544 0-2545 0-2546 0-2547 0-2548 0-2549 0-2550 0-2551 0-2552 0-2553 0-2554 0-2555 0-2556 0-2557 0-2558 0-2559 0-2560 0-2561 0-2562 0-2563 0-2564 0-2565 0-2566 0-2567 0-2568 0-2569 0-2570 0-2571 0-2572 0-2573 0-2574 0-2575 0-2576 0-2577 0-2578 0-2579 0-2580 0-2581 0-2582 0-2583 0-2584 0-2585 0-2586 0-2587 0-2588 0-2589 0-2590 0-2591 0-2592 0-2593 0-2594 0-2595 0-2596 0-2597 0-2598 0-2599 0-2600 0-2601 0-2602 0-2603 0-2604 0-2605 0-2606 0-2607 0-2608 0-2609 0-2610 0-2611 0-2612 0-2613 0-2614 0-2615 0-2616 0-2617 0-2618 0-2619 0-2620 0-2621 0-2622 0-2623 0-2624 0-2625 0-2626 0-2627 0-2628 0-2629 0-2630 0-2631 0-2632 0-2633 0-2634 0-2635 0-2636 0-2637 0-2638 0-2639 0-2640 0-2641 0-2642 0-2643 0-2644 0-2645 0-2646 0-2647 0-2648 0-2649 0-2650 0-2651 0-2652 0-2653 0-2654 0-2655 0-2656 0-2657 0-2658 0-2659 0-2660 0-2661 0-2662 0-2663 0-2664 0-2665 0-2666 0-2667 0-2668 0-2669 0-2670 0-2671 0-2672 0-2673 0-2674 0-2675 0-2676 0-2677 0-2678 0-2679 0-2680 0-2681 0-2682 0-2683 0-2684 0-2685 0-2686 0-2687 0-2688 0-2689 0-2690 0-2691 0-2692 0-2693 0-2694 0-2695 0-2696 0-2697 0-2698 0-2699 0-2700 0-2701 0-2702 0-2703 0-2704 0-2705 0-2706 0-2707 0-2708 0-2709 0-2710 0-2711 0-2712 0-2713 0-2714 0-2715 0-2716 0-2717 0-2718 0-2719 0-2720 0-2721 0-2722 0-2723 0-2724 0-2725 0-2726 0-2727 0-2728 0-2729 0-2730 0-2731 0-2732 0-2733 0-2734 0-2735 0-2736 0-2737 0-2738 0-2739 0-2740 0-2741 0-2742 0-2743 0-2744 0-2745 0-2746 0-2747 0-2748 0-2749 0-2750 0-2751 0-2752 0-2753 0-2754 0-2755 0-2756 0-2757 0-2758 0-2759 0-2760 0-2761 0-2762 0-2763 0-2764 0-2765 0-2766 0-2767 0-2768 0-2769 0-2770 0-2771 0-2772 0-2773 0-2774 0-2775 0-2776 0-2777 0-2778 0-2779 0-2780 0-2781 0-2782 0-2783 0-2784 0-2785 0-2786 0-2787 0-2788 0-2789 0-2790 0-2791 0-2792 0-2793 0-2794 0-2795 0-2796 0-2797 0-2798 0-2799 0-2800 0-2801 0-2802 0-2803 0-2804 0-2805 0-2806 0-2807 0-2808 0-2809 0-2810 0-2811 0-2812 0-2813 0-2814 0-2815 0-2816 0-2817 0-2818 0-2819 0-2820 0-2821 0-2822 0-2823 0-2824 0-2825 0-2826 0-2827 0-2828 0-2829 0-2830 0-2831 0-2832 0-2833 0-2834 0-2835 0-2836 0-2837 0-2838 0-2839 0-2840 0-2841 0-2842 0-2843 0-2844 0-2845 0-2846 0-2847 0-2848 0-2849 0-2850 0-2851 0-2852 0-2853 0-2854 0-2855 0-2856 0-2857 0-2858 0-2859 0-2860 0-2861 0-2862 0-2863 0-2864 0-2865 0-2866 0-2867 0-2868 0-2869 0-2870 0-2871 0-2872 0-2873 0-2874 0-2875 0-2876 0-2877 0-2878 0-2879 0-2880 0-2881 0-2882 0-2883 0-2884 0-2885 0-2886 0-2887 0-2888 0-2889 0-2890 0-2891 0-2892 0-2893 0-2894 0-2895 0-2896 0-2897 0-2898 0-2899 0-2900 0-2901 0-2902 0-2903 0-2904 0-2905 0-2906 0-2907 0-2908 0-2909 0-2910 0-2911 0-2912 0-2913 0-2914 0-2915 0-2916 0-2917 0-2918 0-2919 0-2920 0-2921 0-2922 0-2923 0-2924 0-2925 0-2926 0-2927 0-2928 0-2929 0-2930 0-2931 0-2932 0-2933 0-2934 0-2935 0-2936 0-2937 0-2938 0-2939 0-2940 0-2941 0-2942 0-2943 0-2944 0-2945 0-2946 0-2947 0-2948 0-2949 0-2950 0-2951 0-2952 0-2953 0-2954 0-2955 0-2956 0-2957 0-2958 0-2959 0-2960 0-2961 0-2962 0-2963 0-2964 0-2965 0-2966 0-2967 0-2968 0-2969 0-2970 0-2971 0-2972 0-2973 0-2974 0-2975 0-2976 0-2977 0-2978 0-2979 0-2980 0-2981 0-2982 0-2983 0-2984 0-2985 0-2986 0-2987 0-2988 0-2989 0-2990 0-2991 0-2992 0-2993 0-2994 0-2995 0-2996 0-2997 0-2998 0-2999 0-3000 0-3001 0-3002 0-3003 0-3004 0-3005 0-3006 0-3007 0-3008 0-3009 0-3010 0-3011 0-3012 0-3013 0-3014 0-3015 0-3016 0-3017 0-3018 0-3019 0-3020 0-3021 0-3022 0-3023 0-3024 0-3025 0-3026 0-3027 0-3028 0-3029 0-3030 0-3031 0-3032 0-3033 0-3034 0-3035 0-3036 0-3037 0-3038 0-3039 0-3040 0-3041 0-3042 0-3043 0-3044 0-3045 0-3046 0-3047 0-3048 0-3049 0-3050 0-3051 0-3052 0-3053} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-2425 XREFS 77666 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-2435 {}} {258 0 0-2433 {}} {258 0 0-2432 {}} {258 0 0-2431 {}} {258 0 0-2430 {}} {258 0 0-2429 {}} {258 0 0-2428 {}} {258 0 0-2426 {}} {258 0 0-2427 {}} {259 0 0-2434 {}}} SUCCS {{772 0 0-2426 {}} {772 0 0-2427 {}} {772 0 0-2428 {}} {772 0 0-2429 {}} {772 0 0-2430 {}} {772 0 0-2431 {}} {772 0 0-2432 {}} {772 0 0-2433 {}} {772 0 0-2434 {}} {774 0 0-2435 {}}} CYCLES {}}
set a(0-2425) {CHI {0-2426 0-2427 0-2428 0-2429 0-2430 0-2431 0-2432 0-2433 0-2434 0-2435} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 77667 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2425-TOTALCYCLES) {3}
set a(0-2425-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-2461 0-2466 0-2493 0-2498 0-2525 0-2530} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-2467 0-2474 0-2482 0-2499 0-2506 0-2514 0-2531 0-2538 0-2546 0-2701 0-2858} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-2475 0-2486 0-2507 0-2518 0-2539 0-2550 0-2788 0-2795 0-2814 0-2844} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-2487 0-2519 0-2551} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-2564 0-2593 0-2662} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-2566 0-2581 0-2589 0-2711 0-2748 0-2866 0-2870} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-2579 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-2597 0-2680 0-2707 0-2877 0-2919} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-2605 0-2608} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-2654 0-2656 0-2658 0-2660 0-2743 0-2745 0-2780 0-2782} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-2667 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-2675 0-2684 0-2689 0-2802 0-2821 0-2832 0-2851} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-2681 0-2708 0-2925} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-2696 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-2875 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-2887 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-2904 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) 0-2907 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-2912 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,2,1,6) 0-2914 mgc_ioport.mgc_out_stdreg(4,4) 0-2926 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-3024 0-3039 0-3041} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-3027 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-3034 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) 0-3037 mgc_ioport.mgc_out_stdreg(2,30) 0-3043}
set a(0-2425-PROC_NAME) {core}
set a(0-2425-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-2425}

