INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.ip_user_files/ip/rgb2gray_0/rgb2gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.ip_user_files/ip/rgb2gray_0/sim/rgb2gray_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.ip_user_files/ip/rom_image/sim/rom_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_image
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.ip_user_files/ip/clock/clock_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-311] analyzing module clock_clock_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/hdmi_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/hdmi_trans_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_trans_top
INFO: [VRFC 10-2458] undeclared symbol g_de, assumed default net type wire [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/hdmi_trans_top.v:114]
INFO: [VRFC 10-2458] undeclared symbol g_r, assumed default net type wire [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/hdmi_trans_top.v:115]
INFO: [VRFC 10-2458] undeclared symbol g_g, assumed default net type wire [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/hdmi_trans_top.v:115]
INFO: [VRFC 10-2458] undeclared symbol g_b, assumed default net type wire [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/hdmi_trans_top.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/parallel_to_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_to_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/rd_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_image
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/vga_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Lab11_FPGA_hdmi_img/hdmi_trans.sim/sim_1/behav/xsim/glbl.v:6]
