{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Foo:\n",
    "\n",
    "    def __init__(self):\n",
    "        # Set up the branch table\n",
    "        \n",
    "        global OP1,OP2\n",
    "        OP1 = 0b10101010\n",
    "        OP2 = 0b11110000\n",
    "        \n",
    "        self.branchtable = {}\n",
    "        self.branchtable[OP1] = self.handle_op1\n",
    "        self.branchtable[OP2] = self.handle_op2\n",
    "        \n",
    "    def handle_op1(self, a=\"foo\"):\n",
    "        print(\"op 1: \" + a)\n",
    "\n",
    "    def handle_op2(self, a=\"bar\"):\n",
    "        print(\"op 2: \" + a)\n",
    "\n",
    "    def run(self,ir):\n",
    "        # Example calls into the branch table\n",
    "        self.branchtable[ir]()\n",
    "\n",
    "#         ir = OP2\n",
    "#         self.branchtable[ir](\"bar\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "op 1: foo\n",
      "op 2: bar\n"
     ]
    },
    {
     "ename": "KeyError",
     "evalue": "241",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyError\u001b[0m                                  Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-11-837831d1930e>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[1;32m      5\u001b[0m \u001b[0mc\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mOP1\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      6\u001b[0m \u001b[0mc\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mOP2\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 7\u001b[0;31m \u001b[0mc\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mOP3\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[0;32m<ipython-input-8-fbbb084bccc1>\u001b[0m in \u001b[0;36mrun\u001b[0;34m(self, ir)\u001b[0m\n\u001b[1;32m     20\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0mir\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     21\u001b[0m         \u001b[0;31m# Example calls into the branch table\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 22\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mbranchtable\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mir\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     23\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     24\u001b[0m \u001b[0;31m#         ir = OP2\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mKeyError\u001b[0m: 241"
     ]
    }
   ],
   "source": [
    "OP1 = 0b10101010\n",
    "OP2 = 0b11110000\n",
    "OP3 = 0b11110001\n",
    "c = Foo()\n",
    "c.run(OP1)\n",
    "c.run(OP2)\n",
    "c.run(OP3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "False"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "d={1:'a',2:'b'}\n",
    "13 in d.keys()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": [
    "\"\"\"CPU functionality.\"\"\"\n",
    "\n",
    "import sys\n",
    "\n",
    "class CPU:\n",
    "    \"\"\"Main CPU class.\"\"\"\n",
    "\n",
    "    def __init__(self):\n",
    "        \"\"\"Construct a new CPU.\"\"\"\n",
    "        self.ram      = [0] * 256  # 8 bit memory\n",
    "        self.reg      = [0] * 8  # 8 general-purpose 8-bit numeric registers R0-R7.\n",
    "        self.IR       = [0] * 1\n",
    "        self.PC       = 0  # Program Counter, \n",
    "        self.MAR      = [0] * 1 # Addr\n",
    "        self.MDR      = [0] * 1 # Data\n",
    "        self.FL       = [0] * 8\n",
    "        \n",
    "        # R7 is reserved as the stack pointer (SP)\n",
    "        self.reg[7]= 0xF4\n",
    "        self.SP  = self.reg[7]\n",
    "        \n",
    "        self.L = self.FL[5]\n",
    "        self.G = self.FL[6]\n",
    "        self.E = self.FL[7]\n",
    "        \n",
    "        global HLT,PRN,LDI,MUL,ADD,CMP,PUSH,POP,CALL,RET,JMP,JNE,JEQ\n",
    "        HLT  = 0b00000001\n",
    "        LDI  = 0b10000010\n",
    "        PRN  = 0b01000111\n",
    "        MUL  = 0b10100010\n",
    "        ADD  = 0b10100000\n",
    "        CMP  = 0b10100111\n",
    "        PUSH = 0b01000101\n",
    "        POP  = 0b01000110\n",
    "        CALL = 0b01010000\n",
    "        RET  = 0b00010001\n",
    "        JMP  = 0b01010100\n",
    "        JNE  = 0b01010110\n",
    "        JEQ  = 0b01010101\n",
    "        \n",
    "        # Set up the branch table\n",
    "        self.branchtable = {}\n",
    "        self.branchtable[LDI] = self.handle_LDI\n",
    "        self.branchtable[PRN] = self.handle_PRN\n",
    "        self.branchtable[MUL] = self.handle_MUL\n",
    "        self.branchtable[ADD] = self.handle_ADD\n",
    "        self.branchtable[CMP] = self.handle_CMP\n",
    "        self.branchtable[PUSH] = self.handle_PUSH\n",
    "        self.branchtable[POP] = self.handle_POP\n",
    "        self.branchtable[CALL] = self.handle_CALL\n",
    "        self.branchtable[RET] = self.handle_RET\n",
    "        self.branchtable[JMP] = self.handle_JMP\n",
    "        self.branchtable[JNE] = self.handle_JNE\n",
    "        self.branchtable[JEQ] = self.handle_JEQ\n",
    "        self.branchtable[HLT] = self.handle_HLT\n",
    "        \n",
    "\n",
    "\n",
    "    def load(self,program_filename):\n",
    "        \"\"\"Load a program into memory.\"\"\"\n",
    "        # Load program into memory\n",
    "        address = 0 \n",
    "        with open(program_filename) as f:\n",
    "            for line in f:\n",
    "                line = line.split(\"#\")\n",
    "                line = line[0].strip()\n",
    "                if line == '':\n",
    "                    continue\n",
    "                self.ram[address] = int(line,2)\n",
    "                address += 1\n",
    "    \n",
    "    def run(self):\n",
    "        \"\"\"Run the CPU.\"\"\"\n",
    "        self.IR = self.ram[self.PC]\n",
    "        print(self.IR)\n",
    "        print(self.branchtable)\n",
    "        if self.IR in self.branchtable.keys():\n",
    "            self.branchtable[self.IR]()\n",
    "        else:\n",
    "            print(\"Unknown instruction\")\n",
    "            \n",
    "    def alu(self, op, reg_a, reg_b):\n",
    "        \"\"\"ALU operations.\"\"\"\n",
    "\n",
    "        if op == \"ADD\":\n",
    "            self.reg[reg_a] += self.reg[reg_b]\n",
    "        elif op == \"SUB\": \n",
    "            self.reg[reg_a] -= self.reg[reg_b]\n",
    "        elif op == \"MUL\":\n",
    "            self.reg[reg_a] *= self.reg[reg_b]\n",
    "        elif op == \"CMP\":\n",
    "            self.L, self.G,self.E = 0,0,0\n",
    "            if (self.reg[reg_a] < self.reg[reg_b]):\n",
    "                self.L = 1\n",
    "            elif (self.reg[reg_a] > self.reg[reg_b]):\n",
    "                self.G = 1\n",
    "            else:\n",
    "                self.E = 1\n",
    "        else:\n",
    "            raise Exception(\"Unsupported ALU operation\")\n",
    "\n",
    "    def trace(self):\n",
    "        \"\"\"\n",
    "        Handy function to print out the CPU state. You might want to call this\n",
    "        from run() if you need help debugging.\n",
    "        \"\"\"\n",
    "\n",
    "        print(f\"TRACE: %02X | %02X %02X %02X |\" % (\n",
    "            self.pc,\n",
    "            #self.fl,\n",
    "            #self.ie,\n",
    "            self.ram_read(self.pc),\n",
    "            self.ram_read(self.pc + 1),\n",
    "            self.ram_read(self.pc + 2)\n",
    "        ), end='')\n",
    "\n",
    "        for i in range(8):\n",
    "            print(\" %02X\" % self.reg[i], end='')\n",
    "\n",
    "        print()\n",
    "        \n",
    "    def get_inst_count(self):\n",
    "            inst_len = ((self.ram[self.PC] & self.IR) >> 6) + 1   # 3\n",
    "            return inst_len\n",
    "\n",
    "    def handle_LDI(self):\n",
    "        self.MAR = self.ram[self.PC + 1]\n",
    "        self.MDR = self.ram[self.PC + 2]\n",
    "        self.ram_write()\n",
    "        self.PC += self.get_inst_count()\n",
    "    \n",
    "    def handle_PRN(self):\n",
    "        print(\"====in the handle prn\")\n",
    "        self.MAR = self.ram[self.PC + 1]\n",
    "        self.ram_read()\n",
    "        print(self.MDR)\n",
    "        self.PC += self.get_inst_count()\n",
    "        \n",
    "    def handle_MUL(self):\n",
    "        reg_a = self.ram[self.PC + 1]\n",
    "        reg_b = self.ram[self.PC + 2]\n",
    "        op = \"MUL\"\n",
    "        self.alu(op, reg_a,reg_b)\n",
    "        self.PC += self.get_inst_count()\n",
    "    \n",
    "    def handle_ADD(self):\n",
    "        reg_a = self.ram[self.PC + 1]\n",
    "        reg_b = self.ram[self.PC + 2]\n",
    "        op = \"ADD\"\n",
    "        self.alu(op, reg_a,reg_b)\n",
    "        self.PC += self.get_inst_count()\n",
    "        \n",
    "    def handle_CMP(self):\n",
    "        reg_a = self.ram[self.PC + 1]\n",
    "        reg_b = self.ram[self.PC + 2]\n",
    "        op = \"CMP\"\n",
    "        self.alu(op, reg_a,reg_b)\n",
    "        self.PC += self.get_inst_count()\n",
    "    \n",
    "    def handle_PUSH(self):\n",
    "        # decrement the stack pointer\n",
    "        self.SP -= 1\n",
    "\n",
    "        # copy value from register into ram\n",
    "        self.MAR = self.ram[self.PC + 1]\n",
    "        self.MDR = self.reg[self.MAR] # this is what we want to push\n",
    "\n",
    "        self.ram[self.SP] = self.MDR # store the value on the stack\n",
    "\n",
    "        self.PC += self.get_inst_count()\n",
    "    \n",
    "    def handle_POP(self):\n",
    "        # Copy the value from the address pointed to by SP to the given register.\n",
    "        self.MDR = self.ram[self.SP] # value pointed by SP\n",
    "        self.MAR = self.ram[self.PC + 1] # address of the register\n",
    "\n",
    "        self.reg[self.MAR] = self.MDR # copy value to the register\n",
    "\n",
    "        # Increment SP\n",
    "        self.SP += 1\n",
    "        self.PC += self.get_inst_count()\n",
    "    \n",
    "    def handle_CALL(self):\n",
    "        # compute return address\n",
    "        self.MAR = self.PC + 2\n",
    "\n",
    "        # push on the stack\n",
    "        self.SP -= 1\n",
    "        self.ram[self.SP] = self.MAR\n",
    "\n",
    "        # Set the PC to the value in the given register\n",
    "        self.MAR = self.ram[self.PC + 1]\n",
    "        self.PC = self.reg[self.MAR]\n",
    "        \n",
    "    def handle_RET(self):\n",
    "         # pop return address from top of stack\n",
    "        self.MAR = self.ram[self.SP]\n",
    "        self.SP += 1\n",
    "\n",
    "        # Set the pc\n",
    "        self.PC = self.MAR\n",
    "    \n",
    "    def handle_JMP(self):\n",
    "        # Jump to the address stored in the given register.\n",
    "        self.MAR = self.ram[self.PC + 1]\n",
    "        self.PC = self.reg[self.MAR]\n",
    "    \n",
    "    def handle_JNE(self):\n",
    "        if self.E == 0:\n",
    "            self.MAR = self.ram[self.PC + 1]\n",
    "            self.PC = self.reg[self.MAR]\n",
    "        else:\n",
    "            self.PC += self.get_inst_count()\n",
    "    def handle_JEQ(self):\n",
    "        if self.E == 1:\n",
    "            self.MAR = self.ram[self.PC + 1]\n",
    "            self.PC = self.reg[self.MAR]\n",
    "        else:\n",
    "            self.PC += self.get_inst_count()\n",
    "            \n",
    "    def handle_HLT(self):\n",
    "#         print(\"Halt\")\n",
    "        return\n",
    "        \n",
    "        \n",
    "    \n",
    "\n",
    "    def ram_read(self):\n",
    "        \"\"\"\n",
    "        Accept the address to read and return the value stored there.\n",
    "        \"\"\"\n",
    "        self.MDR = self.reg[self.MAR]\n",
    "        return \n",
    "    \n",
    "    def ram_write(self):\n",
    "        \"\"\" \n",
    "        Accept a value to write, and the address to write it to.\n",
    "        \"\"\"\n",
    "        self.reg[self.MAR] = self.MDR\n",
    "                "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "130\n",
      "dict_keys([130, 71, 162, 160, 167, 69, 70, 80, 17, 84, 86, 85, 1])\n"
     ]
    }
   ],
   "source": [
    "cpu = CPU()\n",
    "program_filename = \"./files/print8.ls8\"\n",
    "cpu.load(program_filename)\n",
    "cpu.run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "# from cpu import *\n",
    "\n",
    "program_filename = \"./files/print8.ls8\"\n",
    "\n",
    "cpu = CPU()\n",
    "# print(\"before loading\")\n",
    "cpu.load(program_filename)\n",
    "# print(cpu.ram)\n",
    "cpu.run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "        running = True\n",
    "        \n",
    "        while running:\n",
    "            self.IR = self.ram[self.PC]\n",
    "#         print(bin(self.IR))\n",
    "#         self.branchtable[bin(self.IR)]()\n",
    "            inst_count = self.get_inst_count()\n",
    "            \n",
    "#             if self.IR == LDI: # Save the register\n",
    "#                 self.MAR = self.ram[self.PC + 1]\n",
    "#                 self.MDR = self.ram[self.PC + 2]\n",
    "#                 self.ram_write()\n",
    "#                 self.PC += inst_count\n",
    "\n",
    "#             elif self.IR == PRN: # Print Register 0\n",
    "#                 self.MAR = self.ram[self.PC + 1]\n",
    "                \n",
    "#                 self.ram_read()\n",
    "#                 print(self.MDR)\n",
    "#                 self.PC += inst_count\n",
    "                \n",
    "#             elif self.IR == MUL: # Print Register 0\n",
    "#                 reg_a = self.ram[self.PC + 1]\n",
    "#                 reg_b = self.ram[self.PC + 2]\n",
    "#                 op = \"MUL\"\n",
    "#                 self.alu(op, reg_a,reg_b)\n",
    "#                 self.PC += inst_count\n",
    "            \n",
    "            elif self.IR == ADD: # Print Register 0\n",
    "                reg_a = self.ram[self.PC + 1]\n",
    "                reg_b = self.ram[self.PC + 2]\n",
    "                op = \"ADD\"\n",
    "                self.alu(op, reg_a,reg_b)\n",
    "                self.PC += inst_count\n",
    "            elif self.IR == CMP:\n",
    "                reg_a = self.ram[self.PC + 1]\n",
    "                reg_b = self.ram[self.PC + 2]\n",
    "                op = \"CMP\"\n",
    "                self.alu(op, reg_a,reg_b)\n",
    "                self.PC += inst_count\n",
    "                \n",
    "            elif self.IR == PUSH:\n",
    "                # decrement the stack pointer\n",
    "                self.SP -= 1\n",
    "                \n",
    "                # copy value from register into ram\n",
    "                self.MAR = self.ram[self.PC + 1]\n",
    "                self.MDR = self.reg[self.MAR] # this is what we want to push\n",
    "                \n",
    "                self.ram[self.SP] = self.MDR # store the value on the stack\n",
    "                \n",
    "                \n",
    "                self.PC += inst_count\n",
    "                \n",
    "            elif self.IR == POP:\n",
    "                # Copy the value from the address pointed to by SP to the given register.\n",
    "                self.MDR = self.ram[self.SP] # value pointed by SP\n",
    "                self.MAR = self.ram[self.PC + 1] # address of the register\n",
    "                \n",
    "                self.reg[self.MAR] = self.MDR # copy value to the register\n",
    "                \n",
    "                # Increment SP\n",
    "                self.SP += 1\n",
    "                \n",
    "                \n",
    "                self.PC += inst_count\n",
    "                \n",
    "            elif self.IR == CALL:\n",
    "                # compute return address\n",
    "                self.MAR = self.PC + 2\n",
    "                \n",
    "                # push on the stack\n",
    "                self.SP -= 1\n",
    "                self.ram[self.SP] = self.MAR\n",
    "                \n",
    "                # Set the PC to the value in the given register\n",
    "                self.MAR = self.ram[self.PC + 1]\n",
    "                self.PC = self.reg[self.MAR]\n",
    "                \n",
    "            elif self.IR == RET:\n",
    "                # pop return address from top of stack\n",
    "                self.MAR = self.ram[self.SP]\n",
    "                self.SP += 1\n",
    "                \n",
    "                # Set the pc\n",
    "                self.PC = self.MAR\n",
    "                \n",
    "            elif self.IR == JMP:\n",
    "                # Jump to the address stored in the given register.\n",
    "                self.MAR = self.ram[self.PC + 1]\n",
    "                self.PC = self.reg[self.MAR]\n",
    "                \n",
    "            elif self.IR == JNE:\n",
    "                if self.E == 0:\n",
    "                    self.MAR = self.ram[self.PC + 1]\n",
    "                    self.PC = self.reg[self.MAR]\n",
    "                else:\n",
    "                    self.PC += inst_count\n",
    "            elif self.IR == JEQ:\n",
    "                if self.E == 1:\n",
    "                    self.MAR = self.ram[self.PC + 1]\n",
    "                    self.PC = self.reg[self.MAR]\n",
    "                else:\n",
    "                    self.PC += inst_count\n",
    "        \n",
    "            elif self.IR == HLT: # Halt command\n",
    "                running = False\n",
    "\n",
    "            else:\n",
    "                print(\"Unknown instruction\")\n",
    "                running = False\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
