/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_1z & in_data[176]);
  assign celloutsig_0_10z = ~(celloutsig_0_9z[2] & in_data[72]);
  assign celloutsig_1_0z = ~((in_data[170] | in_data[130]) & (in_data[189] | in_data[115]));
  reg [2:0] _04_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 3'h0;
    else _04_ <= celloutsig_0_31z[2:0];
  assign out_data[2:0] = _04_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_2z[2:1], celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } & { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z } & { in_data[29:23], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z } & { in_data[95:86], celloutsig_0_0z };
  assign celloutsig_0_35z = ! celloutsig_0_6z[5:0];
  assign celloutsig_0_7z = ! in_data[95:77];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } < { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_3z[2:0], celloutsig_1_1z } < { celloutsig_1_3z[3:1], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_2z[2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z } % { 1'h1, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_1z } % { 1'h1, in_data[34:30], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_15z = { in_data[40:36], celloutsig_0_13z } * in_data[43:38];
  assign celloutsig_0_19z = { celloutsig_0_18z[13:2], celloutsig_0_11z } * { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[85:78], celloutsig_0_0z, celloutsig_0_0z } != { in_data[15:9], celloutsig_0_2z };
  assign celloutsig_1_10z = celloutsig_1_3z[2:0] !== celloutsig_1_6z[3:1];
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_7z } !== { in_data[168:159], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_12z = { in_data[179], celloutsig_1_6z } !== { celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_6z } !== { celloutsig_1_14z[8:3], celloutsig_1_14z[6] };
  assign celloutsig_0_24z = { celloutsig_0_9z[2], _00_, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_14z } !== { in_data[46:37], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_1_6z = ~ { in_data[135:133], celloutsig_1_0z };
  assign celloutsig_0_9z = ~ celloutsig_0_6z[10:3];
  assign celloutsig_0_2z = ~ in_data[32:30];
  assign celloutsig_0_46z = celloutsig_0_35z & celloutsig_0_24z;
  assign celloutsig_1_8z = celloutsig_1_4z & celloutsig_1_5z;
  assign celloutsig_1_13z = celloutsig_1_2z & celloutsig_1_1z;
  assign celloutsig_0_0z = | in_data[61:45];
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z, in_data[143:137] };
  assign celloutsig_1_18z = | { celloutsig_1_14z[6], celloutsig_1_14z[4:3], celloutsig_1_12z };
  assign celloutsig_1_4z = ~^ { celloutsig_1_3z[1:0], celloutsig_1_1z };
  assign celloutsig_0_11z = ^ { celloutsig_0_9z[5:3], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_14z = ^ celloutsig_0_6z[9:1];
  assign celloutsig_0_22z = ^ celloutsig_0_19z[7:2];
  assign celloutsig_0_31z = { celloutsig_0_16z[5:2], celloutsig_0_11z, celloutsig_0_0z } >> { _00_, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_5z = ~((celloutsig_0_2z[2] & celloutsig_0_3z) | celloutsig_0_0z);
  assign celloutsig_0_12z = ~((celloutsig_0_8z[2] & celloutsig_0_1z) | celloutsig_0_3z);
  assign celloutsig_0_13z = ~((celloutsig_0_8z[2] & celloutsig_0_10z) | celloutsig_0_7z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[156] & celloutsig_1_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_3z[3] & in_data[121]) | (celloutsig_1_1z & celloutsig_1_4z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[52]) | (celloutsig_0_0z & in_data[60]));
  assign { celloutsig_1_14z[7], celloutsig_1_14z[3], celloutsig_1_14z[6:5], celloutsig_1_14z[1], celloutsig_1_14z[4], celloutsig_1_14z[0], celloutsig_1_14z[8] } = { celloutsig_1_3z[3], celloutsig_1_3z[3:1], celloutsig_1_3z[1:0], celloutsig_1_3z[0], celloutsig_1_0z } ~^ { celloutsig_1_6z[2], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z[3] };
  assign celloutsig_1_14z[2] = celloutsig_1_14z[6];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z };
endmodule
