{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678065308130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678065308130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 20:15:07 2023 " "Processing started: Sun Mar 05 20:15:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678065308130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678065308130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678065308130 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678065308665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308784 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register32.v " "Can't analyze file -- file Register32.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.v 1 1 " "Found 1 design units, including 1 entities, in source file reg64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg64 " "Found entity 1: Reg64" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mybusmux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308804 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_encoder.v(35) " "Verilog HDL warning at bus_encoder.v(35): extended using \"x\" or \"z\"" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_encoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678065308807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_encoder " "Found entity 1: bus_encoder" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mdmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "MDMux.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/MDMux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_or.v 1 1 " "Found 1 design units, including 1 entities, in source file and_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_or " "Found entity 1: and_or" {  } { { "and_or.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half.v 1 1 " "Found 1 design units, including 1 entities, in source file add_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_half " "Found entity 1: Add_half" {  } { { "Add_half.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_half.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_full.v 1 1 " "Found 1 design units, including 1 entities, in source file add_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_full " "Found entity 1: Add_full" {  } { { "Add_full.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_4 " "Found entity 1: Add_rca_4" {  } { { "Add_rca_4.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_16 " "Found entity 1: Add_rca_16" {  } { { "Add_rca_16.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_32 " "Found entity 1: Add_rca_32" {  } { { "Add_rca_32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub_rca_32 " "Found entity 1: Sub_rca_32" {  } { { "Sub_rca_32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Sub_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.v 1 1 " "Found 1 design units, including 1 entities, in source file ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ror.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.v 1 1 " "Found 1 design units, including 1 entities, in source file rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rol.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 1 1 " "Found 1 design units, including 1 entities, in source file shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmuxvhdl.v 1 1 " "Found 1 design units, including 1 entities, in source file mdmuxvhdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MdMultiplexer " "Found entity 1: MdMultiplexer" {  } { { "MdMuxVHDL.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/MdMuxVHDL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_muxvhdl.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_muxvhdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_multiplexer " "Found entity 1: bus_multiplexer" {  } { { "bus_muxVHDL.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_muxVHDL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308892 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_datapath_tb.v(46) " "Verilog HDL information at and_datapath_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "and_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_datapath_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678065308895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_datapath_tb " "Found entity 1: and_datapath_tb" {  } { { "and_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308896 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "or_datapath_tb.v " "Can't analyze file -- file or_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308903 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "add_datapath_tb.v " "Can't analyze file -- file add_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308909 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sub_datapath_tb.v " "Can't analyze file -- file sub_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308917 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mul_datapath_tb.v " "Can't analyze file -- file mul_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308924 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "div_datapath_tb.v " "Can't analyze file -- file div_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308932 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shiftR_datapath_tb.v " "Can't analyze file -- file shiftR_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308939 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shra_datapath_tb.v " "Can't analyze file -- file shra_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308946 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shiftL_datapath_tb.v " "Can't analyze file -- file shiftL_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308956 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ror_datapath_tb.v " "Can't analyze file -- file ror_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308965 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rol_datapath_tb.v " "Can't analyze file -- file rol_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308974 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "neg_datapath_tb.v " "Can't analyze file -- file neg_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308981 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "not_datapath_tb.v " "Can't analyze file -- file not_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678065308988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308991 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram_datapath_tb.v(48) " "Verilog HDL information at ram_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "ram_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ram_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678065308996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_datapath_tb " "Found entity 1: ram_datapath_tb" {  } { { "ram_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ram_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065308997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065308997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath2.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath2 " "Found entity 1: Datapath2" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065309001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065309001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectencodelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file selectencodelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectEncodeLogic " "Found entity 1: SelectEncodeLogic" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065309005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065309005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 1 1 " "Found 1 design units, including 1 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONFF " "Found entity 1: CONFF" {  } { { "CONFF.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/CONFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065309009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065309009 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ld_datapath_tb.v(94) " "Verilog HDL warning at ld_datapath_tb.v(94): extended using \"x\" or \"z\"" {  } { { "ld_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ld_datapath_tb.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678065309011 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ld_datapath_tb.v(49) " "Verilog HDL information at ld_datapath_tb.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "ld_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ld_datapath_tb.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678065309012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_datapath_tb " "Found entity 1: ld_datapath_tb" {  } { { "ld_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ld_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678065309013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678065309013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRotp Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"IRotp\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortOut Datapath2.v(84) " "Verilog HDL Implicit Net warning at Datapath2.v(84): created implicit net for \"InPortOut\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ConRegInput Datapath2.v(97) " "Verilog HDL Implicit Net warning at Datapath2.v(97): created implicit net for \"ConRegInput\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ConOtp Datapath2.v(98) " "Verilog HDL Implicit Net warning at Datapath2.v(98): created implicit net for \"ConOtp\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Input Datapath2.v(101) " "Verilog HDL Implicit Net warning at Datapath2.v(101): created implicit net for \"Input\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StrobeEnable Datapath2.v(101) " "Verilog HDL Implicit Net warning at Datapath2.v(101): created implicit net for \"StrobeEnable\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Output Datapath2.v(102) " "Verilog HDL Implicit Net warning at Datapath2.v(102): created implicit net for \"Output\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortIn Datapath2.v(102) " "Verilog HDL Implicit Net warning at Datapath2.v(102): created implicit net for \"OutPortIn\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "izi CONFF.v(4) " "Verilog HDL Implicit Net warning at CONFF.v(4): created implicit net for \"izi\"" {  } { { "CONFF.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/CONFF.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nzi CONFF.v(6) " "Verilog HDL Implicit Net warning at CONFF.v(6): created implicit net for \"nzi\"" {  } { { "CONFF.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/CONFF.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ipi CONFF.v(8) " "Verilog HDL Implicit Net warning at CONFF.v(8): created implicit net for \"ipi\"" {  } { { "CONFF.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/CONFF.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ini CONFF.v(10) " "Verilog HDL Implicit Net warning at CONFF.v(10): created implicit net for \"ini\"" {  } { { "CONFF.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/CONFF.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065309014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath2 " "Elaborating entity \"Datapath2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678065309123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectEncodeLogic SelectEncodeLogic:SEL " "Elaborating entity \"SelectEncodeLogic\" for hierarchy \"SelectEncodeLogic:SEL\"" {  } { { "Datapath2.v" "SEL" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309133 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gra SelectEncodeLogic.v(9) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(9): variable \"Gra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309135 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Grb SelectEncodeLogic.v(11) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(11): variable \"Grb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309135 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Grc SelectEncodeLogic.v(13) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(13): variable \"Grc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309135 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SelectEncodeLogic.v(17) " "Verilog HDL Case Statement warning at SelectEncodeLogic.v(17): incomplete case statement has no default case item" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1678065309135 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(40) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(40): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309135 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(41) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(41): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(42) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(42): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(43) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(43): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(44) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(44): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(45) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(45): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(46) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(46): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(47) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(47): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(48) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(48): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(49) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(49): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(50) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(50): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(51) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(51): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(52) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(52): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(53) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(53): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(54) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(54): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309136 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BAout SelectEncodeLogic.v(55) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(55): variable \"BAout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SelectEncodeLogic.v(39) " "Verilog HDL Case Statement warning at SelectEncodeLogic.v(39): incomplete case statement has no default case item" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rselect SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"Rselect\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R15in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R15in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R14in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R14in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R13in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R13in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R12in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R12in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R11in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R11in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R10in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R10in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R9in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R9in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R8in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R8in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R7in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R7in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R6in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R6in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309137 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R5in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R5in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R4in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R4in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R3in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R2in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R1in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R0in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R15out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R15out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R14out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R14out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R13out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R13out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R12out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R12out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R11out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R11out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R10out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R10out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309138 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R9out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R9out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R8out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R8out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R7out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R7out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R6out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R6out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R5out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R5out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R4out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R4out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R3out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R2out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R1out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R0out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out SelectEncodeLogic.v(8) " "Inferred latch for \"R0out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out SelectEncodeLogic.v(8) " "Inferred latch for \"R1out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out SelectEncodeLogic.v(8) " "Inferred latch for \"R2out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out SelectEncodeLogic.v(8) " "Inferred latch for \"R3out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309139 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out SelectEncodeLogic.v(8) " "Inferred latch for \"R4out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out SelectEncodeLogic.v(8) " "Inferred latch for \"R5out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out SelectEncodeLogic.v(8) " "Inferred latch for \"R6out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out SelectEncodeLogic.v(8) " "Inferred latch for \"R7out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out SelectEncodeLogic.v(8) " "Inferred latch for \"R8out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out SelectEncodeLogic.v(8) " "Inferred latch for \"R9out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out SelectEncodeLogic.v(8) " "Inferred latch for \"R10out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out SelectEncodeLogic.v(8) " "Inferred latch for \"R11out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out SelectEncodeLogic.v(8) " "Inferred latch for \"R12out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out SelectEncodeLogic.v(8) " "Inferred latch for \"R13out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out SelectEncodeLogic.v(8) " "Inferred latch for \"R14out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out SelectEncodeLogic.v(8) " "Inferred latch for \"R15out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in SelectEncodeLogic.v(8) " "Inferred latch for \"R0in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in SelectEncodeLogic.v(8) " "Inferred latch for \"R1in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in SelectEncodeLogic.v(8) " "Inferred latch for \"R2in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309140 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in SelectEncodeLogic.v(8) " "Inferred latch for \"R3in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in SelectEncodeLogic.v(8) " "Inferred latch for \"R4in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in SelectEncodeLogic.v(8) " "Inferred latch for \"R5in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in SelectEncodeLogic.v(8) " "Inferred latch for \"R6in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in SelectEncodeLogic.v(8) " "Inferred latch for \"R7in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in SelectEncodeLogic.v(8) " "Inferred latch for \"R8in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in SelectEncodeLogic.v(8) " "Inferred latch for \"R9in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in SelectEncodeLogic.v(8) " "Inferred latch for \"R10in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in SelectEncodeLogic.v(8) " "Inferred latch for \"R11in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in SelectEncodeLogic.v(8) " "Inferred latch for \"R12in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in SelectEncodeLogic.v(8) " "Inferred latch for \"R13in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in SelectEncodeLogic.v(8) " "Inferred latch for \"R14in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in SelectEncodeLogic.v(8) " "Inferred latch for \"R15in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselect\[0\] SelectEncodeLogic.v(13) " "Inferred latch for \"Rselect\[0\]\" at SelectEncodeLogic.v(13)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselect\[1\] SelectEncodeLogic.v(13) " "Inferred latch for \"Rselect\[1\]\" at SelectEncodeLogic.v(13)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309141 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselect\[2\] SelectEncodeLogic.v(13) " "Inferred latch for \"Rselect\[2\]\" at SelectEncodeLogic.v(13)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309142 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselect\[3\] SelectEncodeLogic.v(13) " "Inferred latch for \"Rselect\[3\]\" at SelectEncodeLogic.v(13)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309142 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselect\[4\] SelectEncodeLogic.v(13) " "Inferred latch for \"Rselect\[4\]\" at SelectEncodeLogic.v(13)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309142 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 Reg32:R0 " "Elaborating entity \"Reg32\" for hierarchy \"Reg32:R0\"" {  } { { "Datapath2.v" "R0" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309144 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Reg32.v(9) " "Verilog HDL Always Construct warning at Reg32.v(9): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Reg32.v(9) " "Inferred latch for \"Q\[0\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Reg32.v(9) " "Inferred latch for \"Q\[1\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Reg32.v(9) " "Inferred latch for \"Q\[2\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Reg32.v(9) " "Inferred latch for \"Q\[3\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Reg32.v(9) " "Inferred latch for \"Q\[4\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Reg32.v(9) " "Inferred latch for \"Q\[5\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Reg32.v(9) " "Inferred latch for \"Q\[6\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] Reg32.v(9) " "Inferred latch for \"Q\[7\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] Reg32.v(9) " "Inferred latch for \"Q\[8\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] Reg32.v(9) " "Inferred latch for \"Q\[9\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] Reg32.v(9) " "Inferred latch for \"Q\[10\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309146 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] Reg32.v(9) " "Inferred latch for \"Q\[11\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] Reg32.v(9) " "Inferred latch for \"Q\[12\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] Reg32.v(9) " "Inferred latch for \"Q\[13\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] Reg32.v(9) " "Inferred latch for \"Q\[14\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] Reg32.v(9) " "Inferred latch for \"Q\[15\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] Reg32.v(9) " "Inferred latch for \"Q\[16\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] Reg32.v(9) " "Inferred latch for \"Q\[17\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] Reg32.v(9) " "Inferred latch for \"Q\[18\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] Reg32.v(9) " "Inferred latch for \"Q\[19\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] Reg32.v(9) " "Inferred latch for \"Q\[20\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] Reg32.v(9) " "Inferred latch for \"Q\[21\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] Reg32.v(9) " "Inferred latch for \"Q\[22\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] Reg32.v(9) " "Inferred latch for \"Q\[23\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] Reg32.v(9) " "Inferred latch for \"Q\[24\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] Reg32.v(9) " "Inferred latch for \"Q\[25\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] Reg32.v(9) " "Inferred latch for \"Q\[26\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] Reg32.v(9) " "Inferred latch for \"Q\[27\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309147 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] Reg32.v(9) " "Inferred latch for \"Q\[28\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309148 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] Reg32.v(9) " "Inferred latch for \"Q\[29\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309148 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] Reg32.v(9) " "Inferred latch for \"Q\[30\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309148 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] Reg32.v(9) " "Inferred latch for \"Q\[31\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309148 "|Datapath|Reg32:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MdMultiplexer MdMultiplexer:MMUX " "Elaborating entity \"MdMultiplexer\" for hierarchy \"MdMultiplexer:MMUX\"" {  } { { "Datapath2.v" "MMUX" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg64 Reg64:Z " "Elaborating entity \"Reg64\" for hierarchy \"Reg64:Z\"" {  } { { "Datapath2.v" "Z" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309196 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Reg64.v(9) " "Verilog HDL Always Construct warning at Reg64.v(9): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065309198 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Reg64.v(9) " "Inferred latch for \"Q\[0\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309198 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Reg64.v(9) " "Inferred latch for \"Q\[1\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309199 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Reg64.v(9) " "Inferred latch for \"Q\[2\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309199 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Reg64.v(9) " "Inferred latch for \"Q\[3\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309199 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Reg64.v(9) " "Inferred latch for \"Q\[4\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309199 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Reg64.v(9) " "Inferred latch for \"Q\[5\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309199 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Reg64.v(9) " "Inferred latch for \"Q\[6\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309199 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] Reg64.v(9) " "Inferred latch for \"Q\[7\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309199 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] Reg64.v(9) " "Inferred latch for \"Q\[8\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309199 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] Reg64.v(9) " "Inferred latch for \"Q\[9\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309199 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] Reg64.v(9) " "Inferred latch for \"Q\[10\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309199 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] Reg64.v(9) " "Inferred latch for \"Q\[11\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] Reg64.v(9) " "Inferred latch for \"Q\[12\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] Reg64.v(9) " "Inferred latch for \"Q\[13\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] Reg64.v(9) " "Inferred latch for \"Q\[14\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] Reg64.v(9) " "Inferred latch for \"Q\[15\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] Reg64.v(9) " "Inferred latch for \"Q\[16\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] Reg64.v(9) " "Inferred latch for \"Q\[17\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] Reg64.v(9) " "Inferred latch for \"Q\[18\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] Reg64.v(9) " "Inferred latch for \"Q\[19\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] Reg64.v(9) " "Inferred latch for \"Q\[20\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] Reg64.v(9) " "Inferred latch for \"Q\[21\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] Reg64.v(9) " "Inferred latch for \"Q\[22\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] Reg64.v(9) " "Inferred latch for \"Q\[23\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] Reg64.v(9) " "Inferred latch for \"Q\[24\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] Reg64.v(9) " "Inferred latch for \"Q\[25\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] Reg64.v(9) " "Inferred latch for \"Q\[26\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] Reg64.v(9) " "Inferred latch for \"Q\[27\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] Reg64.v(9) " "Inferred latch for \"Q\[28\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] Reg64.v(9) " "Inferred latch for \"Q\[29\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] Reg64.v(9) " "Inferred latch for \"Q\[30\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] Reg64.v(9) " "Inferred latch for \"Q\[31\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] Reg64.v(9) " "Inferred latch for \"Q\[32\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] Reg64.v(9) " "Inferred latch for \"Q\[33\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309200 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] Reg64.v(9) " "Inferred latch for \"Q\[34\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] Reg64.v(9) " "Inferred latch for \"Q\[35\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] Reg64.v(9) " "Inferred latch for \"Q\[36\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] Reg64.v(9) " "Inferred latch for \"Q\[37\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] Reg64.v(9) " "Inferred latch for \"Q\[38\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] Reg64.v(9) " "Inferred latch for \"Q\[39\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] Reg64.v(9) " "Inferred latch for \"Q\[40\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[41\] Reg64.v(9) " "Inferred latch for \"Q\[41\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[42\] Reg64.v(9) " "Inferred latch for \"Q\[42\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[43\] Reg64.v(9) " "Inferred latch for \"Q\[43\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[44\] Reg64.v(9) " "Inferred latch for \"Q\[44\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[45\] Reg64.v(9) " "Inferred latch for \"Q\[45\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[46\] Reg64.v(9) " "Inferred latch for \"Q\[46\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[47\] Reg64.v(9) " "Inferred latch for \"Q\[47\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[48\] Reg64.v(9) " "Inferred latch for \"Q\[48\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309201 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[49\] Reg64.v(9) " "Inferred latch for \"Q\[49\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[50\] Reg64.v(9) " "Inferred latch for \"Q\[50\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[51\] Reg64.v(9) " "Inferred latch for \"Q\[51\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[52\] Reg64.v(9) " "Inferred latch for \"Q\[52\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[53\] Reg64.v(9) " "Inferred latch for \"Q\[53\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[54\] Reg64.v(9) " "Inferred latch for \"Q\[54\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[55\] Reg64.v(9) " "Inferred latch for \"Q\[55\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[56\] Reg64.v(9) " "Inferred latch for \"Q\[56\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[57\] Reg64.v(9) " "Inferred latch for \"Q\[57\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[58\] Reg64.v(9) " "Inferred latch for \"Q\[58\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[59\] Reg64.v(9) " "Inferred latch for \"Q\[59\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[60\] Reg64.v(9) " "Inferred latch for \"Q\[60\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[61\] Reg64.v(9) " "Inferred latch for \"Q\[61\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[62\] Reg64.v(9) " "Inferred latch for \"Q\[62\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[63\] Reg64.v(9) " "Inferred latch for \"Q\[63\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678065309202 "|Datapath|Reg64:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "Datapath2.v" "ALU" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_or ALU:ALU\|and_or:and_instance " "Elaborating entity \"and_or\" for hierarchy \"ALU:ALU\|and_or:and_instance\"" {  } { { "ALU.v" "and_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_32 ALU:ALU\|Add_rca_32:add_instance " "Elaborating entity \"Add_rca_32\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_16 ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1 " "Elaborating entity \"Add_rca_16\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\"" {  } { { "Add_rca_32.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_4 ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1 " "Elaborating entity \"Add_rca_4\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\"" {  } { { "Add_rca_16.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_16.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_full ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1 " "Elaborating entity \"Add_full\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\"" {  } { { "Add_rca_4.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_4.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_half ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1 " "Elaborating entity \"Add_half\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1\"" {  } { { "Add_full.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_full.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub_rca_32 ALU:ALU\|Sub_rca_32:sub_instance " "Elaborating entity \"Sub_rca_32\" for hierarchy \"ALU:ALU\|Sub_rca_32:sub_instance\"" {  } { { "ALU.v" "sub_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065309772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate ALU:ALU\|negate:negate_instance " "Elaborating entity \"negate\" for hierarchy \"ALU:ALU\|negate:negate_instance\"" {  } { { "ALU.v" "negate_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:ALU\|shift_right:shift_right_instance " "Elaborating entity \"shift_right\" for hierarchy \"ALU:ALU\|shift_right:shift_right_instance\"" {  } { { "ALU.v" "shift_right_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:ALU\|shift_left:shift_left_instance " "Elaborating entity \"shift_left\" for hierarchy \"ALU:ALU\|shift_left:shift_left_instance\"" {  } { { "ALU.v" "shift_left_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror ALU:ALU\|ror:ror_instance " "Elaborating entity \"ror\" for hierarchy \"ALU:ALU\|ror:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310065 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ror.v(5) " "Verilog HDL Always Construct warning at ror.v(5): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ror.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ror.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065310068 "|Datapath|ALU:ALU|ror:ror_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol ALU:ALU\|rol:rol_instance " "Elaborating entity \"rol\" for hierarchy \"ALU:ALU\|rol:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310070 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp rol.v(5) " "Verilog HDL Always Construct warning at rol.v(5): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "rol.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/rol.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678065310074 "|Datapath|ALU:ALU|rol:rol_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra ALU:ALU\|shra:shra_instance " "Elaborating entity \"shra\" for hierarchy \"ALU:ALU\|shra:shra_instance\"" {  } { { "ALU.v" "shra_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult ALU:ALU\|mult:mult_instance " "Elaborating entity \"mult\" for hierarchy \"ALU:ALU\|mult:mult_instance\"" {  } { { "ALU.v" "mult_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310082 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(27) " "Verilog HDL Case Statement warning at mult.v(27): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678065310088 "|ALU|mult:mult_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(29) " "Verilog HDL Case Statement warning at mult.v(29): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678065310088 "|ALU|mult:mult_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(31) " "Verilog HDL Case Statement warning at mult.v(31): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678065310088 "|ALU|mult:mult_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div ALU:ALU\|div:div_instance " "Elaborating entity \"div\" for hierarchy \"ALU:ALU\|div:div_instance\"" {  } { { "ALU.v" "div_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_encoder bus_encoder:Bus_Encoder " "Elaborating entity \"bus_encoder\" for hierarchy \"bus_encoder:Bus_Encoder\"" {  } { { "Datapath2.v" "Bus_Encoder" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_multiplexer bus_multiplexer:Bus_Multiplexer " "Elaborating entity \"bus_multiplexer\" for hierarchy \"bus_multiplexer:Bus_Multiplexer\"" {  } { { "Datapath2.v" "Bus_Multiplexer" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "Datapath2.v" "RAM" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONFF CONFF:CONFF " "Elaborating entity \"CONFF\" for hierarchy \"CONFF:CONFF\"" {  } { { "Datapath2.v" "CONFF" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678065310111 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1678065311100 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/ELEC 374/CPUProject/output_files/CPU.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/ELEC 374/CPUProject/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1678065311798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678065312039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312039 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "65 " "Design contains 65 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|clr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIout " "No output dependent on input pin \"HIout\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|HIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOout " "No output dependent on input pin \"LOout\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|LOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zin " "No output dependent on input pin \"Zin\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Zin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zhighout " "No output dependent on input pin \"Zhighout\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Zhighout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zlowout " "No output dependent on input pin \"Zlowout\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Zlowout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Yin " "No output dependent on input pin \"Yin\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Yin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRout " "No output dependent on input pin \"MDRout\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|MDRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Read " "No output dependent on input pin \"Read\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Write " "No output dependent on input pin \"Write\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout " "No output dependent on input pin \"Cout\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Cout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MBIout " "No output dependent on input pin \"MBIout\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|MBIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[0\] " "No output dependent on input pin \"manualBusInput\[0\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[1\] " "No output dependent on input pin \"manualBusInput\[1\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[2\] " "No output dependent on input pin \"manualBusInput\[2\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[3\] " "No output dependent on input pin \"manualBusInput\[3\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[4\] " "No output dependent on input pin \"manualBusInput\[4\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[5\] " "No output dependent on input pin \"manualBusInput\[5\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[6\] " "No output dependent on input pin \"manualBusInput\[6\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[7\] " "No output dependent on input pin \"manualBusInput\[7\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[8\] " "No output dependent on input pin \"manualBusInput\[8\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[9\] " "No output dependent on input pin \"manualBusInput\[9\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[10\] " "No output dependent on input pin \"manualBusInput\[10\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[11\] " "No output dependent on input pin \"manualBusInput\[11\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[12\] " "No output dependent on input pin \"manualBusInput\[12\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[13\] " "No output dependent on input pin \"manualBusInput\[13\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[14\] " "No output dependent on input pin \"manualBusInput\[14\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[15\] " "No output dependent on input pin \"manualBusInput\[15\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[16\] " "No output dependent on input pin \"manualBusInput\[16\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[17\] " "No output dependent on input pin \"manualBusInput\[17\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[18\] " "No output dependent on input pin \"manualBusInput\[18\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[19\] " "No output dependent on input pin \"manualBusInput\[19\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[20\] " "No output dependent on input pin \"manualBusInput\[20\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[21\] " "No output dependent on input pin \"manualBusInput\[21\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[22\] " "No output dependent on input pin \"manualBusInput\[22\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[23\] " "No output dependent on input pin \"manualBusInput\[23\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[24\] " "No output dependent on input pin \"manualBusInput\[24\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[25\] " "No output dependent on input pin \"manualBusInput\[25\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[26\] " "No output dependent on input pin \"manualBusInput\[26\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[27\] " "No output dependent on input pin \"manualBusInput\[27\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[28\] " "No output dependent on input pin \"manualBusInput\[28\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[29\] " "No output dependent on input pin \"manualBusInput\[29\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[30\] " "No output dependent on input pin \"manualBusInput\[30\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "manualBusInput\[31\] " "No output dependent on input pin \"manualBusInput\[31\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|manualBusInput[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OpCode\[0\] " "No output dependent on input pin \"OpCode\[0\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|OpCode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OpCode\[1\] " "No output dependent on input pin \"OpCode\[1\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|OpCode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OpCode\[2\] " "No output dependent on input pin \"OpCode\[2\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|OpCode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OpCode\[3\] " "No output dependent on input pin \"OpCode\[3\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|OpCode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OpCode\[4\] " "No output dependent on input pin \"OpCode\[4\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|OpCode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Gra " "No output dependent on input pin \"Gra\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Gra"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Grb " "No output dependent on input pin \"Grb\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Grb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Grc " "No output dependent on input pin \"Grc\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Grc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rin " "No output dependent on input pin \"Rin\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Rin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rout " "No output dependent on input pin \"Rout\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|Rout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BAout " "No output dependent on input pin \"BAout\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|BAout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONin " "No output dependent on input pin \"CONin\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|CONin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutportIn " "No output dependent on input pin \"OutportIn\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678065312102 "|Datapath2|OutportIn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1678065312102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678065312108 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678065312108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678065312108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678065312168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 20:15:12 2023 " "Processing ended: Sun Mar 05 20:15:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678065312168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678065312168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678065312168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678065312168 ""}
