// Seed: 3460518061
module module_0 (
    input tri id_0,
    input wor id_1
);
  parameter id_3 = -1;
  assign module_2.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd59
) (
    input uwire _id_0,
    input tri1 id_1,
    output wire id_2,
    output tri0 id_3,
    output supply1 id_4
);
  wire [-1 : id_0] id_6, id_7;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_4 = id_1 / -1;
  logic id_8;
  ;
endmodule
module module_2 #(
    parameter id_13 = 32'd24,
    parameter id_3  = 32'd58
) (
    input tri id_0,
    input wor id_1,
    input wor id_2,
    input uwire _id_3,
    output wire id_4,
    input tri1 id_5,
    output supply1 id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wand id_9[-1 : id_13  -  id_3],
    input tri id_10,
    input tri0 id_11,
    input wire id_12,
    input wire _id_13,
    output wand id_14,
    input wire id_15,
    input supply0 id_16
);
  logic id_18 = -1;
  module_0 modCall_1 (
      id_16,
      id_10
  );
endmodule
