# Reading pref.tcl
# do Atividade1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/lucca/Projetos 3 semestre/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/latchd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:03 on May 21,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/latchd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity late
# -- Compiling architecture behavior of late
# End time: 15:24:03 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopsubida.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:03 on May 21,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopsubida.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflopsubida
# -- Compiling architecture behavior of flipflopsubida
# End time: 15:24:03 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/Pacotedeff.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:03 on May 21,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/Pacotedeff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Pacotedeff
# End time: 15:24:03 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopdescida.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:03 on May 21,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopdescida.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflopdescida
# -- Compiling architecture behavior of flipflopdescida
# End time: 15:24:04 on May 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/Atividade1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:04 on May 21,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/Atividade1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Pacotedeff
# -- Compiling entity Atividade1
# -- Compiling architecture behavior of Atividade1
# End time: 15:24:04 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
