("Cache_Controller_Test_pins:/\tCache_Controller_Test_pins 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests Cache_Controller_Test_pins schematic }:a"))) nil)("Controller_L1Read:/\tController_L1Read 16nm spectreText" (("open" (nil hierarchy "/{16nm Controller_L1Read spectreText }:a"))) nil)("Controller_TagWrite:/\tController_TagWrite 16nm spectre" (("open" (nil hierarchy "/{16nm Controller_TagWrite spectre }:a"))) (((-0.2625 -2.05625) (1.7 -0.56875)) "a" "Symbol" 22))("Controller_L1Write:/\tController_L1Write 16nm spectre" (("open" (nil hierarchy "/{16nm Controller_L1Write spectre }:a"))) (((-0.28125 -1.7625) (2.21875 0.1375)) "a" "Symbol" 22))("Controller_L1Read:/\tController_L1Read 16nm spectre" (("open" (nil hierarchy "/{16nm Controller_L1Read spectre }:a"))) (((-0.65 -3.85625) (4.825 0.30625)) "a" "Symbol" 22))("Controller_TagRead:/\tController_TagRead 16nm spectre" (("open" (nil hierarchy "/{16nm Controller_TagRead spectre }:a"))) (((-2.44375 -4.41875) (4.94375 1.19375)) "a" "Symbol" 22))("Cache_Controller_Test2:/\tCache_Controller_Test2 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests Cache_Controller_Test2 schematic }:a"))) (((-7.0375 -5.0375) (22.0125 16.9625)) "a" "Schematics" 2))("MCsetup_Test:/\tMCsetup_Test 16nm_Tests adexl" (("open" (nil hierarchy "/{16nm_Tests MCsetup_Test adexl }:a"))) nil)("MCsetup_Test:/\tMCsetup_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests MCsetup_Test schematic }:a"))) (((-1.66875 -0.99375) (1.375 1.2375)) "a" "adexl-schematic" 19))("inv_Test:/\tinv_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests inv_Test schematic }:a"))) (((-2.5625 -1.7625) (0.975 2.325)) "a" "Schematics XL" 0))