INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sources_1/ip/ipcore/sim/ipcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipcore
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sources_1/new/ALUCt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCt
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sources_1/new/XD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sources_1/new/clkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sources_1/new/segControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segControl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog Project/cpu/cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol subSign, assumed default net type wire [F:/verilog Project/cpu/cpu.srcs/sim_1/new/tb.v:33]
