From 8e38b770be7fcde05f20419e26f16acabd2749ce Mon Sep 17 00:00:00 2001
From: John Jacques <john.jacques@intel.com>
Date: Fri, 9 Dec 2016 16:29:37 +0200
Subject: [PATCH 193/213] drivers/pci: PEI Gen3 EQ Control Value Update

Overwrite the default value with 0x1017201.

Signed-off-by: Karol Barski <karolx.barski@intel.com>
Signed-off-by: John Jacques <john.jacques@intel.com>
Signed-off-by: Bruce Ashfield <bruce.ashfield@windriver.com>
---
 drivers/pci/host/pcie-axxia.c | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/drivers/pci/host/pcie-axxia.c b/drivers/pci/host/pcie-axxia.c
index 42c5f43..3ef9799 100644
--- a/drivers/pci/host/pcie-axxia.c
+++ b/drivers/pci/host/pcie-axxia.c
@@ -51,6 +51,8 @@
 #define PORT_LOGIC_LINK_WIDTH_2_LANES   (0x2 << 8)
 #define PORT_LOGIC_LINK_WIDTH_4_LANES   (0x4 << 8)
 
+#define PCIE_GEN3_EQ_CONTROL_OFF        0x8a8
+
 #define PCIE_MSI_ADDR_LO                0x820
 #define PCIE_MSI_ADDR_HI                0x824
 #define PCIE_MSI_INTR0_ENABLE           0x828
@@ -542,6 +544,9 @@ void axxia_pcie_setup_rc(struct pcie_port *pp)
 
 	axxia_pcie_writel_rc(pp, val, PCIE_PORT_LINK_CONTROL);
 
+	/* Add Mikes tweak for GEN3_EQ_CONTROL */
+	axxia_pcie_writel_rc(pp, 0x1017201, PCIE_GEN3_EQ_CONTROL_OFF);
+
 	/* setup bus numbers */
 	axxia_pcie_readl_rc(pp, PCI_PRIMARY_BUS, &val);
 	val &= 0xff000000;
-- 
1.9.1

