library verilog;
use verilog.vl_types.all;
entity Mux is
    port(
        \Select\        : in     vl_logic_vector(1 downto 0);
        Data1           : in     vl_logic_vector(31 downto 0);
        Data2           : in     vl_logic_vector(31 downto 0);
        Data3           : in     vl_logic_vector(31 downto 0);
        Data4           : in     vl_logic_vector(31 downto 0);
        Result          : out    vl_logic_vector(31 downto 0)
    );
end Mux;
