<profile>

<section name = "Vivado HLS Report for 'foo'" level="0">
<item name = "Date">Wed Dec 25 22:46:44 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">lab11_z2</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">0.10</item>
<item name = "Estimated clock period (ns)">8.470</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">65, 65, 65, 65, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop">64, 64, 4, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 3, 0, 47</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 42</column>
<column name="Register">-, -, 84, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">0, 7, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="t_r_fu_88_p2">*, 3, 0, 21, 32, 32</column>
<column name="i_1_fu_77_p2">+, 0, 0, 15, 5, 1</column>
<column name="exitcond_fu_71_p2">icmp, 0, 0, 11, 5, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="i_reg_60">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="i_1_reg_95">5, 0, 5, 0</column>
<column name="i_reg_60">5, 0, 5, 0</column>
<column name="t_in_reg_110">32, 0, 32, 0</column>
<column name="t_r_reg_116">32, 0, 32, 0</column>
<column name="tmp_reg_100">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, foo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, foo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, foo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, foo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, foo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, foo, return value</column>
<column name="d_in_address0">out, 4, ap_memory, d_in, array</column>
<column name="d_in_ce0">out, 1, ap_memory, d_in, array</column>
<column name="d_in_q0">in, 32, ap_memory, d_in, array</column>
<column name="d_out_address0">out, 4, ap_memory, d_out, array</column>
<column name="d_out_ce0">out, 1, ap_memory, d_out, array</column>
<column name="d_out_we0">out, 1, ap_memory, d_out, array</column>
<column name="d_out_d0">out, 32, ap_memory, d_out, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.47</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'t_r', lab11_z2/foo.c:10">mul, 8.47, 8.47, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
