# VLSI_PROJECT
Design and Layout of the Logic Function F=((A.B)+E+(C.D))' implemented using Complementary CMOS Logic in Cadence Virtuoso.
https://subitabintahasibanonna.github.io/VLSI_PROJECT/
