# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Sep 5 2020 18:48:49

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for vga_controller|i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (vga_controller|i_Clk:R vs. vga_controller|i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_VGA_Grn_0
			6.2.2::Path details for port: o_VGA_Grn_1
			6.2.3::Path details for port: o_VGA_Grn_2
			6.2.4::Path details for port: o_VGA_HSync
			6.2.5::Path details for port: o_VGA_VSync
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_VGA_Grn_0
			6.5.2::Path details for port: o_VGA_Grn_1
			6.5.3::Path details for port: o_VGA_Grn_2
			6.5.4::Path details for port: o_VGA_HSync
			6.5.5::Path details for port: o_VGA_VSync
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: vga_controller|i_Clk  | Frequency: 250.59 MHz  | Target: 148.15 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
vga_controller|i_Clk  vga_controller|i_Clk  6750             2759        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port    Clock Port  Clock to Out  Clock Reference:Phase   
-----------  ----------  ------------  ----------------------  
o_VGA_Grn_0  i_Clk       11216         vga_controller|i_Clk:R  
o_VGA_Grn_1  i_Clk       11504         vga_controller|i_Clk:R  
o_VGA_Grn_2  i_Clk       11805         vga_controller|i_Clk:R  
o_VGA_HSync  i_Clk       11216         vga_controller|i_Clk:R  
o_VGA_VSync  i_Clk       12381         vga_controller|i_Clk:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port    Clock Port  Minimum Clock to Out  Clock Reference:Phase   
-----------  ----------  --------------------  ----------------------  
o_VGA_Grn_0  i_Clk       8552                  vga_controller|i_Clk:R  
o_VGA_Grn_1  i_Clk       8875                  vga_controller|i_Clk:R  
o_VGA_Grn_2  i_Clk       9198                  vga_controller|i_Clk:R  
o_VGA_HSync  i_Clk       8181                  vga_controller|i_Clk:R  
o_VGA_VSync  i_Clk       8721                  vga_controller|i_Clk:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for vga_controller|i_Clk
**************************************************
Clock: vga_controller|i_Clk
Frequency: 250.59 MHz | Target: 148.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_1_LC_2_3_7/ce
Capture Clock    : v_counter_1_LC_2_3_7/clk
Setup Constraint : 6750p
Path slack       : 2759p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3451
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6372
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__169/I                             Odrv12                         0              4948   2759  RISE       1
I__169/O                             Odrv12                       491              5439   2759  RISE       1
I__171/I                             LocalMux                       0              5439   2759  RISE       1
I__171/O                             LocalMux                     330              5769   2759  RISE       1
I__173/I                             CEMux                          0              5769   2759  RISE       1
I__173/O                             CEMux                        603              6372   2759  RISE       1
v_counter_1_LC_2_3_7/ce              LogicCell40_SEQ_MODE_1000      0              6372   2759  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (vga_controller|i_Clk:R vs. vga_controller|i_Clk:R)
*********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_1_LC_2_3_7/ce
Capture Clock    : v_counter_1_LC_2_3_7/clk
Setup Constraint : 6750p
Path slack       : 2759p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3451
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6372
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__169/I                             Odrv12                         0              4948   2759  RISE       1
I__169/O                             Odrv12                       491              5439   2759  RISE       1
I__171/I                             LocalMux                       0              5439   2759  RISE       1
I__171/O                             LocalMux                     330              5769   2759  RISE       1
I__173/I                             CEMux                          0              5769   2759  RISE       1
I__173/O                             CEMux                        603              6372   2759  RISE       1
v_counter_1_LC_2_3_7/ce              LogicCell40_SEQ_MODE_1000      0              6372   2759  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

6.2.1::Path details for port: o_VGA_Grn_0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_0
Clock Port         : i_Clk
Clock Reference    : vga_controller|i_Clk:R
Clock to Out Delay : 11216


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              8295
---------------------------- ------
Clock To Out Delay            11216

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               vga_controller             0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__175/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__175/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__176/I                                            GlobalMux                  0      1918               RISE  1       
I__176/O                                            GlobalMux                  154    2073               RISE  1       
I__179/I                                            ClkMux                     0      2073               RISE  1       
I__179/O                                            ClkMux                     309    2381               RISE  1       
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
v_counter_1_LC_2_3_7/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  6       
I__257/I                               LocalMux                   0      2921               RISE  1       
I__257/O                               LocalMux                   330    3251               RISE  1       
I__263/I                               InMux                      0      3251               RISE  1       
I__263/O                               InMux                      259    3510               RISE  1       
v_counter_RNIUQM31_1_LC_2_4_2/in1      LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
v_counter_RNIUQM31_1_LC_2_4_2/ltout    LogicCell40_SEQ_MODE_0000  379    3889               FALL  1       
I__355/I                               CascadeMux                 0      3889               FALL  1       
I__355/O                               CascadeMux                 0      3889               FALL  1       
v_counter_RNITMD72_3_LC_2_4_3/in2      LogicCell40_SEQ_MODE_0000  0      3889               FALL  1       
v_counter_RNITMD72_3_LC_2_4_3/ltout    LogicCell40_SEQ_MODE_0000  344    4233               FALL  1       
I__354/I                               CascadeMux                 0      4233               FALL  1       
I__354/O                               CascadeMux                 0      4233               FALL  1       
v_counter_RNI905B3_6_LC_2_4_4/in2      LogicCell40_SEQ_MODE_0000  0      4233               FALL  1       
v_counter_RNI905B3_6_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_0000  379    4612               RISE  1       
I__351/I                               Odrv4                      0      4612               RISE  1       
I__351/O                               Odrv4                      351    4962               RISE  1       
I__352/I                               LocalMux                   0      4962               RISE  1       
I__352/O                               LocalMux                   330    5292               RISE  1       
I__353/I                               InMux                      0      5292               RISE  1       
I__353/O                               InMux                      259    5551               RISE  1       
v_counter_RNII2008_9_LC_2_2_4/in1      LogicCell40_SEQ_MODE_0000  0      5551               RISE  1       
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000  400    5951               RISE  3       
I__228/I                               Odrv4                      0      5951               RISE  1       
I__228/O                               Odrv4                      351    6302               RISE  1       
I__230/I                               LocalMux                   0      6302               RISE  1       
I__230/O                               LocalMux                   330    6631               RISE  1       
I__232/I                               IoInMux                    0      6631               RISE  1       
I__232/O                               IoInMux                    259    6891               RISE  1       
o_VGA_Grn_0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6891               RISE  1       
o_VGA_Grn_0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9128               FALL  1       
o_VGA_Grn_0_obuf_iopad/DIN             IO_PAD                     0      9128               FALL  1       
o_VGA_Grn_0_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   11216              FALL  1       
o_VGA_Grn_0                            vga_controller             0      11216              FALL  1       

6.2.2::Path details for port: o_VGA_Grn_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_1
Clock Port         : i_Clk
Clock Reference    : vga_controller|i_Clk:R
Clock to Out Delay : 11504


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              8583
---------------------------- ------
Clock To Out Delay            11504

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               vga_controller             0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__175/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__175/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__176/I                                            GlobalMux                  0      1918               RISE  1       
I__176/O                                            GlobalMux                  154    2073               RISE  1       
I__179/I                                            ClkMux                     0      2073               RISE  1       
I__179/O                                            ClkMux                     309    2381               RISE  1       
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
v_counter_1_LC_2_3_7/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  6       
I__257/I                               LocalMux                   0      2921               RISE  1       
I__257/O                               LocalMux                   330    3251               RISE  1       
I__263/I                               InMux                      0      3251               RISE  1       
I__263/O                               InMux                      259    3510               RISE  1       
v_counter_RNIUQM31_1_LC_2_4_2/in1      LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
v_counter_RNIUQM31_1_LC_2_4_2/ltout    LogicCell40_SEQ_MODE_0000  379    3889               FALL  1       
I__355/I                               CascadeMux                 0      3889               FALL  1       
I__355/O                               CascadeMux                 0      3889               FALL  1       
v_counter_RNITMD72_3_LC_2_4_3/in2      LogicCell40_SEQ_MODE_0000  0      3889               FALL  1       
v_counter_RNITMD72_3_LC_2_4_3/ltout    LogicCell40_SEQ_MODE_0000  344    4233               FALL  1       
I__354/I                               CascadeMux                 0      4233               FALL  1       
I__354/O                               CascadeMux                 0      4233               FALL  1       
v_counter_RNI905B3_6_LC_2_4_4/in2      LogicCell40_SEQ_MODE_0000  0      4233               FALL  1       
v_counter_RNI905B3_6_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_0000  379    4612               RISE  1       
I__351/I                               Odrv4                      0      4612               RISE  1       
I__351/O                               Odrv4                      351    4962               RISE  1       
I__352/I                               LocalMux                   0      4962               RISE  1       
I__352/O                               LocalMux                   330    5292               RISE  1       
I__353/I                               InMux                      0      5292               RISE  1       
I__353/O                               InMux                      259    5551               RISE  1       
v_counter_RNII2008_9_LC_2_2_4/in1      LogicCell40_SEQ_MODE_0000  0      5551               RISE  1       
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000  400    5951               RISE  3       
I__229/I                               Odrv4                      0      5951               RISE  1       
I__229/O                               Odrv4                      351    6302               RISE  1       
I__231/I                               IoSpan4Mux                 0      6302               RISE  1       
I__231/O                               IoSpan4Mux                 288    6589               RISE  1       
I__233/I                               LocalMux                   0      6589               RISE  1       
I__233/O                               LocalMux                   330    6919               RISE  1       
I__235/I                               IoInMux                    0      6919               RISE  1       
I__235/O                               IoInMux                    259    7179               RISE  1       
o_VGA_Grn_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7179               RISE  1       
o_VGA_Grn_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9416               FALL  1       
o_VGA_Grn_1_obuf_iopad/DIN             IO_PAD                     0      9416               FALL  1       
o_VGA_Grn_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   11504              FALL  1       
o_VGA_Grn_1                            vga_controller             0      11504              FALL  1       

6.2.3::Path details for port: o_VGA_Grn_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_2
Clock Port         : i_Clk
Clock Reference    : vga_controller|i_Clk:R
Clock to Out Delay : 11805


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              8884
---------------------------- ------
Clock To Out Delay            11805

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               vga_controller             0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__175/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__175/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__176/I                                            GlobalMux                  0      1918               RISE  1       
I__176/O                                            GlobalMux                  154    2073               RISE  1       
I__179/I                                            ClkMux                     0      2073               RISE  1       
I__179/O                                            ClkMux                     309    2381               RISE  1       
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
v_counter_2_LC_2_3_1/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__321/I                               LocalMux                   0      2921               RISE  1       
I__321/O                               LocalMux                   330    3251               RISE  1       
I__325/I                               InMux                      0      3251               RISE  1       
I__325/O                               InMux                      259    3510               RISE  1       
v_counter_RNIUQM31_1_LC_2_4_2/in0      LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
v_counter_RNIUQM31_1_LC_2_4_2/ltout    LogicCell40_SEQ_MODE_0000  386    3896               FALL  1       
I__355/I                               CascadeMux                 0      3896               FALL  1       
I__355/O                               CascadeMux                 0      3896               FALL  1       
v_counter_RNITMD72_3_LC_2_4_3/in2      LogicCell40_SEQ_MODE_0000  0      3896               FALL  1       
v_counter_RNITMD72_3_LC_2_4_3/ltout    LogicCell40_SEQ_MODE_0000  344    4240               FALL  1       
I__354/I                               CascadeMux                 0      4240               FALL  1       
I__354/O                               CascadeMux                 0      4240               FALL  1       
v_counter_RNI905B3_6_LC_2_4_4/in2      LogicCell40_SEQ_MODE_0000  0      4240               FALL  1       
v_counter_RNI905B3_6_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_0000  379    4619               RISE  1       
I__351/I                               Odrv4                      0      4619               RISE  1       
I__351/O                               Odrv4                      351    4969               RISE  1       
I__352/I                               LocalMux                   0      4969               RISE  1       
I__352/O                               LocalMux                   330    5299               RISE  1       
I__353/I                               InMux                      0      5299               RISE  1       
I__353/O                               InMux                      259    5558               RISE  1       
v_counter_RNII2008_9_LC_2_2_4/in1      LogicCell40_SEQ_MODE_0000  0      5558               RISE  1       
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000  379    5937               FALL  3       
I__229/I                               Odrv4                      0      5937               FALL  1       
I__229/O                               Odrv4                      372    6309               FALL  1       
I__231/I                               IoSpan4Mux                 0      6309               FALL  1       
I__231/O                               IoSpan4Mux                 323    6631               FALL  1       
I__234/I                               IoSpan4Mux                 0      6631               FALL  1       
I__234/O                               IoSpan4Mux                 323    6954               FALL  1       
I__236/I                               LocalMux                   0      6954               FALL  1       
I__236/O                               LocalMux                   309    7263               FALL  1       
I__237/I                               IoInMux                    0      7263               FALL  1       
I__237/O                               IoInMux                    217    7480               FALL  1       
o_VGA_Grn_2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7480               FALL  1       
o_VGA_Grn_2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9717               FALL  1       
o_VGA_Grn_2_obuf_iopad/DIN             IO_PAD                     0      9717               FALL  1       
o_VGA_Grn_2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   11805              FALL  1       
o_VGA_Grn_2                            vga_controller             0      11805              FALL  1       

6.2.4::Path details for port: o_VGA_HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_HSync
Clock Port         : i_Clk
Clock Reference    : vga_controller|i_Clk:R
Clock to Out Delay : 11216


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              8295
---------------------------- ------
Clock To Out Delay            11216

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               vga_controller             0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__175/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__175/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__176/I                                            GlobalMux                  0      1918               RISE  1       
I__176/O                                            GlobalMux                  154    2073               RISE  1       
I__178/I                                            ClkMux                     0      2073               RISE  1       
I__178/O                                            ClkMux                     309    2381               RISE  1       
h_counter_0_LC_1_2_4/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
h_counter_0_LC_1_2_4/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  5       
I__89/I                                LocalMux                   0      2921               RISE  1       
I__89/O                                LocalMux                   330    3251               RISE  1       
I__94/I                                InMux                      0      3251               RISE  1       
I__94/O                                InMux                      259    3510               RISE  1       
h_counter_RNIV3CR_1_LC_1_1_0/in0       LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
h_counter_RNIV3CR_1_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_0000  449    3959               RISE  2       
I__161/I                               LocalMux                   0      3959               RISE  1       
I__161/O                               LocalMux                   330    4289               RISE  1       
I__163/I                               InMux                      0      4289               RISE  1       
I__163/O                               InMux                      259    4548               RISE  1       
o_VGA_HSync_obuf_RNO_3_LC_2_1_3/in0    LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
o_VGA_HSync_obuf_RNO_3_LC_2_1_3/ltout  LogicCell40_SEQ_MODE_0000  386    4934               FALL  1       
I__164/I                               CascadeMux                 0      4934               FALL  1       
I__164/O                               CascadeMux                 0      4934               FALL  1       
o_VGA_HSync_obuf_RNO_1_LC_2_1_4/in2    LogicCell40_SEQ_MODE_0000  0      4934               FALL  1       
o_VGA_HSync_obuf_RNO_1_LC_2_1_4/lcout  LogicCell40_SEQ_MODE_0000  379    5313               RISE  1       
I__140/I                               LocalMux                   0      5313               RISE  1       
I__140/O                               LocalMux                   330    5643               RISE  1       
I__141/I                               InMux                      0      5643               RISE  1       
I__141/O                               InMux                      259    5902               RISE  1       
o_VGA_HSync_obuf_RNO_LC_2_1_7/in1      LogicCell40_SEQ_MODE_0000  0      5902               RISE  1       
o_VGA_HSync_obuf_RNO_LC_2_1_7/lcout    LogicCell40_SEQ_MODE_0000  400    6302               RISE  1       
I__137/I                               LocalMux                   0      6302               RISE  1       
I__137/O                               LocalMux                   330    6631               RISE  1       
I__138/I                               IoInMux                    0      6631               RISE  1       
I__138/O                               IoInMux                    259    6891               RISE  1       
o_VGA_HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6891               RISE  1       
o_VGA_HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9128               FALL  1       
o_VGA_HSync_obuf_iopad/DIN             IO_PAD                     0      9128               FALL  1       
o_VGA_HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   11216              FALL  1       
o_VGA_HSync                            vga_controller             0      11216              FALL  1       

6.2.5::Path details for port: o_VGA_VSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_VSync
Clock Port         : i_Clk
Clock Reference    : vga_controller|i_Clk:R
Clock to Out Delay : 12381


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9460
---------------------------- ------
Clock To Out Delay            12381

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               vga_controller             0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__175/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__175/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__176/I                                            GlobalMux                  0      1918               RISE  1       
I__176/O                                            GlobalMux                  154    2073               RISE  1       
I__179/I                                            ClkMux                     0      2073               RISE  1       
I__179/O                                            ClkMux                     309    2381               RISE  1       
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
v_counter_0_LC_2_3_3/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  7       
I__297/I                               LocalMux                   0      2921               RISE  1       
I__297/O                               LocalMux                   330    3251               RISE  1       
I__304/I                               InMux                      0      3251               RISE  1       
I__304/O                               InMux                      259    3510               RISE  1       
o_VGA_VSync_obuf_RNO_3_LC_1_4_2/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
o_VGA_VSync_obuf_RNO_3_LC_1_4_2/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__102/I                               LocalMux                   0      3959               RISE  1       
I__102/O                               LocalMux                   330    4289               RISE  1       
I__103/I                               InMux                      0      4289               RISE  1       
I__103/O                               InMux                      259    4548               RISE  1       
o_VGA_VSync_obuf_RNO_2_LC_1_4_1/in1    LogicCell40_SEQ_MODE_0000  0      4548               RISE  1       
o_VGA_VSync_obuf_RNO_2_LC_1_4_1/lcout  LogicCell40_SEQ_MODE_0000  400    4948               RISE  1       
I__100/I                               LocalMux                   0      4948               RISE  1       
I__100/O                               LocalMux                   330    5278               RISE  1       
I__101/I                               InMux                      0      5278               RISE  1       
I__101/O                               InMux                      259    5537               RISE  1       
o_VGA_VSync_obuf_RNO_1_LC_1_4_5/in0    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
o_VGA_VSync_obuf_RNO_1_LC_1_4_5/lcout  LogicCell40_SEQ_MODE_0000  449    5986               RISE  1       
I__360/I                               LocalMux                   0      5986               RISE  1       
I__360/O                               LocalMux                   330    6316               RISE  1       
I__361/I                               InMux                      0      6316               RISE  1       
I__361/O                               InMux                      259    6575               RISE  1       
o_VGA_VSync_obuf_RNO_LC_2_4_1/in1      LogicCell40_SEQ_MODE_0000  0      6575               RISE  1       
o_VGA_VSync_obuf_RNO_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_0000  400    6975               RISE  1       
I__356/I                               Odrv12                     0      6975               RISE  1       
I__356/O                               Odrv12                     491    7466               RISE  1       
I__357/I                               LocalMux                   0      7466               RISE  1       
I__357/O                               LocalMux                   330    7796               RISE  1       
I__358/I                               IoInMux                    0      7796               RISE  1       
I__358/O                               IoInMux                    259    8055               RISE  1       
o_VGA_VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8055               RISE  1       
o_VGA_VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   10293              FALL  1       
o_VGA_VSync_obuf_iopad/DIN             IO_PAD                     0      10293              FALL  1       
o_VGA_VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   12381              FALL  1       
o_VGA_VSync                            vga_controller             0      12381              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_VGA_Grn_0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_0
Clock Port         : i_Clk
Clock Reference    : vga_controller|i_Clk:R
Clock to Out Delay : 8552


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5631
---------------------------- ------
Clock To Out Delay             8552

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               vga_controller             0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__175/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__175/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__176/I                                            GlobalMux                  0      1918               RISE  1       
I__176/O                                            GlobalMux                  154    2073               RISE  1       
I__178/I                                            ClkMux                     0      2073               RISE  1       
I__178/O                                            ClkMux                     309    2381               RISE  1       
h_counter_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
h_counter_9_LC_1_2_0/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  4       
I__239/I                               LocalMux                   0      2921               FALL  1       
I__239/O                               LocalMux                   309    3230               FALL  1       
I__243/I                               InMux                      0      3230               FALL  1       
I__243/O                               InMux                      217    3447               FALL  1       
v_counter_RNII2008_9_LC_2_2_4/in3      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000  288    3735               FALL  3       
I__228/I                               Odrv4                      0      3735               FALL  1       
I__228/O                               Odrv4                      372    4107               FALL  1       
I__230/I                               LocalMux                   0      4107               FALL  1       
I__230/O                               LocalMux                   309    4415               FALL  1       
I__232/I                               IoInMux                    0      4415               FALL  1       
I__232/O                               IoInMux                    217    4633               FALL  1       
o_VGA_Grn_0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4633               FALL  1       
o_VGA_Grn_0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6638               RISE  1       
o_VGA_Grn_0_obuf_iopad/DIN             IO_PAD                     0      6638               RISE  1       
o_VGA_Grn_0_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8552               RISE  1       
o_VGA_Grn_0                            vga_controller             0      8552               RISE  1       

6.5.2::Path details for port: o_VGA_Grn_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_1
Clock Port         : i_Clk
Clock Reference    : vga_controller|i_Clk:R
Clock to Out Delay : 8875


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5954
---------------------------- ------
Clock To Out Delay             8875

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               vga_controller             0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__175/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__175/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__176/I                                            GlobalMux                  0      1918               RISE  1       
I__176/O                                            GlobalMux                  154    2073               RISE  1       
I__178/I                                            ClkMux                     0      2073               RISE  1       
I__178/O                                            ClkMux                     309    2381               RISE  1       
h_counter_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
h_counter_9_LC_1_2_0/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  4       
I__239/I                               LocalMux                   0      2921               FALL  1       
I__239/O                               LocalMux                   309    3230               FALL  1       
I__243/I                               InMux                      0      3230               FALL  1       
I__243/O                               InMux                      217    3447               FALL  1       
v_counter_RNII2008_9_LC_2_2_4/in3      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000  288    3735               FALL  3       
I__229/I                               Odrv4                      0      3735               FALL  1       
I__229/O                               Odrv4                      372    4107               FALL  1       
I__231/I                               IoSpan4Mux                 0      4107               FALL  1       
I__231/O                               IoSpan4Mux                 323    4429               FALL  1       
I__233/I                               LocalMux                   0      4429               FALL  1       
I__233/O                               LocalMux                   309    4738               FALL  1       
I__235/I                               IoInMux                    0      4738               FALL  1       
I__235/O                               IoInMux                    217    4955               FALL  1       
o_VGA_Grn_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4955               FALL  1       
o_VGA_Grn_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6961               RISE  1       
o_VGA_Grn_1_obuf_iopad/DIN             IO_PAD                     0      6961               RISE  1       
o_VGA_Grn_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8875               RISE  1       
o_VGA_Grn_1                            vga_controller             0      8875               RISE  1       

6.5.3::Path details for port: o_VGA_Grn_2
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_Grn_2
Clock Port         : i_Clk
Clock Reference    : vga_controller|i_Clk:R
Clock to Out Delay : 9198


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6277
---------------------------- ------
Clock To Out Delay             9198

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               vga_controller             0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__175/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__175/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__176/I                                            GlobalMux                  0      1918               RISE  1       
I__176/O                                            GlobalMux                  154    2073               RISE  1       
I__178/I                                            ClkMux                     0      2073               RISE  1       
I__178/O                                            ClkMux                     309    2381               RISE  1       
h_counter_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
h_counter_9_LC_1_2_0/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  4       
I__239/I                               LocalMux                   0      2921               FALL  1       
I__239/O                               LocalMux                   309    3230               FALL  1       
I__243/I                               InMux                      0      3230               FALL  1       
I__243/O                               InMux                      217    3447               FALL  1       
v_counter_RNII2008_9_LC_2_2_4/in3      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000  288    3735               FALL  3       
I__229/I                               Odrv4                      0      3735               FALL  1       
I__229/O                               Odrv4                      372    4107               FALL  1       
I__231/I                               IoSpan4Mux                 0      4107               FALL  1       
I__231/O                               IoSpan4Mux                 323    4429               FALL  1       
I__234/I                               IoSpan4Mux                 0      4429               FALL  1       
I__234/O                               IoSpan4Mux                 323    4752               FALL  1       
I__236/I                               LocalMux                   0      4752               FALL  1       
I__236/O                               LocalMux                   309    5060               FALL  1       
I__237/I                               IoInMux                    0      5060               FALL  1       
I__237/O                               IoInMux                    217    5278               FALL  1       
o_VGA_Grn_2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5278               FALL  1       
o_VGA_Grn_2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7284               RISE  1       
o_VGA_Grn_2_obuf_iopad/DIN             IO_PAD                     0      7284               RISE  1       
o_VGA_Grn_2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   9198               RISE  1       
o_VGA_Grn_2                            vga_controller             0      9198               RISE  1       

6.5.4::Path details for port: o_VGA_HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_HSync
Clock Port         : i_Clk
Clock Reference    : vga_controller|i_Clk:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5260
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               vga_controller             0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__175/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__175/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__176/I                                            GlobalMux                  0      1918               RISE  1       
I__176/O                                            GlobalMux                  154    2073               RISE  1       
I__180/I                                            ClkMux                     0      2073               RISE  1       
I__180/O                                            ClkMux                     309    2381               RISE  1       
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
h_counter_8_LC_1_1_7/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  4       
I__121/I                               LocalMux                   0      2921               FALL  1       
I__121/O                               LocalMux                   309    3230               FALL  1       
I__125/I                               InMux                      0      3230               FALL  1       
I__125/O                               InMux                      217    3447               FALL  1       
o_VGA_HSync_obuf_RNO_LC_2_1_7/in3      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
o_VGA_HSync_obuf_RNO_LC_2_1_7/lcout    LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__137/I                               LocalMux                   0      3735               FALL  1       
I__137/O                               LocalMux                   309    4044               FALL  1       
I__138/I                               IoInMux                    0      4044               FALL  1       
I__138/O                               IoInMux                    217    4261               FALL  1       
o_VGA_HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4261               FALL  1       
o_VGA_HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6267               RISE  1       
o_VGA_HSync_obuf_iopad/DIN             IO_PAD                     0      6267               RISE  1       
o_VGA_HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8181               RISE  1       
o_VGA_HSync                            vga_controller             0      8181               RISE  1       

6.5.5::Path details for port: o_VGA_VSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_VGA_VSync
Clock Port         : i_Clk
Clock Reference    : vga_controller|i_Clk:R
Clock to Out Delay : 8721


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5800
---------------------------- ------
Clock To Out Delay             8721

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               vga_controller             0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__175/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__175/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__176/I                                            GlobalMux                  0      1918               RISE  1       
I__176/O                                            GlobalMux                  154    2073               RISE  1       
I__177/I                                            ClkMux                     0      2073               RISE  1       
I__177/O                                            ClkMux                     309    2381               RISE  1       
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
v_counter_7_LC_1_3_6/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  4       
I__282/I                               LocalMux                   0      2921               FALL  1       
I__282/O                               LocalMux                   309    3230               FALL  1       
I__285/I                               InMux                      0      3230               FALL  1       
I__285/O                               InMux                      217    3447               FALL  1       
o_VGA_VSync_obuf_RNO_LC_2_4_1/in3      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
o_VGA_VSync_obuf_RNO_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__356/I                               Odrv12                     0      3735               FALL  1       
I__356/O                               Odrv12                     540    4275               FALL  1       
I__357/I                               LocalMux                   0      4275               FALL  1       
I__357/O                               LocalMux                   309    4584               FALL  1       
I__358/I                               IoInMux                    0      4584               FALL  1       
I__358/O                               IoInMux                    217    4801               FALL  1       
o_VGA_VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4801               FALL  1       
o_VGA_VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6807               RISE  1       
o_VGA_VSync_obuf_iopad/DIN             IO_PAD                     0      6807               RISE  1       
o_VGA_VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8721               RISE  1       
o_VGA_VSync                            vga_controller             0      8721               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_1_LC_2_3_7/ce
Capture Clock    : v_counter_1_LC_2_3_7/clk
Setup Constraint : 6750p
Path slack       : 2759p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3451
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6372
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__169/I                             Odrv12                         0              4948   2759  RISE       1
I__169/O                             Odrv12                       491              5439   2759  RISE       1
I__171/I                             LocalMux                       0              5439   2759  RISE       1
I__171/O                             LocalMux                     330              5769   2759  RISE       1
I__173/I                             CEMux                          0              5769   2759  RISE       1
I__173/O                             CEMux                        603              6372   2759  RISE       1
v_counter_1_LC_2_3_7/ce              LogicCell40_SEQ_MODE_1000      0              6372   2759  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_3_LC_2_3_6/ce
Capture Clock    : v_counter_3_LC_2_3_6/clk
Setup Constraint : 6750p
Path slack       : 2759p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3451
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6372
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__169/I                             Odrv12                         0              4948   2759  RISE       1
I__169/O                             Odrv12                       491              5439   2759  RISE       1
I__171/I                             LocalMux                       0              5439   2759  RISE       1
I__171/O                             LocalMux                     330              5769   2759  RISE       1
I__173/I                             CEMux                          0              5769   2759  RISE       1
I__173/O                             CEMux                        603              6372   2759  RISE       1
v_counter_3_LC_2_3_6/ce              LogicCell40_SEQ_MODE_1000      0              6372   2759  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_9_LC_2_3_4/ce
Capture Clock    : v_counter_9_LC_2_3_4/clk
Setup Constraint : 6750p
Path slack       : 2759p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3451
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6372
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__169/I                             Odrv12                         0              4948   2759  RISE       1
I__169/O                             Odrv12                       491              5439   2759  RISE       1
I__171/I                             LocalMux                       0              5439   2759  RISE       1
I__171/O                             LocalMux                     330              5769   2759  RISE       1
I__173/I                             CEMux                          0              5769   2759  RISE       1
I__173/O                             CEMux                        603              6372   2759  RISE       1
v_counter_9_LC_2_3_4/ce              LogicCell40_SEQ_MODE_1000      0              6372   2759  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_9_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_0_LC_2_3_3/ce
Capture Clock    : v_counter_0_LC_2_3_3/clk
Setup Constraint : 6750p
Path slack       : 2759p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3451
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6372
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__169/I                             Odrv12                         0              4948   2759  RISE       1
I__169/O                             Odrv12                       491              5439   2759  RISE       1
I__171/I                             LocalMux                       0              5439   2759  RISE       1
I__171/O                             LocalMux                     330              5769   2759  RISE       1
I__173/I                             CEMux                          0              5769   2759  RISE       1
I__173/O                             CEMux                        603              6372   2759  RISE       1
v_counter_0_LC_2_3_3/ce              LogicCell40_SEQ_MODE_1000      0              6372   2759  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_2_LC_2_3_1/ce
Capture Clock    : v_counter_2_LC_2_3_1/clk
Setup Constraint : 6750p
Path slack       : 2759p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3451
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6372
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__169/I                             Odrv12                         0              4948   2759  RISE       1
I__169/O                             Odrv12                       491              5439   2759  RISE       1
I__171/I                             LocalMux                       0              5439   2759  RISE       1
I__171/O                             LocalMux                     330              5769   2759  RISE       1
I__173/I                             CEMux                          0              5769   2759  RISE       1
I__173/O                             CEMux                        603              6372   2759  RISE       1
v_counter_2_LC_2_3_1/ce              LogicCell40_SEQ_MODE_1000      0              6372   2759  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_9_LC_2_3_4/in3
Capture Clock    : v_counter_9_LC_2_3_4/clk
Setup Constraint : 6750p
Path slack       : 2844p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3093
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6014
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       6
I__254/I                                   LocalMux                       0              2921   2844  RISE       1
I__254/O                                   LocalMux                     330              3251   2844  RISE       1
I__260/I                                   InMux                          0              3251   2844  RISE       1
I__260/O                                   InMux                        259              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2844  RISE       2
v_counter_RNO_0_2_LC_1_3_1/carryin         LogicCell40_SEQ_MODE_0000      0              3770   2844  RISE       1
v_counter_RNO_0_2_LC_1_3_1/carryout        LogicCell40_SEQ_MODE_0000    126              3896   2844  RISE       2
v_counter_RNO_0_3_LC_1_3_2/carryin         LogicCell40_SEQ_MODE_0000      0              3896   2844  RISE       1
v_counter_RNO_0_3_LC_1_3_2/carryout        LogicCell40_SEQ_MODE_0000    126              4022   2844  RISE       2
v_counter_4_LC_1_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022   2844  RISE       1
v_counter_4_LC_1_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149   2844  RISE       2
v_counter_5_LC_1_3_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149   2844  RISE       1
v_counter_5_LC_1_3_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275   2844  RISE       2
v_counter_6_LC_1_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275   2844  RISE       1
v_counter_6_LC_1_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401   2844  RISE       2
v_counter_7_LC_1_3_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401   2844  RISE       1
v_counter_7_LC_1_3_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527   2844  RISE       2
v_counter_8_LC_1_3_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527   2844  RISE       1
v_counter_8_LC_1_3_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654   2844  RISE       1
IN_MUX_bfv_1_4_0_/carryinitin              ICE_CARRY_IN_MUX               0              4654   2844  RISE       1
IN_MUX_bfv_1_4_0_/carryinitout             ICE_CARRY_IN_MUX             196              4850   2844  RISE       1
I__104/I                                   InMux                          0              4850   2844  RISE       1
I__104/O                                   InMux                        259              5110   2844  RISE       1
v_counter_RNO_0_9_LC_1_4_0/in3             LogicCell40_SEQ_MODE_0000      0              5110   2844  RISE       1
v_counter_RNO_0_9_LC_1_4_0/lcout           LogicCell40_SEQ_MODE_0000    316              5425   2844  RISE       1
I__184/I                                   LocalMux                       0              5425   2844  RISE       1
I__184/O                                   LocalMux                     330              5755   2844  RISE       1
I__185/I                                   InMux                          0              5755   2844  RISE       1
I__185/O                                   InMux                        259              6014   2844  RISE       1
v_counter_9_LC_2_3_4/in3                   LogicCell40_SEQ_MODE_1000      0              6014   2844  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_9_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_8_LC_1_3_7/ce
Capture Clock    : v_counter_8_LC_1_3_7/clk
Setup Constraint : 6750p
Path slack       : 2899p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3311
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6232
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__170/I                             Odrv4                          0              4948   2900  RISE       1
I__170/O                             Odrv4                        351              5299   2900  RISE       1
I__172/I                             LocalMux                       0              5299   2900  RISE       1
I__172/O                             LocalMux                     330              5629   2900  RISE       1
I__174/I                             CEMux                          0              5629   2900  RISE       1
I__174/O                             CEMux                        603              6232   2900  RISE       1
v_counter_8_LC_1_3_7/ce              LogicCell40_SEQ_MODE_1000      0              6232   2900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_8_LC_1_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_7_LC_1_3_6/ce
Capture Clock    : v_counter_7_LC_1_3_6/clk
Setup Constraint : 6750p
Path slack       : 2899p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3311
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6232
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__170/I                             Odrv4                          0              4948   2900  RISE       1
I__170/O                             Odrv4                        351              5299   2900  RISE       1
I__172/I                             LocalMux                       0              5299   2900  RISE       1
I__172/O                             LocalMux                     330              5629   2900  RISE       1
I__174/I                             CEMux                          0              5629   2900  RISE       1
I__174/O                             CEMux                        603              6232   2900  RISE       1
v_counter_7_LC_1_3_6/ce              LogicCell40_SEQ_MODE_1000      0              6232   2900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_6_LC_1_3_5/ce
Capture Clock    : v_counter_6_LC_1_3_5/clk
Setup Constraint : 6750p
Path slack       : 2899p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3311
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6232
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__170/I                             Odrv4                          0              4948   2900  RISE       1
I__170/O                             Odrv4                        351              5299   2900  RISE       1
I__172/I                             LocalMux                       0              5299   2900  RISE       1
I__172/O                             LocalMux                     330              5629   2900  RISE       1
I__174/I                             CEMux                          0              5629   2900  RISE       1
I__174/O                             CEMux                        603              6232   2900  RISE       1
v_counter_6_LC_1_3_5/ce              LogicCell40_SEQ_MODE_1000      0              6232   2900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_5_LC_1_3_4/ce
Capture Clock    : v_counter_5_LC_1_3_4/clk
Setup Constraint : 6750p
Path slack       : 2899p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3311
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6232
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__170/I                             Odrv4                          0              4948   2900  RISE       1
I__170/O                             Odrv4                        351              5299   2900  RISE       1
I__172/I                             LocalMux                       0              5299   2900  RISE       1
I__172/O                             LocalMux                     330              5629   2900  RISE       1
I__174/I                             CEMux                          0              5629   2900  RISE       1
I__174/O                             CEMux                        603              6232   2900  RISE       1
v_counter_5_LC_1_3_4/ce              LogicCell40_SEQ_MODE_1000      0              6232   2900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_5_LC_1_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : v_counter_4_LC_1_3_3/ce
Capture Clock    : v_counter_4_LC_1_3_3/clk
Setup Constraint : 6750p
Path slack       : 2899p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9131

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      3311
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6232
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__212/I                             LocalMux                       0              3959   2759  RISE       1
I__212/O                             LocalMux                     330              4289   2759  RISE       1
I__215/I                             InMux                          0              4289   2759  RISE       1
I__215/O                             InMux                        259              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/in1    LogicCell40_SEQ_MODE_0000      0              4548   2759  RISE       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    400              4948   2759  RISE      10
I__170/I                             Odrv4                          0              4948   2900  RISE       1
I__170/O                             Odrv4                        351              5299   2900  RISE       1
I__172/I                             LocalMux                       0              5299   2900  RISE       1
I__172/O                             LocalMux                     330              5629   2900  RISE       1
I__174/I                             CEMux                          0              5629   2900  RISE       1
I__174/O                             CEMux                        603              6232   2900  RISE       1
v_counter_4_LC_1_3_3/ce              LogicCell40_SEQ_MODE_1000      0              6232   2900  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_5_LC_2_1_2/in2
Capture Clock    : h_counter_5_LC_2_1_2/clk
Setup Constraint : 6750p
Path slack       : 3181p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -372
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8760

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2658
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5579
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   2977  RISE       3
I__84/I                                       LocalMux                       0              2921   3180  RISE       1
I__84/O                                       LocalMux                     330              3251   3180  RISE       1
I__87/I                                       InMux                          0              3251   3180  RISE       1
I__87/O                                       InMux                        259              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/in1              LogicCell40_SEQ_MODE_0000      0              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/carryout         LogicCell40_SEQ_MODE_0000    259              3770   3180  RISE       2
h_counter_2_LC_1_1_1/carryin                  LogicCell40_SEQ_MODE_1000      0              3770   3180  RISE       1
h_counter_2_LC_1_1_1/carryout                 LogicCell40_SEQ_MODE_1000    126              3896   3180  RISE       2
h_counter_3_LC_1_1_2/carryin                  LogicCell40_SEQ_MODE_1000      0              3896   3180  RISE       1
h_counter_3_LC_1_1_2/carryout                 LogicCell40_SEQ_MODE_1000    126              4022   3180  RISE       2
h_counter_4_LC_1_1_3/carryin                  LogicCell40_SEQ_MODE_1000      0              4022   3180  RISE       1
h_counter_4_LC_1_1_3/carryout                 LogicCell40_SEQ_MODE_1000    126              4149   3180  RISE       2
I__74/I                                       InMux                          0              4149   3180  RISE       1
I__74/O                                       InMux                        259              4408   3180  RISE       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/in3    LogicCell40_SEQ_MODE_0000      0              4408   3180  RISE       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/lcout  LogicCell40_SEQ_MODE_0000    316              4724   3180  RISE       2
I__166/I                                      LocalMux                       0              4724   3180  RISE       1
I__166/O                                      LocalMux                     330              5053   3180  RISE       1
I__167/I                                      InMux                          0              5053   3180  RISE       1
I__167/O                                      InMux                        259              5313   3180  RISE       1
h_counter_RNO_0_5_LC_2_1_1/in3                LogicCell40_SEQ_MODE_0000      0              5313   3180  RISE       1
h_counter_RNO_0_5_LC_2_1_1/ltout              LogicCell40_SEQ_MODE_0000    267              5579   3180  RISE       1
I__165/I                                      CascadeMux                     0              5579   3180  RISE       1
I__165/O                                      CascadeMux                     0              5579   3180  RISE       1
h_counter_5_LC_2_1_2/in2                      LogicCell40_SEQ_MODE_1000      0              5579   3180  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__181/I                                            ClkMux                         0              2073  RISE       1
I__181/O                                            ClkMux                       309              2381  RISE       1
h_counter_5_LC_2_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_2_LC_1_1_1/lcout
Path End         : h_counter_8_LC_1_1_7/in0
Capture Clock    : h_counter_8_LC_1_1_7/clk
Setup Constraint : 6750p
Path slack       : 3208p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -470
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8661

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2532
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_2_LC_1_1_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       4
I__152/I                             LocalMux                       0              2921   2844  RISE       1
I__152/O                             LocalMux                     330              3251   2844  RISE       1
I__156/I                             InMux                          0              3251   2844  RISE       1
I__156/O                             InMux                        259              3510   2844  RISE       1
h_counter_RNI2COM1_1_LC_1_2_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   2844  RISE       1
h_counter_RNI2COM1_1_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2844  RISE       4
I__188/I                             LocalMux                       0              3959   3208  RISE       1
I__188/O                             LocalMux                     330              4289   3208  RISE       1
I__191/I                             InMux                          0              4289   3208  RISE       1
I__191/O                             InMux                        259              4548   3208  RISE       1
h_counter_RNO_0_8_LC_1_2_2/in3       LogicCell40_SEQ_MODE_0000      0              4548   3208  RISE       1
h_counter_RNO_0_8_LC_1_2_2/lcout     LogicCell40_SEQ_MODE_0000    316              4864   3208  RISE       1
I__97/I                              LocalMux                       0              4864   3208  RISE       1
I__97/O                              LocalMux                     330              5194   3208  RISE       1
I__98/I                              InMux                          0              5194   3208  RISE       1
I__98/O                              InMux                        259              5453   3208  RISE       1
h_counter_8_LC_1_1_7/in0             LogicCell40_SEQ_MODE_1000      0              5453   3208  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : h_counter_9_LC_1_2_0/in0
Capture Clock    : h_counter_9_LC_1_2_0/clk
Setup Constraint : 6750p
Path slack       : 3208p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -470
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8661

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2532
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__119/I                             LocalMux                       0              2921   2759  RISE       1
I__119/O                             LocalMux                     330              3251   2759  RISE       1
I__123/I                             InMux                          0              3251   2759  RISE       1
I__123/O                             InMux                        259              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   2759  RISE       1
h_counter_RNIO2PM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2759  RISE       3
I__210/I                             LocalMux                       0              3959   3208  RISE       1
I__210/O                             LocalMux                     330              4289   3208  RISE       1
I__213/I                             InMux                          0              4289   3208  RISE       1
I__213/O                             InMux                        259              4548   3208  RISE       1
h_counter_RNO_0_9_LC_1_2_7/in3       LogicCell40_SEQ_MODE_0000      0              4548   3208  RISE       1
h_counter_RNO_0_9_LC_1_2_7/lcout     LogicCell40_SEQ_MODE_0000    316              4864   3208  RISE       1
I__80/I                              LocalMux                       0              4864   3208  RISE       1
I__80/O                              LocalMux                     330              5194   3208  RISE       1
I__81/I                              InMux                          0              5194   3208  RISE       1
I__81/O                              InMux                        259              5453   3208  RISE       1
h_counter_9_LC_1_2_0/in0             LogicCell40_SEQ_MODE_1000      0              5453   3208  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_5_LC_2_1_2/in0
Capture Clock    : h_counter_5_LC_2_1_2/clk
Setup Constraint : 6750p
Path slack       : 3348p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -470
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8661

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2392
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5313
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   2977  RISE       3
I__84/I                                       LocalMux                       0              2921   3180  RISE       1
I__84/O                                       LocalMux                     330              3251   3180  RISE       1
I__87/I                                       InMux                          0              3251   3180  RISE       1
I__87/O                                       InMux                        259              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/in1              LogicCell40_SEQ_MODE_0000      0              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/carryout         LogicCell40_SEQ_MODE_0000    259              3770   3180  RISE       2
h_counter_2_LC_1_1_1/carryin                  LogicCell40_SEQ_MODE_1000      0              3770   3180  RISE       1
h_counter_2_LC_1_1_1/carryout                 LogicCell40_SEQ_MODE_1000    126              3896   3180  RISE       2
h_counter_3_LC_1_1_2/carryin                  LogicCell40_SEQ_MODE_1000      0              3896   3180  RISE       1
h_counter_3_LC_1_1_2/carryout                 LogicCell40_SEQ_MODE_1000    126              4022   3180  RISE       2
h_counter_4_LC_1_1_3/carryin                  LogicCell40_SEQ_MODE_1000      0              4022   3180  RISE       1
h_counter_4_LC_1_1_3/carryout                 LogicCell40_SEQ_MODE_1000    126              4149   3180  RISE       2
I__74/I                                       InMux                          0              4149   3180  RISE       1
I__74/O                                       InMux                        259              4408   3180  RISE       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/in3    LogicCell40_SEQ_MODE_0000      0              4408   3180  RISE       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/lcout  LogicCell40_SEQ_MODE_0000    316              4724   3180  RISE       2
I__166/I                                      LocalMux                       0              4724   3180  RISE       1
I__166/O                                      LocalMux                     330              5053   3180  RISE       1
I__168/I                                      InMux                          0              5053   3348  RISE       1
I__168/O                                      InMux                        259              5313   3348  RISE       1
h_counter_5_LC_2_1_2/in0                      LogicCell40_SEQ_MODE_1000      0              5313   3348  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__181/I                                            ClkMux                         0              2073  RISE       1
I__181/O                                            ClkMux                       309              2381  RISE       1
h_counter_5_LC_2_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_9_LC_1_2_0/in3
Capture Clock    : h_counter_9_LC_1_2_0/clk
Setup Constraint : 6750p
Path slack       : 3748p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2189
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   2977  RISE       3
I__84/I                                          LocalMux                       0              2921   3180  RISE       1
I__84/O                                          LocalMux                     330              3251   3180  RISE       1
I__87/I                                          InMux                          0              3251   3180  RISE       1
I__87/O                                          InMux                        259              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   3180  RISE       2
h_counter_2_LC_1_1_1/carryin                     LogicCell40_SEQ_MODE_1000      0              3770   3180  RISE       1
h_counter_2_LC_1_1_1/carryout                    LogicCell40_SEQ_MODE_1000    126              3896   3180  RISE       2
h_counter_3_LC_1_1_2/carryin                     LogicCell40_SEQ_MODE_1000      0              3896   3180  RISE       1
h_counter_3_LC_1_1_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4022   3180  RISE       2
h_counter_4_LC_1_1_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4022   3180  RISE       1
h_counter_4_LC_1_1_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4149   3180  RISE       2
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149   3748  RISE       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275   3748  RISE       2
h_counter_6_LC_1_1_5/carryin                     LogicCell40_SEQ_MODE_1000      0              4275   3748  RISE       1
h_counter_6_LC_1_1_5/carryout                    LogicCell40_SEQ_MODE_1000    126              4401   3748  RISE       2
h_counter_7_LC_1_1_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4401   3748  RISE       1
h_counter_7_LC_1_1_6/carryout                    LogicCell40_SEQ_MODE_1000    126              4527   3748  RISE       2
h_counter_8_LC_1_1_7/carryin                     LogicCell40_SEQ_MODE_1000      0              4527   3748  RISE       1
h_counter_8_LC_1_1_7/carryout                    LogicCell40_SEQ_MODE_1000    126              4654   3748  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4654   3748  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4850   3748  RISE       1
I__70/I                                          InMux                          0              4850   3748  RISE       1
I__70/O                                          InMux                        259              5110   3748  RISE       1
h_counter_9_LC_1_2_0/in3                         LogicCell40_SEQ_MODE_1000      0              5110   3748  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_3_LC_2_3_6/in3
Capture Clock    : v_counter_3_LC_2_3_6/clk
Setup Constraint : 6750p
Path slack       : 3798p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2139
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5060
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       6
I__254/I                                   LocalMux                       0              2921   2844  RISE       1
I__254/O                                   LocalMux                     330              3251   2844  RISE       1
I__260/I                                   InMux                          0              3251   2844  RISE       1
I__260/O                                   InMux                        259              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2844  RISE       2
v_counter_RNO_0_2_LC_1_3_1/carryin         LogicCell40_SEQ_MODE_0000      0              3770   2844  RISE       1
v_counter_RNO_0_2_LC_1_3_1/carryout        LogicCell40_SEQ_MODE_0000    126              3896   2844  RISE       2
I__78/I                                    InMux                          0              3896   3797  RISE       1
I__78/O                                    InMux                        259              4156   3797  RISE       1
v_counter_RNO_0_3_LC_1_3_2/in3             LogicCell40_SEQ_MODE_0000      0              4156   3797  RISE       1
v_counter_RNO_0_3_LC_1_3_2/lcout           LogicCell40_SEQ_MODE_0000    316              4471   3797  RISE       1
I__182/I                                   LocalMux                       0              4471   3797  RISE       1
I__182/O                                   LocalMux                     330              4801   3797  RISE       1
I__183/I                                   InMux                          0              4801   3797  RISE       1
I__183/O                                   InMux                        259              5060   3797  RISE       1
v_counter_3_LC_2_3_6/in3                   LogicCell40_SEQ_MODE_1000      0              5060   3797  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_2_LC_2_3_1/in3
Capture Clock    : v_counter_2_LC_2_3_1/clk
Setup Constraint : 6750p
Path slack       : 3924p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2013
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4934
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       6
I__254/I                                   LocalMux                       0              2921   2844  RISE       1
I__254/O                                   LocalMux                     330              3251   2844  RISE       1
I__260/I                                   InMux                          0              3251   2844  RISE       1
I__260/O                                   InMux                        259              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2844  RISE       2
I__79/I                                    InMux                          0              3770   3924  RISE       1
I__79/O                                    InMux                        259              4029   3924  RISE       1
v_counter_RNO_0_2_LC_1_3_1/in3             LogicCell40_SEQ_MODE_0000      0              4029   3924  RISE       1
v_counter_RNO_0_2_LC_1_3_1/lcout           LogicCell40_SEQ_MODE_0000    316              4345   3924  RISE       1
I__186/I                                   LocalMux                       0              4345   3924  RISE       1
I__186/O                                   LocalMux                     330              4675   3924  RISE       1
I__187/I                                   InMux                          0              4675   3924  RISE       1
I__187/O                                   InMux                        259              4934   3924  RISE       1
v_counter_2_LC_2_3_1/in3                   LogicCell40_SEQ_MODE_1000      0              4934   3924  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_8_LC_1_1_7/in3
Capture Clock    : h_counter_8_LC_1_1_7/clk
Setup Constraint : 6750p
Path slack       : 4071p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1866
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   2977  RISE       3
I__84/I                                          LocalMux                       0              2921   3180  RISE       1
I__84/O                                          LocalMux                     330              3251   3180  RISE       1
I__87/I                                          InMux                          0              3251   3180  RISE       1
I__87/O                                          InMux                        259              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   3180  RISE       2
h_counter_2_LC_1_1_1/carryin                     LogicCell40_SEQ_MODE_1000      0              3770   3180  RISE       1
h_counter_2_LC_1_1_1/carryout                    LogicCell40_SEQ_MODE_1000    126              3896   3180  RISE       2
h_counter_3_LC_1_1_2/carryin                     LogicCell40_SEQ_MODE_1000      0              3896   3180  RISE       1
h_counter_3_LC_1_1_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4022   3180  RISE       2
h_counter_4_LC_1_1_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4022   3180  RISE       1
h_counter_4_LC_1_1_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4149   3180  RISE       2
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149   3748  RISE       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275   3748  RISE       2
h_counter_6_LC_1_1_5/carryin                     LogicCell40_SEQ_MODE_1000      0              4275   3748  RISE       1
h_counter_6_LC_1_1_5/carryout                    LogicCell40_SEQ_MODE_1000    126              4401   3748  RISE       2
h_counter_7_LC_1_1_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4401   3748  RISE       1
h_counter_7_LC_1_1_6/carryout                    LogicCell40_SEQ_MODE_1000    126              4527   3748  RISE       2
I__71/I                                          InMux                          0              4527   4071  RISE       1
I__71/O                                          InMux                        259              4787   4071  RISE       1
h_counter_8_LC_1_1_7/in3                         LogicCell40_SEQ_MODE_1000      0              4787   4071  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_8_LC_1_3_7/in3
Capture Clock    : v_counter_8_LC_1_3_7/clk
Setup Constraint : 6750p
Path slack       : 4071p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1866
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       6
I__254/I                                   LocalMux                       0              2921   2844  RISE       1
I__254/O                                   LocalMux                     330              3251   2844  RISE       1
I__260/I                                   InMux                          0              3251   2844  RISE       1
I__260/O                                   InMux                        259              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2844  RISE       2
v_counter_RNO_0_2_LC_1_3_1/carryin         LogicCell40_SEQ_MODE_0000      0              3770   2844  RISE       1
v_counter_RNO_0_2_LC_1_3_1/carryout        LogicCell40_SEQ_MODE_0000    126              3896   2844  RISE       2
v_counter_RNO_0_3_LC_1_3_2/carryin         LogicCell40_SEQ_MODE_0000      0              3896   2844  RISE       1
v_counter_RNO_0_3_LC_1_3_2/carryout        LogicCell40_SEQ_MODE_0000    126              4022   2844  RISE       2
v_counter_4_LC_1_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022   2844  RISE       1
v_counter_4_LC_1_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149   2844  RISE       2
v_counter_5_LC_1_3_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149   2844  RISE       1
v_counter_5_LC_1_3_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275   2844  RISE       2
v_counter_6_LC_1_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275   2844  RISE       1
v_counter_6_LC_1_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401   2844  RISE       2
v_counter_7_LC_1_3_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401   2844  RISE       1
v_counter_7_LC_1_3_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527   2844  RISE       2
I__105/I                                   InMux                          0              4527   4071  RISE       1
I__105/O                                   InMux                        259              4787   4071  RISE       1
v_counter_8_LC_1_3_7/in3                   LogicCell40_SEQ_MODE_1000      0              4787   4071  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_8_LC_1_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_6_LC_1_3_5/lcout
Path End         : v_counter_3_LC_2_3_6/in0
Capture Clock    : v_counter_3_LC_2_3_6/clk
Setup Constraint : 6750p
Path slack       : 4113p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -470
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8661

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_6_LC_1_3_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3475  RISE       4
I__346/I                             LocalMux                       0              2921   4113  RISE       1
I__346/O                             LocalMux                     330              3251   4113  RISE       1
I__348/I                             InMux                          0              3251   4113  RISE       1
I__348/O                             InMux                        259              3510   4113  RISE       1
v_counter_RNI84KF1_9_LC_2_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4113  RISE       1
v_counter_RNI84KF1_9_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4113  RISE       4
I__315/I                             LocalMux                       0              3959   4113  RISE       1
I__315/O                             LocalMux                     330              4289   4113  RISE       1
I__318/I                             InMux                          0              4289   4113  RISE       1
I__318/O                             InMux                        259              4548   4113  RISE       1
v_counter_3_LC_2_3_6/in0             LogicCell40_SEQ_MODE_1000      0              4548   4113  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_6_LC_1_3_5/lcout
Path End         : v_counter_9_LC_2_3_4/in0
Capture Clock    : v_counter_9_LC_2_3_4/clk
Setup Constraint : 6750p
Path slack       : 4113p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -470
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8661

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_6_LC_1_3_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3475  RISE       4
I__346/I                             LocalMux                       0              2921   4113  RISE       1
I__346/O                             LocalMux                     330              3251   4113  RISE       1
I__348/I                             InMux                          0              3251   4113  RISE       1
I__348/O                             InMux                        259              3510   4113  RISE       1
v_counter_RNI84KF1_9_LC_2_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4113  RISE       1
v_counter_RNI84KF1_9_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4113  RISE       4
I__315/I                             LocalMux                       0              3959   4113  RISE       1
I__315/O                             LocalMux                     330              4289   4113  RISE       1
I__319/I                             InMux                          0              4289   4113  RISE       1
I__319/O                             InMux                        259              4548   4113  RISE       1
v_counter_9_LC_2_3_4/in0             LogicCell40_SEQ_MODE_1000      0              4548   4113  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_9_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_4_LC_1_3_3/lcout
Path End         : v_counter_2_LC_2_3_1/in0
Capture Clock    : v_counter_2_LC_2_3_1/clk
Setup Constraint : 6750p
Path slack       : 4162p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -470
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8661

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1578
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_4_LC_1_3_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3222  RISE       5
I__307/I                            LocalMux                       0              2921   4162  RISE       1
I__307/O                            LocalMux                     330              3251   4162  RISE       1
I__311/I                            InMux                          0              3251   4162  RISE       1
I__311/O                            InMux                        259              3510   4162  RISE       1
v_counter_RNIURPN_4_LC_2_4_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4162  RISE       1
v_counter_RNIURPN_4_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4162  RISE       3
I__287/I                            LocalMux                       0              3910   4162  RISE       1
I__287/O                            LocalMux                     330              4240   4162  RISE       1
I__289/I                            InMux                          0              4240   4162  RISE       1
I__289/O                            InMux                        259              4499   4162  RISE       1
v_counter_2_LC_2_3_1/in0            LogicCell40_SEQ_MODE_1000      0              4499   4162  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_7_LC_1_3_6/lcout
Path End         : v_counter_3_LC_2_3_6/in1
Capture Clock    : v_counter_3_LC_2_3_6/clk
Setup Constraint : 6750p
Path slack       : 4184p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_7_LC_1_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3601  RISE       4
I__281/I                             LocalMux                       0              2921   4183  RISE       1
I__281/O                             LocalMux                     330              3251   4183  RISE       1
I__284/I                             InMux                          0              3251   4183  RISE       1
I__284/O                             InMux                        259              3510   4183  RISE       1
v_counter_RNI95KF1_5_LC_2_4_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4183  RISE       1
v_counter_RNI95KF1_5_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4183  RISE       4
I__247/I                             LocalMux                       0              3959   4183  RISE       1
I__247/O                             LocalMux                     330              4289   4183  RISE       1
I__250/I                             InMux                          0              4289   4183  RISE       1
I__250/O                             InMux                        259              4548   4183  RISE       1
v_counter_3_LC_2_3_6/in1             LogicCell40_SEQ_MODE_1000      0              4548   4183  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_7_LC_1_3_6/lcout
Path End         : v_counter_9_LC_2_3_4/in1
Capture Clock    : v_counter_9_LC_2_3_4/clk
Setup Constraint : 6750p
Path slack       : 4184p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_7_LC_1_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3601  RISE       4
I__281/I                             LocalMux                       0              2921   4183  RISE       1
I__281/O                             LocalMux                     330              3251   4183  RISE       1
I__284/I                             InMux                          0              3251   4183  RISE       1
I__284/O                             InMux                        259              3510   4183  RISE       1
v_counter_RNI95KF1_5_LC_2_4_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4183  RISE       1
v_counter_RNI95KF1_5_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4183  RISE       4
I__247/I                             LocalMux                       0              3959   4183  RISE       1
I__247/O                             LocalMux                     330              4289   4183  RISE       1
I__251/I                             InMux                          0              4289   4183  RISE       1
I__251/O                             InMux                        259              4548   4183  RISE       1
v_counter_9_LC_2_3_4/in1             LogicCell40_SEQ_MODE_1000      0              4548   4183  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_9_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_6_LC_1_3_5/lcout
Path End         : v_counter_0_LC_2_3_3/in1
Capture Clock    : v_counter_0_LC_2_3_3/clk
Setup Constraint : 6750p
Path slack       : 4184p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_6_LC_1_3_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3475  RISE       4
I__346/I                             LocalMux                       0              2921   4113  RISE       1
I__346/O                             LocalMux                     330              3251   4113  RISE       1
I__348/I                             InMux                          0              3251   4113  RISE       1
I__348/O                             InMux                        259              3510   4113  RISE       1
v_counter_RNI84KF1_9_LC_2_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4113  RISE       1
v_counter_RNI84KF1_9_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4113  RISE       4
I__315/I                             LocalMux                       0              3959   4113  RISE       1
I__315/O                             LocalMux                     330              4289   4113  RISE       1
I__316/I                             InMux                          0              4289   4183  RISE       1
I__316/O                             InMux                        259              4548   4183  RISE       1
v_counter_0_LC_2_3_3/in1             LogicCell40_SEQ_MODE_1000      0              4548   4183  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_6_LC_1_3_5/lcout
Path End         : v_counter_2_LC_2_3_1/in1
Capture Clock    : v_counter_2_LC_2_3_1/clk
Setup Constraint : 6750p
Path slack       : 4184p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_6_LC_1_3_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3475  RISE       4
I__346/I                             LocalMux                       0              2921   4113  RISE       1
I__346/O                             LocalMux                     330              3251   4113  RISE       1
I__348/I                             InMux                          0              3251   4113  RISE       1
I__348/O                             InMux                        259              3510   4113  RISE       1
v_counter_RNI84KF1_9_LC_2_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4113  RISE       1
v_counter_RNI84KF1_9_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4113  RISE       4
I__315/I                             LocalMux                       0              3959   4113  RISE       1
I__315/O                             LocalMux                     330              4289   4113  RISE       1
I__317/I                             InMux                          0              4289   4183  RISE       1
I__317/O                             InMux                        259              4548   4183  RISE       1
v_counter_2_LC_2_3_1/in1             LogicCell40_SEQ_MODE_1000      0              4548   4183  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_7_LC_1_1_6/in3
Capture Clock    : h_counter_7_LC_1_1_6/clk
Setup Constraint : 6750p
Path slack       : 4197p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1740
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   2977  RISE       3
I__84/I                                          LocalMux                       0              2921   3180  RISE       1
I__84/O                                          LocalMux                     330              3251   3180  RISE       1
I__87/I                                          InMux                          0              3251   3180  RISE       1
I__87/O                                          InMux                        259              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   3180  RISE       2
h_counter_2_LC_1_1_1/carryin                     LogicCell40_SEQ_MODE_1000      0              3770   3180  RISE       1
h_counter_2_LC_1_1_1/carryout                    LogicCell40_SEQ_MODE_1000    126              3896   3180  RISE       2
h_counter_3_LC_1_1_2/carryin                     LogicCell40_SEQ_MODE_1000      0              3896   3180  RISE       1
h_counter_3_LC_1_1_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4022   3180  RISE       2
h_counter_4_LC_1_1_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4022   3180  RISE       1
h_counter_4_LC_1_1_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4149   3180  RISE       2
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149   3748  RISE       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275   3748  RISE       2
h_counter_6_LC_1_1_5/carryin                     LogicCell40_SEQ_MODE_1000      0              4275   3748  RISE       1
h_counter_6_LC_1_1_5/carryout                    LogicCell40_SEQ_MODE_1000    126              4401   3748  RISE       2
I__72/I                                          InMux                          0              4401   4197  RISE       1
I__72/O                                          InMux                        259              4661   4197  RISE       1
h_counter_7_LC_1_1_6/in3                         LogicCell40_SEQ_MODE_1000      0              4661   4197  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_7_LC_1_3_6/in3
Capture Clock    : v_counter_7_LC_1_3_6/clk
Setup Constraint : 6750p
Path slack       : 4197p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1740
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       6
I__254/I                                   LocalMux                       0              2921   2844  RISE       1
I__254/O                                   LocalMux                     330              3251   2844  RISE       1
I__260/I                                   InMux                          0              3251   2844  RISE       1
I__260/O                                   InMux                        259              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2844  RISE       2
v_counter_RNO_0_2_LC_1_3_1/carryin         LogicCell40_SEQ_MODE_0000      0              3770   2844  RISE       1
v_counter_RNO_0_2_LC_1_3_1/carryout        LogicCell40_SEQ_MODE_0000    126              3896   2844  RISE       2
v_counter_RNO_0_3_LC_1_3_2/carryin         LogicCell40_SEQ_MODE_0000      0              3896   2844  RISE       1
v_counter_RNO_0_3_LC_1_3_2/carryout        LogicCell40_SEQ_MODE_0000    126              4022   2844  RISE       2
v_counter_4_LC_1_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022   2844  RISE       1
v_counter_4_LC_1_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149   2844  RISE       2
v_counter_5_LC_1_3_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149   2844  RISE       1
v_counter_5_LC_1_3_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275   2844  RISE       2
v_counter_6_LC_1_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275   2844  RISE       1
v_counter_6_LC_1_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401   2844  RISE       2
I__106/I                                   InMux                          0              4401   4197  RISE       1
I__106/O                                   InMux                        259              4661   4197  RISE       1
v_counter_7_LC_1_3_6/in3                   LogicCell40_SEQ_MODE_1000      0              4661   4197  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_7_LC_1_3_6/lcout
Path End         : v_counter_0_LC_2_3_3/in2
Capture Clock    : v_counter_0_LC_2_3_3/clk
Setup Constraint : 6750p
Path slack       : 4212p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -372
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8760

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_7_LC_1_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3601  RISE       4
I__281/I                             LocalMux                       0              2921   4183  RISE       1
I__281/O                             LocalMux                     330              3251   4183  RISE       1
I__284/I                             InMux                          0              3251   4183  RISE       1
I__284/O                             InMux                        259              3510   4183  RISE       1
v_counter_RNI95KF1_5_LC_2_4_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4183  RISE       1
v_counter_RNI95KF1_5_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4183  RISE       4
I__247/I                             LocalMux                       0              3959   4183  RISE       1
I__247/O                             LocalMux                     330              4289   4183  RISE       1
I__248/I                             InMux                          0              4289   4211  RISE       1
I__248/O                             InMux                        259              4548   4211  RISE       1
I__252/I                             CascadeMux                     0              4548   4211  RISE       1
I__252/O                             CascadeMux                     0              4548   4211  RISE       1
v_counter_0_LC_2_3_3/in2             LogicCell40_SEQ_MODE_1000      0              4548   4211  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_7_LC_1_3_6/lcout
Path End         : v_counter_2_LC_2_3_1/in2
Capture Clock    : v_counter_2_LC_2_3_1/clk
Setup Constraint : 6750p
Path slack       : 4212p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -372
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8760

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_7_LC_1_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3601  RISE       4
I__281/I                             LocalMux                       0              2921   4183  RISE       1
I__281/O                             LocalMux                     330              3251   4183  RISE       1
I__284/I                             InMux                          0              3251   4183  RISE       1
I__284/O                             InMux                        259              3510   4183  RISE       1
v_counter_RNI95KF1_5_LC_2_4_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4183  RISE       1
v_counter_RNI95KF1_5_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4183  RISE       4
I__247/I                             LocalMux                       0              3959   4183  RISE       1
I__247/O                             LocalMux                     330              4289   4183  RISE       1
I__249/I                             InMux                          0              4289   4211  RISE       1
I__249/O                             InMux                        259              4548   4211  RISE       1
I__253/I                             CascadeMux                     0              4548   4211  RISE       1
I__253/O                             CascadeMux                     0              4548   4211  RISE       1
v_counter_2_LC_2_3_1/in2             LogicCell40_SEQ_MODE_1000      0              4548   4211  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_4_LC_1_3_3/lcout
Path End         : v_counter_3_LC_2_3_6/in2
Capture Clock    : v_counter_3_LC_2_3_6/clk
Setup Constraint : 6750p
Path slack       : 4261p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -372
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8760

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1578
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_4_LC_1_3_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3222  RISE       5
I__307/I                            LocalMux                       0              2921   4162  RISE       1
I__307/O                            LocalMux                     330              3251   4162  RISE       1
I__311/I                            InMux                          0              3251   4162  RISE       1
I__311/O                            InMux                        259              3510   4162  RISE       1
v_counter_RNIURPN_4_LC_2_4_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4162  RISE       1
v_counter_RNIURPN_4_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4162  RISE       3
I__288/I                            LocalMux                       0              3910   4260  RISE       1
I__288/O                            LocalMux                     330              4240   4260  RISE       1
I__290/I                            InMux                          0              4240   4260  RISE       1
I__290/O                            InMux                        259              4499   4260  RISE       1
I__292/I                            CascadeMux                     0              4499   4260  RISE       1
I__292/O                            CascadeMux                     0              4499   4260  RISE       1
v_counter_3_LC_2_3_6/in2            LogicCell40_SEQ_MODE_1000      0              4499   4260  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_4_LC_1_3_3/lcout
Path End         : v_counter_9_LC_2_3_4/in2
Capture Clock    : v_counter_9_LC_2_3_4/clk
Setup Constraint : 6750p
Path slack       : 4261p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -372
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8760

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1578
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_4_LC_1_3_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3222  RISE       5
I__307/I                            LocalMux                       0              2921   4162  RISE       1
I__307/O                            LocalMux                     330              3251   4162  RISE       1
I__311/I                            InMux                          0              3251   4162  RISE       1
I__311/O                            InMux                        259              3510   4162  RISE       1
v_counter_RNIURPN_4_LC_2_4_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4162  RISE       1
v_counter_RNIURPN_4_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4162  RISE       3
I__288/I                            LocalMux                       0              3910   4260  RISE       1
I__288/O                            LocalMux                     330              4240   4260  RISE       1
I__291/I                            InMux                          0              4240   4260  RISE       1
I__291/O                            InMux                        259              4499   4260  RISE       1
I__293/I                            CascadeMux                     0              4499   4260  RISE       1
I__293/O                            CascadeMux                     0              4499   4260  RISE       1
v_counter_9_LC_2_3_4/in2            LogicCell40_SEQ_MODE_1000      0              4499   4260  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_9_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_2_LC_1_1_1/lcout
Path End         : h_counter_5_LC_2_1_2/in3
Capture Clock    : h_counter_5_LC_2_1_2/clk
Setup Constraint : 6750p
Path slack       : 4310p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_2_LC_1_1_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       4
I__152/I                             LocalMux                       0              2921   2844  RISE       1
I__152/O                             LocalMux                     330              3251   2844  RISE       1
I__156/I                             InMux                          0              3251   2844  RISE       1
I__156/O                             InMux                        259              3510   2844  RISE       1
h_counter_RNI2COM1_1_LC_1_2_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   2844  RISE       1
h_counter_RNI2COM1_1_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2844  RISE       4
I__190/I                             LocalMux                       0              3959   4309  RISE       1
I__190/O                             LocalMux                     330              4289   4309  RISE       1
I__194/I                             InMux                          0              4289   4309  RISE       1
I__194/O                             InMux                        259              4548   4309  RISE       1
h_counter_5_LC_2_1_2/in3             LogicCell40_SEQ_MODE_1000      0              4548   4309  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__181/I                                            ClkMux                         0              2073  RISE       1
I__181/O                                            ClkMux                       309              2381  RISE       1
h_counter_5_LC_2_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_6_LC_1_1_5/in3
Capture Clock    : h_counter_6_LC_1_1_5/clk
Setup Constraint : 6750p
Path slack       : 4324p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1613
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   2977  RISE       3
I__84/I                                          LocalMux                       0              2921   3180  RISE       1
I__84/O                                          LocalMux                     330              3251   3180  RISE       1
I__87/I                                          InMux                          0              3251   3180  RISE       1
I__87/O                                          InMux                        259              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   3180  RISE       2
h_counter_2_LC_1_1_1/carryin                     LogicCell40_SEQ_MODE_1000      0              3770   3180  RISE       1
h_counter_2_LC_1_1_1/carryout                    LogicCell40_SEQ_MODE_1000    126              3896   3180  RISE       2
h_counter_3_LC_1_1_2/carryin                     LogicCell40_SEQ_MODE_1000      0              3896   3180  RISE       1
h_counter_3_LC_1_1_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4022   3180  RISE       2
h_counter_4_LC_1_1_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4022   3180  RISE       1
h_counter_4_LC_1_1_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4149   3180  RISE       2
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149   3748  RISE       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275   3748  RISE       2
I__73/I                                          InMux                          0              4275   4323  RISE       1
I__73/O                                          InMux                        259              4534   4323  RISE       1
h_counter_6_LC_1_1_5/in3                         LogicCell40_SEQ_MODE_1000      0              4534   4323  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_6_LC_1_3_5/in3
Capture Clock    : v_counter_6_LC_1_3_5/clk
Setup Constraint : 6750p
Path slack       : 4324p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1613
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       6
I__254/I                                   LocalMux                       0              2921   2844  RISE       1
I__254/O                                   LocalMux                     330              3251   2844  RISE       1
I__260/I                                   InMux                          0              3251   2844  RISE       1
I__260/O                                   InMux                        259              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2844  RISE       2
v_counter_RNO_0_2_LC_1_3_1/carryin         LogicCell40_SEQ_MODE_0000      0              3770   2844  RISE       1
v_counter_RNO_0_2_LC_1_3_1/carryout        LogicCell40_SEQ_MODE_0000    126              3896   2844  RISE       2
v_counter_RNO_0_3_LC_1_3_2/carryin         LogicCell40_SEQ_MODE_0000      0              3896   2844  RISE       1
v_counter_RNO_0_3_LC_1_3_2/carryout        LogicCell40_SEQ_MODE_0000    126              4022   2844  RISE       2
v_counter_4_LC_1_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022   2844  RISE       1
v_counter_4_LC_1_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149   2844  RISE       2
v_counter_5_LC_1_3_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149   2844  RISE       1
v_counter_5_LC_1_3_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275   2844  RISE       2
I__107/I                                   InMux                          0              4275   4323  RISE       1
I__107/O                                   InMux                        259              4534   4323  RISE       1
v_counter_6_LC_1_3_5/in3                   LogicCell40_SEQ_MODE_1000      0              4534   4323  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_5_LC_1_3_4/in3
Capture Clock    : v_counter_5_LC_1_3_4/clk
Setup Constraint : 6750p
Path slack       : 4450p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1487
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       6
I__254/I                                   LocalMux                       0              2921   2844  RISE       1
I__254/O                                   LocalMux                     330              3251   2844  RISE       1
I__260/I                                   InMux                          0              3251   2844  RISE       1
I__260/O                                   InMux                        259              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2844  RISE       2
v_counter_RNO_0_2_LC_1_3_1/carryin         LogicCell40_SEQ_MODE_0000      0              3770   2844  RISE       1
v_counter_RNO_0_2_LC_1_3_1/carryout        LogicCell40_SEQ_MODE_0000    126              3896   2844  RISE       2
v_counter_RNO_0_3_LC_1_3_2/carryin         LogicCell40_SEQ_MODE_0000      0              3896   2844  RISE       1
v_counter_RNO_0_3_LC_1_3_2/carryout        LogicCell40_SEQ_MODE_0000    126              4022   2844  RISE       2
v_counter_4_LC_1_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022   2844  RISE       1
v_counter_4_LC_1_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149   2844  RISE       2
I__108/I                                   InMux                          0              4149   4450  RISE       1
I__108/O                                   InMux                        259              4408   4450  RISE       1
v_counter_5_LC_1_3_4/in3                   LogicCell40_SEQ_MODE_1000      0              4408   4450  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_5_LC_1_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_4_LC_1_1_3/in3
Capture Clock    : h_counter_4_LC_1_1_3/clk
Setup Constraint : 6750p
Path slack       : 4576p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1361
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2977  RISE       3
I__84/I                                LocalMux                       0              2921   3180  RISE       1
I__84/O                                LocalMux                     330              3251   3180  RISE       1
I__87/I                                InMux                          0              3251   3180  RISE       1
I__87/O                                InMux                        259              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   3180  RISE       2
h_counter_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770   3180  RISE       1
h_counter_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896   3180  RISE       2
h_counter_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896   3180  RISE       1
h_counter_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022   3180  RISE       2
I__75/I                                InMux                          0              4022   4576  RISE       1
I__75/O                                InMux                        259              4282   4576  RISE       1
h_counter_4_LC_1_1_3/in3               LogicCell40_SEQ_MODE_1000      0              4282   4576  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_4_LC_1_3_3/in3
Capture Clock    : v_counter_4_LC_1_3_3/clk
Setup Constraint : 6750p
Path slack       : 4576p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1361
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       6
I__254/I                                   LocalMux                       0              2921   2844  RISE       1
I__254/O                                   LocalMux                     330              3251   2844  RISE       1
I__260/I                                   InMux                          0              3251   2844  RISE       1
I__260/O                                   InMux                        259              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2844  RISE       1
un2_v_counter_1_cry_1_c_LC_1_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2844  RISE       2
v_counter_RNO_0_2_LC_1_3_1/carryin         LogicCell40_SEQ_MODE_0000      0              3770   2844  RISE       1
v_counter_RNO_0_2_LC_1_3_1/carryout        LogicCell40_SEQ_MODE_0000    126              3896   2844  RISE       2
v_counter_RNO_0_3_LC_1_3_2/carryin         LogicCell40_SEQ_MODE_0000      0              3896   2844  RISE       1
v_counter_RNO_0_3_LC_1_3_2/carryout        LogicCell40_SEQ_MODE_0000    126              4022   2844  RISE       2
I__109/I                                   InMux                          0              4022   4576  RISE       1
I__109/O                                   InMux                        259              4282   4576  RISE       1
v_counter_4_LC_1_3_3/in3                   LogicCell40_SEQ_MODE_1000      0              4282   4576  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_3_LC_1_1_2/in3
Capture Clock    : h_counter_3_LC_1_1_2/clk
Setup Constraint : 6750p
Path slack       : 4702p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1235
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2977  RISE       3
I__84/I                                LocalMux                       0              2921   3180  RISE       1
I__84/O                                LocalMux                     330              3251   3180  RISE       1
I__87/I                                InMux                          0              3251   3180  RISE       1
I__87/O                                InMux                        259              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   3180  RISE       2
h_counter_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770   3180  RISE       1
h_counter_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896   3180  RISE       2
I__76/I                                InMux                          0              3896   4702  RISE       1
I__76/O                                InMux                        259              4156   4702  RISE       1
h_counter_3_LC_1_1_2/in3               LogicCell40_SEQ_MODE_1000      0              4156   4702  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_2_LC_1_1_1/in3
Capture Clock    : h_counter_2_LC_1_1_1/clk
Setup Constraint : 6750p
Path slack       : 4829p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1108
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2977  RISE       3
I__84/I                                LocalMux                       0              2921   3180  RISE       1
I__84/O                                LocalMux                     330              3251   3180  RISE       1
I__87/I                                InMux                          0              3251   3180  RISE       1
I__87/O                                InMux                        259              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   3180  RISE       1
h_counter_RNIV3CR_1_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   3180  RISE       2
I__77/I                                InMux                          0              3770   4828  RISE       1
I__77/O                                InMux                        259              4029   4828  RISE       1
h_counter_2_LC_1_1_1/in3               LogicCell40_SEQ_MODE_1000      0              4029   4828  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_1_LC_1_2_5/in0
Capture Clock    : h_counter_1_LC_1_2_5/clk
Setup Constraint : 6750p
Path slack       : 5151p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -470
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8661

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2977  RISE       3
I__83/I                     LocalMux                       0              2921   2977  RISE       1
I__83/O                     LocalMux                     330              3251   2977  RISE       1
I__86/I                     InMux                          0              3251   5151  RISE       1
I__86/O                     InMux                        259              3510   5151  RISE       1
h_counter_1_LC_1_2_5/in0    LogicCell40_SEQ_MODE_1000      0              3510   5151  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_4_LC_1_3_3/lcout
Path End         : v_counter_0_LC_2_3_3/in0
Capture Clock    : v_counter_0_LC_2_3_3/clk
Setup Constraint : 6750p
Path slack       : 5151p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -470
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8661

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_4_LC_1_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3222  RISE       5
I__308/I                    LocalMux                       0              2921   5151  RISE       1
I__308/O                    LocalMux                     330              3251   5151  RISE       1
I__313/I                    InMux                          0              3251   5151  RISE       1
I__313/O                    InMux                        259              3510   5151  RISE       1
v_counter_0_LC_2_3_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   5151  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_0_LC_2_3_3/lcout
Path End         : v_counter_1_LC_2_3_7/in1
Capture Clock    : v_counter_1_LC_2_3_7/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_0_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2872  RISE       7
I__296/I                    LocalMux                       0              2921   5221  RISE       1
I__296/O                    LocalMux                     330              3251   5221  RISE       1
I__302/I                    InMux                          0              3251   5221  RISE       1
I__302/O                    InMux                        259              3510   5221  RISE       1
v_counter_1_LC_2_3_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_8_LC_1_3_7/lcout
Path End         : v_counter_8_LC_1_3_7/in1
Capture Clock    : v_counter_8_LC_1_3_7/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_8_LC_1_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_8_LC_1_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3727  RISE       4
I__266/I                    LocalMux                       0              2921   3727  RISE       1
I__266/O                    LocalMux                     330              3251   3727  RISE       1
I__268/I                    InMux                          0              3251   3727  RISE       1
I__268/O                    InMux                        259              3510   3727  RISE       1
v_counter_8_LC_1_3_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_8_LC_1_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_5_LC_1_3_4/lcout
Path End         : v_counter_5_LC_1_3_4/in1
Capture Clock    : v_counter_5_LC_1_3_4/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_5_LC_1_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_5_LC_1_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3348  RISE       4
I__273/I                    LocalMux                       0              2921   3348  RISE       1
I__273/O                    LocalMux                     330              3251   3348  RISE       1
I__276/I                    InMux                          0              3251   3348  RISE       1
I__276/O                    InMux                        259              3510   3348  RISE       1
v_counter_5_LC_1_3_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_5_LC_1_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_9_LC_1_2_0/lcout
Path End         : h_counter_9_LC_1_2_0/in1
Capture Clock    : h_counter_9_LC_1_2_0/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_9_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2829  RISE       4
I__238/I                    LocalMux                       0              2921   2829  RISE       1
I__238/O                    LocalMux                     330              3251   2829  RISE       1
I__242/I                    InMux                          0              3251   5221  RISE       1
I__242/O                    InMux                        259              3510   5221  RISE       1
h_counter_9_LC_1_2_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_7_LC_1_1_6/lcout
Path End         : h_counter_7_LC_1_1_6/in1
Capture Clock    : h_counter_7_LC_1_1_6/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_7_LC_1_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2808  RISE       4
I__111/I                    LocalMux                       0              2921   4506  RISE       1
I__111/O                    LocalMux                     330              3251   4506  RISE       1
I__115/I                    InMux                          0              3251   4506  RISE       1
I__115/O                    InMux                        259              3510   4506  RISE       1
h_counter_7_LC_1_1_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : h_counter_6_LC_1_1_5/in1
Capture Clock    : h_counter_6_LC_1_1_5/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3818  RISE       8
I__195/I                    LocalMux                       0              2921   4379  RISE       1
I__195/O                    LocalMux                     330              3251   4379  RISE       1
I__200/I                    InMux                          0              3251   4379  RISE       1
I__200/O                    InMux                        259              3510   4379  RISE       1
h_counter_6_LC_1_1_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_4_LC_1_1_3/lcout
Path End         : h_counter_4_LC_1_1_3/in1
Capture Clock    : h_counter_4_LC_1_1_3/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_4_LC_1_1_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2893  RISE       5
I__128/I                    LocalMux                       0              2921   3559  RISE       1
I__128/O                    LocalMux                     330              3251   3559  RISE       1
I__132/I                    InMux                          0              3251   3559  RISE       1
I__132/O                    InMux                        259              3510   3559  RISE       1
h_counter_4_LC_1_1_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : h_counter_8_LC_1_1_7/in1
Capture Clock    : h_counter_8_LC_1_1_7/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2759  RISE       4
I__120/I                    LocalMux                       0              2921   4632  RISE       1
I__120/O                    LocalMux                     330              3251   4632  RISE       1
I__124/I                    InMux                          0              3251   4632  RISE       1
I__124/O                    InMux                        259              3510   4632  RISE       1
h_counter_8_LC_1_1_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_2_LC_1_1_1/lcout
Path End         : h_counter_2_LC_1_1_1/in1
Capture Clock    : h_counter_2_LC_1_1_1/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_2_LC_1_1_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       4
I__153/I                    LocalMux                       0              2921   3306  RISE       1
I__153/O                    LocalMux                     330              3251   3306  RISE       1
I__157/I                    InMux                          0              3251   3306  RISE       1
I__157/O                    InMux                        259              3510   3306  RISE       1
h_counter_2_LC_1_1_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_7_LC_1_3_6/lcout
Path End         : v_counter_7_LC_1_3_6/in1
Capture Clock    : v_counter_7_LC_1_3_6/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_7_LC_1_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3601  RISE       4
I__280/I                    LocalMux                       0              2921   3601  RISE       1
I__280/O                    LocalMux                     330              3251   3601  RISE       1
I__283/I                    InMux                          0              3251   3601  RISE       1
I__283/O                    InMux                        259              3510   3601  RISE       1
v_counter_7_LC_1_3_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_4_LC_1_3_3/lcout
Path End         : v_counter_4_LC_1_3_3/in1
Capture Clock    : v_counter_4_LC_1_3_3/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_4_LC_1_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3222  RISE       5
I__306/I                    LocalMux                       0              2921   3222  RISE       1
I__306/O                    LocalMux                     330              3251   3222  RISE       1
I__310/I                    InMux                          0              3251   3222  RISE       1
I__310/O                    InMux                        259              3510   3222  RISE       1
v_counter_4_LC_1_3_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_6_LC_1_3_5/lcout
Path End         : v_counter_6_LC_1_3_5/in1
Capture Clock    : v_counter_6_LC_1_3_5/clk
Setup Constraint : 6750p
Path slack       : 5222p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8732

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_6_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3475  RISE       4
I__345/I                    LocalMux                       0              2921   3475  RISE       1
I__345/O                    LocalMux                     330              3251   3475  RISE       1
I__347/I                    InMux                          0              3251   3475  RISE       1
I__347/O                    InMux                        259              3510   3475  RISE       1
v_counter_6_LC_1_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   5221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_0_LC_1_2_4/lcout
Path End         : h_counter_1_LC_1_2_5/in2
Capture Clock    : h_counter_1_LC_1_2_5/clk
Setup Constraint : 6750p
Path slack       : 5250p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -372
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8760

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_0_LC_1_2_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_0_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2893  RISE       5
I__88/I                     LocalMux                       0              2921   2893  RISE       1
I__88/O                     LocalMux                     330              3251   2893  RISE       1
I__91/I                     InMux                          0              3251   5249  RISE       1
I__91/O                     InMux                        259              3510   5249  RISE       1
I__95/I                     CascadeMux                     0              3510   5249  RISE       1
I__95/O                     CascadeMux                     0              3510   5249  RISE       1
h_counter_1_LC_1_2_5/in2    LogicCell40_SEQ_MODE_1000      0              3510   5249  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_3_LC_1_1_2/lcout
Path End         : h_counter_3_LC_1_1_2/in2
Capture Clock    : h_counter_3_LC_1_1_2/clk
Setup Constraint : 6750p
Path slack       : 5250p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -372
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8760

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_3_LC_1_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2914  RISE       4
I__143/I                    LocalMux                       0              2921   3461  RISE       1
I__143/O                    LocalMux                     330              3251   3461  RISE       1
I__146/I                    InMux                          0              3251   3461  RISE       1
I__146/O                    InMux                        259              3510   3461  RISE       1
I__150/I                    CascadeMux                     0              3510   3461  RISE       1
I__150/O                    CascadeMux                     0              3510   3461  RISE       1
h_counter_3_LC_1_1_2/in2    LogicCell40_SEQ_MODE_1000      0              3510   5249  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_0_LC_1_2_4/lcout
Path End         : h_counter_0_LC_1_2_4/in3
Capture Clock    : h_counter_0_LC_1_2_4/clk
Setup Constraint : 6750p
Path slack       : 5348p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_0_LC_1_2_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_0_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2893  RISE       5
I__88/I                     LocalMux                       0              2921   2893  RISE       1
I__88/O                     LocalMux                     330              3251   2893  RISE       1
I__92/I                     InMux                          0              3251   5347  RISE       1
I__92/O                     InMux                        259              3510   5347  RISE       1
h_counter_0_LC_1_2_4/in3    LogicCell40_SEQ_MODE_1000      0              3510   5347  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_0_LC_1_2_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_0_LC_2_3_3/lcout
Path End         : v_counter_0_LC_2_3_3/in3
Capture Clock    : v_counter_0_LC_2_3_3/clk
Setup Constraint : 6750p
Path slack       : 5348p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_0_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2872  RISE       7
I__296/I                    LocalMux                       0              2921   5221  RISE       1
I__296/O                    LocalMux                     330              3251   5221  RISE       1
I__301/I                    InMux                          0              3251   5347  RISE       1
I__301/O                    InMux                        259              3510   5347  RISE       1
v_counter_0_LC_2_3_3/in3    LogicCell40_SEQ_MODE_1000      0              3510   5347  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_1_LC_2_3_7/in3
Capture Clock    : v_counter_1_LC_2_3_7/clk
Setup Constraint : 6750p
Path slack       : 5348p

Capture Clock Arrival Time (vga_controller|i_Clk:R#2)   6750
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8858

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2844  RISE       6
I__256/I                    LocalMux                       0              2921   5347  RISE       1
I__256/O                    LocalMux                     330              3251   5347  RISE       1
I__262/I                    InMux                          0              3251   5347  RISE       1
I__262/O                    InMux                        259              3510   5347  RISE       1
v_counter_1_LC_2_3_7/in3    LogicCell40_SEQ_MODE_1000      0              3510   5347  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : o_VGA_Grn_0
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2381
+ Clock To Q                                             540
+ Data Path Delay                                       8162
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          11083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       6
I__257/I                               LocalMux                       0              2921   +INF  RISE       1
I__257/O                               LocalMux                     330              3251   +INF  RISE       1
I__263/I                               InMux                          0              3251   +INF  RISE       1
I__263/O                               InMux                        259              3510   +INF  RISE       1
v_counter_RNIUQM31_1_LC_2_4_2/in1      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
v_counter_RNIUQM31_1_LC_2_4_2/ltout    LogicCell40_SEQ_MODE_0000    379              3889   +INF  FALL       1
I__355/I                               CascadeMux                     0              3889   +INF  FALL       1
I__355/O                               CascadeMux                     0              3889   +INF  FALL       1
v_counter_RNITMD72_3_LC_2_4_3/in2      LogicCell40_SEQ_MODE_0000      0              3889   +INF  FALL       1
v_counter_RNITMD72_3_LC_2_4_3/ltout    LogicCell40_SEQ_MODE_0000    344              4233   +INF  FALL       1
I__354/I                               CascadeMux                     0              4233   +INF  FALL       1
I__354/O                               CascadeMux                     0              4233   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/in2      LogicCell40_SEQ_MODE_0000      0              4233   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_0000    351              4584   +INF  FALL       1
I__351/I                               Odrv4                          0              4584   +INF  FALL       1
I__351/O                               Odrv4                        372              4955   +INF  FALL       1
I__352/I                               LocalMux                       0              4955   +INF  FALL       1
I__352/O                               LocalMux                     309              5264   +INF  FALL       1
I__353/I                               InMux                          0              5264   +INF  FALL       1
I__353/O                               InMux                        217              5481   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/in1      LogicCell40_SEQ_MODE_0000      0              5481   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000    379              5860   +INF  FALL       3
I__228/I                               Odrv4                          0              5860   +INF  FALL       1
I__228/O                               Odrv4                        372              6232   +INF  FALL       1
I__230/I                               LocalMux                       0              6232   +INF  FALL       1
I__230/O                               LocalMux                     309              6540   +INF  FALL       1
I__232/I                               IoInMux                        0              6540   +INF  FALL       1
I__232/O                               IoInMux                      217              6758   +INF  FALL       1
o_VGA_Grn_0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6758   +INF  FALL       1
o_VGA_Grn_0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8995   +INF  FALL       1
o_VGA_Grn_0_obuf_iopad/DIN             IO_PAD                         0              8995   +INF  FALL       1
o_VGA_Grn_0_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11083   +INF  FALL       1
o_VGA_Grn_0                            vga_controller                 0             11083   +INF  FALL       1


++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : o_VGA_Grn_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2381
+ Clock To Q                                             540
+ Data Path Delay                                       8422
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          11343
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       6
I__257/I                               LocalMux                       0              2921   +INF  FALL       1
I__257/O                               LocalMux                     309              3230   +INF  FALL       1
I__263/I                               InMux                          0              3230   +INF  FALL       1
I__263/O                               InMux                        217              3447   +INF  FALL       1
v_counter_RNIUQM31_1_LC_2_4_2/in1      LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
v_counter_RNIUQM31_1_LC_2_4_2/ltout    LogicCell40_SEQ_MODE_0000    379              3826   +INF  FALL       1
I__355/I                               CascadeMux                     0              3826   +INF  FALL       1
I__355/O                               CascadeMux                     0              3826   +INF  FALL       1
v_counter_RNITMD72_3_LC_2_4_3/in2      LogicCell40_SEQ_MODE_0000      0              3826   +INF  FALL       1
v_counter_RNITMD72_3_LC_2_4_3/ltout    LogicCell40_SEQ_MODE_0000    344              4170   +INF  FALL       1
I__354/I                               CascadeMux                     0              4170   +INF  FALL       1
I__354/O                               CascadeMux                     0              4170   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/in2      LogicCell40_SEQ_MODE_0000      0              4170   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_0000    351              4520   +INF  FALL       1
I__351/I                               Odrv4                          0              4520   +INF  FALL       1
I__351/O                               Odrv4                        372              4892   +INF  FALL       1
I__352/I                               LocalMux                       0              4892   +INF  FALL       1
I__352/O                               LocalMux                     309              5201   +INF  FALL       1
I__353/I                               InMux                          0              5201   +INF  FALL       1
I__353/O                               InMux                        217              5418   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/in1      LogicCell40_SEQ_MODE_0000      0              5418   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000    379              5797   +INF  FALL       3
I__229/I                               Odrv4                          0              5797   +INF  FALL       1
I__229/O                               Odrv4                        372              6169   +INF  FALL       1
I__231/I                               IoSpan4Mux                     0              6169   +INF  FALL       1
I__231/O                               IoSpan4Mux                   323              6491   +INF  FALL       1
I__233/I                               LocalMux                       0              6491   +INF  FALL       1
I__233/O                               LocalMux                     309              6800   +INF  FALL       1
I__235/I                               IoInMux                        0              6800   +INF  FALL       1
I__235/O                               IoInMux                      217              7017   +INF  FALL       1
o_VGA_Grn_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7017   +INF  FALL       1
o_VGA_Grn_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9255   +INF  FALL       1
o_VGA_Grn_1_obuf_iopad/DIN             IO_PAD                         0              9255   +INF  FALL       1
o_VGA_Grn_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11343   +INF  FALL       1
o_VGA_Grn_1                            vga_controller                 0             11343   +INF  FALL       1


++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_3_LC_2_3_6/lcout
Path End         : o_VGA_Grn_2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2381
+ Clock To Q                                             540
+ Data Path Delay                                       8358
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          11279
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_3_LC_2_3_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       4
I__338/I                               LocalMux                       0              2921   +INF  RISE       1
I__338/O                               LocalMux                     330              3251   +INF  RISE       1
I__342/I                               InMux                          0              3251   +INF  RISE       1
I__342/O                               InMux                        259              3510   +INF  RISE       1
v_counter_RNITMD72_3_LC_2_4_3/in3      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
v_counter_RNITMD72_3_LC_2_4_3/ltout    LogicCell40_SEQ_MODE_0000    274              3784   +INF  FALL       1
I__354/I                               CascadeMux                     0              3784   +INF  FALL       1
I__354/O                               CascadeMux                     0              3784   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/in2      LogicCell40_SEQ_MODE_0000      0              3784   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_0000    351              4135   +INF  FALL       1
I__351/I                               Odrv4                          0              4135   +INF  FALL       1
I__351/O                               Odrv4                        372              4506   +INF  FALL       1
I__352/I                               LocalMux                       0              4506   +INF  FALL       1
I__352/O                               LocalMux                     309              4815   +INF  FALL       1
I__353/I                               InMux                          0              4815   +INF  FALL       1
I__353/O                               InMux                        217              5032   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/in1      LogicCell40_SEQ_MODE_0000      0              5032   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000    379              5411   +INF  FALL       3
I__229/I                               Odrv4                          0              5411   +INF  FALL       1
I__229/O                               Odrv4                        372              5783   +INF  FALL       1
I__231/I                               IoSpan4Mux                     0              5783   +INF  FALL       1
I__231/O                               IoSpan4Mux                   323              6105   +INF  FALL       1
I__234/I                               IoSpan4Mux                     0              6105   +INF  FALL       1
I__234/O                               IoSpan4Mux                   323              6428   +INF  FALL       1
I__236/I                               LocalMux                       0              6428   +INF  FALL       1
I__236/O                               LocalMux                     309              6737   +INF  FALL       1
I__237/I                               IoInMux                        0              6737   +INF  FALL       1
I__237/O                               IoInMux                      217              6954   +INF  FALL       1
o_VGA_Grn_2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6954   +INF  FALL       1
o_VGA_Grn_2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9191   +INF  FALL       1
o_VGA_Grn_2_obuf_iopad/DIN             IO_PAD                         0              9191   +INF  FALL       1
o_VGA_Grn_2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11279   +INF  FALL       1
o_VGA_Grn_2                            vga_controller                 0             11279   +INF  FALL       1


++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_3_LC_2_3_6/lcout
Path End         : o_VGA_VSync
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2381
+ Clock To Q                                             540
+ Data Path Delay                                       8085
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          11006
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_3_LC_2_3_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       4
I__339/I                               LocalMux                       0              2921   +INF  FALL       1
I__339/O                               LocalMux                     309              3230   +INF  FALL       1
I__343/I                               InMux                          0              3230   +INF  FALL       1
I__343/O                               InMux                        217              3447   +INF  FALL       1
I__344/I                               CascadeMux                     0              3447   +INF  FALL       1
I__344/O                               CascadeMux                     0              3447   +INF  FALL       1
o_VGA_VSync_obuf_RNO_2_LC_1_4_1/in2    LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
o_VGA_VSync_obuf_RNO_2_LC_1_4_1/lcout  LogicCell40_SEQ_MODE_0000    351              3798   +INF  FALL       1
I__100/I                               LocalMux                       0              3798   +INF  FALL       1
I__100/O                               LocalMux                     309              4107   +INF  FALL       1
I__101/I                               InMux                          0              4107   +INF  FALL       1
I__101/O                               InMux                        217              4324   +INF  FALL       1
o_VGA_VSync_obuf_RNO_1_LC_1_4_5/in0    LogicCell40_SEQ_MODE_0000      0              4324   +INF  FALL       1
o_VGA_VSync_obuf_RNO_1_LC_1_4_5/lcout  LogicCell40_SEQ_MODE_0000    386              4710   +INF  FALL       1
I__360/I                               LocalMux                       0              4710   +INF  FALL       1
I__360/O                               LocalMux                     309              5018   +INF  FALL       1
I__361/I                               InMux                          0              5018   +INF  FALL       1
I__361/O                               InMux                        217              5236   +INF  FALL       1
o_VGA_VSync_obuf_RNO_LC_2_4_1/in1      LogicCell40_SEQ_MODE_0000      0              5236   +INF  FALL       1
o_VGA_VSync_obuf_RNO_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_0000    379              5615   +INF  FALL       1
I__356/I                               Odrv12                         0              5615   +INF  FALL       1
I__356/O                               Odrv12                       540              6155   +INF  FALL       1
I__357/I                               LocalMux                       0              6155   +INF  FALL       1
I__357/O                               LocalMux                     309              6463   +INF  FALL       1
I__358/I                               IoInMux                        0              6463   +INF  FALL       1
I__358/O                               IoInMux                      217              6681   +INF  FALL       1
o_VGA_VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6681   +INF  FALL       1
o_VGA_VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8918   +INF  FALL       1
o_VGA_VSync_obuf_iopad/DIN             IO_PAD                         0              8918   +INF  FALL       1
o_VGA_VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11006   +INF  FALL       1
o_VGA_VSync                            vga_controller                 0             11006   +INF  FALL       1


++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_5_LC_2_1_2/lcout
Path End         : o_VGA_HSync
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      6065
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          8986
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__181/I                                            ClkMux                         0              2073  RISE       1
I__181/O                                            ClkMux                       309              2381  RISE       1
h_counter_5_LC_2_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_5_LC_2_1_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__218/I                               LocalMux                       0              2921   +INF  RISE       1
I__218/O                               LocalMux                     330              3251   +INF  RISE       1
I__224/I                               InMux                          0              3251   +INF  RISE       1
I__224/O                               InMux                        259              3510   +INF  RISE       1
o_VGA_HSync_obuf_RNO_0_LC_2_1_6/in3    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
o_VGA_HSync_obuf_RNO_0_LC_2_1_6/ltout  LogicCell40_SEQ_MODE_0000    274              3784   +INF  FALL       1
I__139/I                               CascadeMux                     0              3784   +INF  FALL       1
I__139/O                               CascadeMux                     0              3784   +INF  FALL       1
o_VGA_HSync_obuf_RNO_LC_2_1_7/in2      LogicCell40_SEQ_MODE_0000      0              3784   +INF  FALL       1
o_VGA_HSync_obuf_RNO_LC_2_1_7/lcout    LogicCell40_SEQ_MODE_0000    351              4135   +INF  FALL       1
I__137/I                               LocalMux                       0              4135   +INF  FALL       1
I__137/O                               LocalMux                     309              4443   +INF  FALL       1
I__138/I                               IoInMux                        0              4443   +INF  FALL       1
I__138/O                               IoInMux                      217              4661   +INF  FALL       1
o_VGA_HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4661   +INF  FALL       1
o_VGA_HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6898   +INF  FALL       1
o_VGA_HSync_obuf_iopad/DIN             IO_PAD                         0              6898   +INF  FALL       1
o_VGA_HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8986   +INF  FALL       1
o_VGA_HSync                            vga_controller                 0              8986   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_1_LC_2_3_7/in3
Capture Clock    : v_counter_1_LC_2_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__256/I                    LocalMux                       0              2921   1066  FALL       1
I__256/O                    LocalMux                     309              3230   1066  FALL       1
I__262/I                    InMux                          0              3230   1066  FALL       1
I__262/O                    InMux                        217              3447   1066  FALL       1
v_counter_1_LC_2_3_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_0_LC_2_3_3/lcout
Path End         : v_counter_0_LC_2_3_3/in3
Capture Clock    : v_counter_0_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_0_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__296/I                    LocalMux                       0              2921   1066  FALL       1
I__296/O                    LocalMux                     309              3230   1066  FALL       1
I__301/I                    InMux                          0              3230   1066  FALL       1
I__301/O                    InMux                        217              3447   1066  FALL       1
v_counter_0_LC_2_3_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_8_LC_1_3_7/lcout
Path End         : v_counter_8_LC_1_3_7/in1
Capture Clock    : v_counter_8_LC_1_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_8_LC_1_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_8_LC_1_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__266/I                    LocalMux                       0              2921   1066  FALL       1
I__266/O                    LocalMux                     309              3230   1066  FALL       1
I__268/I                    InMux                          0              3230   1066  FALL       1
I__268/O                    InMux                        217              3447   1066  FALL       1
v_counter_8_LC_1_3_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_8_LC_1_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_7_LC_1_3_6/lcout
Path End         : v_counter_7_LC_1_3_6/in1
Capture Clock    : v_counter_7_LC_1_3_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_7_LC_1_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__280/I                    LocalMux                       0              2921   1066  FALL       1
I__280/O                    LocalMux                     309              3230   1066  FALL       1
I__283/I                    InMux                          0              3230   1066  FALL       1
I__283/O                    InMux                        217              3447   1066  FALL       1
v_counter_7_LC_1_3_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_6_LC_1_3_5/lcout
Path End         : v_counter_6_LC_1_3_5/in1
Capture Clock    : v_counter_6_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_6_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__345/I                    LocalMux                       0              2921   1066  FALL       1
I__345/O                    LocalMux                     309              3230   1066  FALL       1
I__347/I                    InMux                          0              3230   1066  FALL       1
I__347/O                    InMux                        217              3447   1066  FALL       1
v_counter_6_LC_1_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_5_LC_1_3_4/lcout
Path End         : v_counter_5_LC_1_3_4/in1
Capture Clock    : v_counter_5_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_5_LC_1_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_5_LC_1_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__273/I                    LocalMux                       0              2921   1066  FALL       1
I__273/O                    LocalMux                     309              3230   1066  FALL       1
I__276/I                    InMux                          0              3230   1066  FALL       1
I__276/O                    InMux                        217              3447   1066  FALL       1
v_counter_5_LC_1_3_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_5_LC_1_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_4_LC_1_3_3/lcout
Path End         : v_counter_4_LC_1_3_3/in1
Capture Clock    : v_counter_4_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_4_LC_1_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__306/I                    LocalMux                       0              2921   1066  FALL       1
I__306/O                    LocalMux                     309              3230   1066  FALL       1
I__310/I                    InMux                          0              3230   1066  FALL       1
I__310/O                    InMux                        217              3447   1066  FALL       1
v_counter_4_LC_1_3_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_1_LC_1_2_5/in0
Capture Clock    : h_counter_1_LC_1_2_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__83/I                     LocalMux                       0              2921   1066  FALL       1
I__83/O                     LocalMux                     309              3230   1066  FALL       1
I__86/I                     InMux                          0              3230   1066  FALL       1
I__86/O                     InMux                        217              3447   1066  FALL       1
h_counter_1_LC_1_2_5/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_0_LC_1_2_4/lcout
Path End         : h_counter_1_LC_1_2_5/in2
Capture Clock    : h_counter_1_LC_1_2_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_0_LC_1_2_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_0_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__88/I                     LocalMux                       0              2921   1066  FALL       1
I__88/O                     LocalMux                     309              3230   1066  FALL       1
I__91/I                     InMux                          0              3230   1066  FALL       1
I__91/O                     InMux                        217              3447   1066  FALL       1
I__95/I                     CascadeMux                     0              3447   1066  FALL       1
I__95/O                     CascadeMux                     0              3447   1066  FALL       1
h_counter_1_LC_1_2_5/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_9_LC_1_2_0/lcout
Path End         : h_counter_9_LC_1_2_0/in1
Capture Clock    : h_counter_9_LC_1_2_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_9_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__238/I                    LocalMux                       0              2921   1066  FALL       1
I__238/O                    LocalMux                     309              3230   1066  FALL       1
I__242/I                    InMux                          0              3230   1066  FALL       1
I__242/O                    InMux                        217              3447   1066  FALL       1
h_counter_9_LC_1_2_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : h_counter_8_LC_1_1_7/in1
Capture Clock    : h_counter_8_LC_1_1_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__120/I                    LocalMux                       0              2921   1066  FALL       1
I__120/O                    LocalMux                     309              3230   1066  FALL       1
I__124/I                    InMux                          0              3230   1066  FALL       1
I__124/O                    InMux                        217              3447   1066  FALL       1
h_counter_8_LC_1_1_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_7_LC_1_1_6/lcout
Path End         : h_counter_7_LC_1_1_6/in1
Capture Clock    : h_counter_7_LC_1_1_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_7_LC_1_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__111/I                    LocalMux                       0              2921   1066  FALL       1
I__111/O                    LocalMux                     309              3230   1066  FALL       1
I__115/I                    InMux                          0              3230   1066  FALL       1
I__115/O                    InMux                        217              3447   1066  FALL       1
h_counter_7_LC_1_1_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : h_counter_6_LC_1_1_5/in1
Capture Clock    : h_counter_6_LC_1_1_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__195/I                    LocalMux                       0              2921   1066  FALL       1
I__195/O                    LocalMux                     309              3230   1066  FALL       1
I__200/I                    InMux                          0              3230   1066  FALL       1
I__200/O                    InMux                        217              3447   1066  FALL       1
h_counter_6_LC_1_1_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_4_LC_1_1_3/lcout
Path End         : h_counter_4_LC_1_1_3/in1
Capture Clock    : h_counter_4_LC_1_1_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_4_LC_1_1_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__128/I                    LocalMux                       0              2921   1066  FALL       1
I__128/O                    LocalMux                     309              3230   1066  FALL       1
I__132/I                    InMux                          0              3230   1066  FALL       1
I__132/O                    InMux                        217              3447   1066  FALL       1
h_counter_4_LC_1_1_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_3_LC_1_1_2/lcout
Path End         : h_counter_3_LC_1_1_2/in2
Capture Clock    : h_counter_3_LC_1_1_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_3_LC_1_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__143/I                    LocalMux                       0              2921   1066  FALL       1
I__143/O                    LocalMux                     309              3230   1066  FALL       1
I__146/I                    InMux                          0              3230   1066  FALL       1
I__146/O                    InMux                        217              3447   1066  FALL       1
I__150/I                    CascadeMux                     0              3447   1066  FALL       1
I__150/O                    CascadeMux                     0              3447   1066  FALL       1
h_counter_3_LC_1_1_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_2_LC_1_1_1/lcout
Path End         : h_counter_2_LC_1_1_1/in1
Capture Clock    : h_counter_2_LC_1_1_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_2_LC_1_1_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__153/I                    LocalMux                       0              2921   1066  FALL       1
I__153/O                    LocalMux                     309              3230   1066  FALL       1
I__157/I                    InMux                          0              3230   1066  FALL       1
I__157/O                    InMux                        217              3447   1066  FALL       1
h_counter_2_LC_1_1_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_0_LC_1_2_4/lcout
Path End         : h_counter_0_LC_1_2_4/in3
Capture Clock    : h_counter_0_LC_1_2_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_0_LC_1_2_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_0_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__88/I                     LocalMux                       0              2921   1066  FALL       1
I__88/O                     LocalMux                     309              3230   1066  FALL       1
I__92/I                     InMux                          0              3230   1066  FALL       1
I__92/O                     InMux                        217              3447   1066  FALL       1
h_counter_0_LC_1_2_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_0_LC_1_2_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_0_LC_2_3_3/lcout
Path End         : v_counter_1_LC_2_3_7/in1
Capture Clock    : v_counter_1_LC_2_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_0_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__296/I                    LocalMux                       0              2921   1066  FALL       1
I__296/O                    LocalMux                     309              3230   1066  FALL       1
I__302/I                    InMux                          0              3230   1066  FALL       1
I__302/O                    InMux                        217              3447   1066  FALL       1
v_counter_1_LC_2_3_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_4_LC_1_3_3/lcout
Path End         : v_counter_0_LC_2_3_3/in0
Capture Clock    : v_counter_0_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_4_LC_1_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__308/I                    LocalMux                       0              2921   1066  FALL       1
I__308/O                    LocalMux                     309              3230   1066  FALL       1
I__313/I                    InMux                          0              3230   1066  FALL       1
I__313/O                    InMux                        217              3447   1066  FALL       1
v_counter_0_LC_2_3_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : h_counter_5_LC_2_1_2/in2
Capture Clock    : h_counter_5_LC_2_1_2/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       835
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__197/I                          LocalMux                       0              2921   1375  FALL       1
I__197/O                          LocalMux                     309              3230   1375  FALL       1
I__203/I                          InMux                          0              3230   1375  FALL       1
I__203/O                          InMux                        217              3447   1375  FALL       1
I__208/I                          CascadeMux                     0              3447   1375  FALL       1
I__208/O                          CascadeMux                     0              3447   1375  FALL       1
h_counter_RNO_0_5_LC_2_1_1/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
h_counter_RNO_0_5_LC_2_1_1/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__165/I                          CascadeMux                     0              3756   1375  RISE       1
I__165/O                          CascadeMux                     0              3756   1375  RISE       1
h_counter_5_LC_2_1_2/in2          LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__181/I                                            ClkMux                         0              2073  RISE       1
I__181/O                                            ClkMux                       309              2381  RISE       1
h_counter_5_LC_2_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_0_LC_1_2_4/lcout
Path End         : h_counter_2_LC_1_1_1/in3
Capture Clock    : h_counter_2_LC_1_1_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       877
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_0_LC_1_2_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_0_LC_1_2_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__89/I                                LocalMux                       0              2921   1417  FALL       1
I__89/O                                LocalMux                     309              3230   1417  FALL       1
I__93/I                                InMux                          0              3230   1417  FALL       1
I__93/O                                InMux                        217              3447   1417  FALL       1
I__96/I                                CascadeMux                     0              3447   1417  FALL       1
I__96/O                                CascadeMux                     0              3447   1417  FALL       1
h_counter_RNIV3CR_1_LC_1_1_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
h_counter_RNIV3CR_1_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__77/I                                InMux                          0              3581   1417  FALL       1
I__77/O                                InMux                        217              3798   1417  FALL       1
h_counter_2_LC_1_1_1/in3               LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_3_LC_1_1_2/lcout
Path End         : h_counter_4_LC_1_1_3/in3
Capture Clock    : h_counter_4_LC_1_1_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       877
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_3_LC_1_1_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__143/I                       LocalMux                       0              2921   1066  FALL       1
I__143/O                       LocalMux                     309              3230   1066  FALL       1
I__146/I                       InMux                          0              3230   1066  FALL       1
I__146/O                       InMux                        217              3447   1066  FALL       1
I__150/I                       CascadeMux                     0              3447   1066  FALL       1
I__150/O                       CascadeMux                     0              3447   1066  FALL       1
h_counter_3_LC_1_1_2/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
h_counter_3_LC_1_1_2/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__75/I                        InMux                          0              3581   1417  FALL       1
I__75/O                        InMux                        217              3798   1417  FALL       1
h_counter_4_LC_1_1_3/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_0_LC_1_2_4/lcout
Path End         : h_counter_3_LC_1_1_2/in3
Capture Clock    : h_counter_3_LC_1_1_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       982
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_0_LC_1_2_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_0_LC_1_2_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__89/I                                LocalMux                       0              2921   1417  FALL       1
I__89/O                                LocalMux                     309              3230   1417  FALL       1
I__93/I                                InMux                          0              3230   1417  FALL       1
I__93/O                                InMux                        217              3447   1417  FALL       1
I__96/I                                CascadeMux                     0              3447   1417  FALL       1
I__96/O                                CascadeMux                     0              3447   1417  FALL       1
h_counter_RNIV3CR_1_LC_1_1_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
h_counter_RNIV3CR_1_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
h_counter_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
h_counter_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__76/I                                InMux                          0              3686   1522  FALL       1
I__76/O                                InMux                        217              3903   1522  FALL       1
h_counter_3_LC_1_1_2/in3               LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_3_LC_2_3_6/lcout
Path End         : v_counter_4_LC_1_3_3/in3
Capture Clock    : v_counter_4_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       989
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_3_LC_2_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       4
I__337/I                             LocalMux                       0              2921   1529  FALL       1
I__337/O                             LocalMux                     309              3230   1529  FALL       1
I__340/I                             InMux                          0              3230   1529  FALL       1
I__340/O                             InMux                        217              3447   1529  FALL       1
v_counter_RNO_0_3_LC_1_3_2/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
v_counter_RNO_0_3_LC_1_3_2/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__109/I                             InMux                          0              3693   1529  FALL       1
I__109/O                             InMux                        217              3910   1529  FALL       1
v_counter_4_LC_1_3_3/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_5_LC_2_1_2/lcout
Path End         : h_counter_6_LC_1_1_5/in3
Capture Clock    : h_counter_6_LC_1_1_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       989
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__181/I                                            ClkMux                         0              2073  RISE       1
I__181/O                                            ClkMux                       309              2381  RISE       1
h_counter_5_LC_2_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_5_LC_2_1_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       8
I__216/I                                         LocalMux                       0              2921   1529  FALL       1
I__216/O                                         LocalMux                     309              3230   1529  FALL       1
I__220/I                                         InMux                          0              3230   1529  FALL       1
I__220/O                                         InMux                        217              3447   1529  FALL       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__73/I                                          InMux                          0              3693   1529  FALL       1
I__73/O                                          InMux                        217              3910   1529  FALL       1
h_counter_6_LC_1_1_5/in3                         LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_7_LC_1_3_6/lcout
Path End         : v_counter_8_LC_1_3_7/in3
Capture Clock    : v_counter_8_LC_1_3_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       989
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_7_LC_1_3_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__280/I                       LocalMux                       0              2921   1066  FALL       1
I__280/O                       LocalMux                     309              3230   1066  FALL       1
I__283/I                       InMux                          0              3230   1066  FALL       1
I__283/O                       InMux                        217              3447   1066  FALL       1
v_counter_7_LC_1_3_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
v_counter_7_LC_1_3_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__105/I                       InMux                          0              3693   1529  FALL       1
I__105/O                       InMux                        217              3910   1529  FALL       1
v_counter_8_LC_1_3_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_8_LC_1_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_6_LC_1_3_5/lcout
Path End         : v_counter_7_LC_1_3_6/in3
Capture Clock    : v_counter_7_LC_1_3_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       989
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_6_LC_1_3_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__345/I                       LocalMux                       0              2921   1066  FALL       1
I__345/O                       LocalMux                     309              3230   1066  FALL       1
I__347/I                       InMux                          0              3230   1066  FALL       1
I__347/O                       InMux                        217              3447   1066  FALL       1
v_counter_6_LC_1_3_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
v_counter_6_LC_1_3_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__106/I                       InMux                          0              3693   1529  FALL       1
I__106/O                       InMux                        217              3910   1529  FALL       1
v_counter_7_LC_1_3_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_5_LC_1_3_4/lcout
Path End         : v_counter_6_LC_1_3_5/in3
Capture Clock    : v_counter_6_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       989
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_5_LC_1_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_5_LC_1_3_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__273/I                       LocalMux                       0              2921   1066  FALL       1
I__273/O                       LocalMux                     309              3230   1066  FALL       1
I__276/I                       InMux                          0              3230   1066  FALL       1
I__276/O                       InMux                        217              3447   1066  FALL       1
v_counter_5_LC_1_3_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
v_counter_5_LC_1_3_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__107/I                       InMux                          0              3693   1529  FALL       1
I__107/O                       InMux                        217              3910   1529  FALL       1
v_counter_6_LC_1_3_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_4_LC_1_3_3/lcout
Path End         : v_counter_5_LC_1_3_4/in3
Capture Clock    : v_counter_5_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       989
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_4_LC_1_3_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__306/I                       LocalMux                       0              2921   1066  FALL       1
I__306/O                       LocalMux                     309              3230   1066  FALL       1
I__310/I                       InMux                          0              3230   1066  FALL       1
I__310/O                       InMux                        217              3447   1066  FALL       1
v_counter_4_LC_1_3_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
v_counter_4_LC_1_3_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__108/I                       InMux                          0              3693   1529  FALL       1
I__108/O                       InMux                        217              3910   1529  FALL       1
v_counter_5_LC_1_3_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_5_LC_1_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_7_LC_1_1_6/lcout
Path End         : h_counter_8_LC_1_1_7/in3
Capture Clock    : h_counter_8_LC_1_1_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       989
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_7_LC_1_1_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__111/I                       LocalMux                       0              2921   1066  FALL       1
I__111/O                       LocalMux                     309              3230   1066  FALL       1
I__115/I                       InMux                          0              3230   1066  FALL       1
I__115/O                       InMux                        217              3447   1066  FALL       1
h_counter_7_LC_1_1_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
h_counter_7_LC_1_1_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__71/I                        InMux                          0              3693   1529  FALL       1
I__71/O                        InMux                        217              3910   1529  FALL       1
h_counter_8_LC_1_1_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : h_counter_7_LC_1_1_6/in3
Capture Clock    : h_counter_7_LC_1_1_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                       989
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__195/I                       LocalMux                       0              2921   1066  FALL       1
I__195/O                       LocalMux                     309              3230   1066  FALL       1
I__200/I                       InMux                          0              3230   1066  FALL       1
I__200/O                       InMux                        217              3447   1066  FALL       1
h_counter_6_LC_1_1_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
h_counter_6_LC_1_1_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__72/I                        InMux                          0              3693   1529  FALL       1
I__72/O                        InMux                        217              3910   1529  FALL       1
h_counter_7_LC_1_1_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_8_LC_1_1_7/lcout
Path End         : h_counter_9_LC_1_2_0/in3
Capture Clock    : h_counter_9_LC_1_2_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1165
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_8_LC_1_1_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__120/I                        LocalMux                       0              2921   1066  FALL       1
I__120/O                        LocalMux                     309              3230   1066  FALL       1
I__124/I                        InMux                          0              3230   1066  FALL       1
I__124/O                        InMux                        217              3447   1066  FALL       1
h_counter_8_LC_1_1_7/in1        LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
h_counter_8_LC_1_1_7/carryout   LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_1_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_1_2_0_/carryinitout  ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__70/I                         InMux                          0              3868   1704  FALL       1
I__70/O                         InMux                        217              4086   1704  FALL       1
h_counter_9_LC_1_2_0/in3        LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_2_LC_2_3_1/lcout
Path End         : v_counter_0_LC_2_3_3/in1
Capture Clock    : v_counter_0_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_2_LC_2_3_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1634  FALL       5
I__321/I                             LocalMux                       0              2921   1880  FALL       1
I__321/O                             LocalMux                     309              3230   1880  FALL       1
I__324/I                             InMux                          0              3230   1880  FALL       1
I__324/O                             InMux                        217              3447   1880  FALL       1
v_counter_RNI84KF1_9_LC_2_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
v_counter_RNI84KF1_9_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__315/I                             LocalMux                       0              3735   1880  FALL       1
I__315/O                             LocalMux                     309              4044   1880  FALL       1
I__316/I                             InMux                          0              4044   1880  FALL       1
I__316/O                             InMux                        217              4261   1880  FALL       1
v_counter_0_LC_2_3_3/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_2_LC_2_3_1/lcout
Path End         : v_counter_2_LC_2_3_1/in1
Capture Clock    : v_counter_2_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_2_LC_2_3_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1634  FALL       5
I__321/I                             LocalMux                       0              2921   1880  FALL       1
I__321/O                             LocalMux                     309              3230   1880  FALL       1
I__324/I                             InMux                          0              3230   1880  FALL       1
I__324/O                             InMux                        217              3447   1880  FALL       1
v_counter_RNI84KF1_9_LC_2_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
v_counter_RNI84KF1_9_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__315/I                             LocalMux                       0              3735   1880  FALL       1
I__315/O                             LocalMux                     309              4044   1880  FALL       1
I__317/I                             InMux                          0              4044   1880  FALL       1
I__317/O                             InMux                        217              4261   1880  FALL       1
v_counter_2_LC_2_3_1/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_2_LC_2_3_1/lcout
Path End         : v_counter_3_LC_2_3_6/in0
Capture Clock    : v_counter_3_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_2_LC_2_3_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1634  FALL       5
I__321/I                             LocalMux                       0              2921   1880  FALL       1
I__321/O                             LocalMux                     309              3230   1880  FALL       1
I__324/I                             InMux                          0              3230   1880  FALL       1
I__324/O                             InMux                        217              3447   1880  FALL       1
v_counter_RNI84KF1_9_LC_2_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
v_counter_RNI84KF1_9_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__315/I                             LocalMux                       0              3735   1880  FALL       1
I__315/O                             LocalMux                     309              4044   1880  FALL       1
I__318/I                             InMux                          0              4044   1880  FALL       1
I__318/O                             InMux                        217              4261   1880  FALL       1
v_counter_3_LC_2_3_6/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_2_LC_2_3_1/lcout
Path End         : v_counter_9_LC_2_3_4/in0
Capture Clock    : v_counter_9_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_2_LC_2_3_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1634  FALL       5
I__321/I                             LocalMux                       0              2921   1880  FALL       1
I__321/O                             LocalMux                     309              3230   1880  FALL       1
I__324/I                             InMux                          0              3230   1880  FALL       1
I__324/O                             InMux                        217              3447   1880  FALL       1
v_counter_RNI84KF1_9_LC_2_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
v_counter_RNI84KF1_9_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__315/I                             LocalMux                       0              3735   1880  FALL       1
I__315/O                             LocalMux                     309              4044   1880  FALL       1
I__319/I                             InMux                          0              4044   1880  FALL       1
I__319/O                             InMux                        217              4261   1880  FALL       1
v_counter_9_LC_2_3_4/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_9_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_1_LC_1_2_5/lcout
Path End         : h_counter_5_LC_2_1_2/in3
Capture Clock    : h_counter_5_LC_2_1_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_1_LC_1_2_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_1_LC_1_2_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__83/I                              LocalMux                       0              2921   1066  FALL       1
I__83/O                              LocalMux                     309              3230   1066  FALL       1
I__85/I                              InMux                          0              3230   1880  FALL       1
I__85/O                              InMux                        217              3447   1880  FALL       1
h_counter_RNI2COM1_1_LC_1_2_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
h_counter_RNI2COM1_1_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__190/I                             LocalMux                       0              3735   1880  FALL       1
I__190/O                             LocalMux                     309              4044   1880  FALL       1
I__194/I                             InMux                          0              4044   1880  FALL       1
I__194/O                             InMux                        217              4261   1880  FALL       1
h_counter_5_LC_2_1_2/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__181/I                                            ClkMux                         0              2073  RISE       1
I__181/O                                            ClkMux                       309              2381  RISE       1
h_counter_5_LC_2_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_0_LC_2_3_3/in2
Capture Clock    : v_counter_0_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__255/I                             LocalMux                       0              2921   1880  FALL       1
I__255/O                             LocalMux                     309              3230   1880  FALL       1
I__261/I                             InMux                          0              3230   1880  FALL       1
I__261/O                             InMux                        217              3447   1880  FALL       1
v_counter_RNI95KF1_5_LC_2_4_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
v_counter_RNI95KF1_5_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__247/I                             LocalMux                       0              3735   1880  FALL       1
I__247/O                             LocalMux                     309              4044   1880  FALL       1
I__248/I                             InMux                          0              4044   1880  FALL       1
I__248/O                             InMux                        217              4261   1880  FALL       1
I__252/I                             CascadeMux                     0              4261   1880  FALL       1
I__252/O                             CascadeMux                     0              4261   1880  FALL       1
v_counter_0_LC_2_3_3/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_2_LC_2_3_1/in2
Capture Clock    : v_counter_2_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__255/I                             LocalMux                       0              2921   1880  FALL       1
I__255/O                             LocalMux                     309              3230   1880  FALL       1
I__261/I                             InMux                          0              3230   1880  FALL       1
I__261/O                             InMux                        217              3447   1880  FALL       1
v_counter_RNI95KF1_5_LC_2_4_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
v_counter_RNI95KF1_5_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__247/I                             LocalMux                       0              3735   1880  FALL       1
I__247/O                             LocalMux                     309              4044   1880  FALL       1
I__249/I                             InMux                          0              4044   1880  FALL       1
I__249/O                             InMux                        217              4261   1880  FALL       1
I__253/I                             CascadeMux                     0              4261   1880  FALL       1
I__253/O                             CascadeMux                     0              4261   1880  FALL       1
v_counter_2_LC_2_3_1/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_3_LC_2_3_6/in1
Capture Clock    : v_counter_3_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__255/I                             LocalMux                       0              2921   1880  FALL       1
I__255/O                             LocalMux                     309              3230   1880  FALL       1
I__261/I                             InMux                          0              3230   1880  FALL       1
I__261/O                             InMux                        217              3447   1880  FALL       1
v_counter_RNI95KF1_5_LC_2_4_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
v_counter_RNI95KF1_5_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__247/I                             LocalMux                       0              3735   1880  FALL       1
I__247/O                             LocalMux                     309              4044   1880  FALL       1
I__250/I                             InMux                          0              4044   1880  FALL       1
I__250/O                             InMux                        217              4261   1880  FALL       1
v_counter_3_LC_2_3_6/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : v_counter_9_LC_2_3_4/in1
Capture Clock    : v_counter_9_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__255/I                             LocalMux                       0              2921   1880  FALL       1
I__255/O                             LocalMux                     309              3230   1880  FALL       1
I__261/I                             InMux                          0              3230   1880  FALL       1
I__261/O                             InMux                        217              3447   1880  FALL       1
v_counter_RNI95KF1_5_LC_2_4_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
v_counter_RNI95KF1_5_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__247/I                             LocalMux                       0              3735   1880  FALL       1
I__247/O                             LocalMux                     309              4044   1880  FALL       1
I__251/I                             InMux                          0              4044   1880  FALL       1
I__251/O                             InMux                        217              4261   1880  FALL       1
v_counter_9_LC_2_3_4/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_9_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_0_LC_2_3_3/lcout
Path End         : v_counter_2_LC_2_3_1/in0
Capture Clock    : v_counter_2_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_0_LC_2_3_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__295/I                            LocalMux                       0              2921   1880  FALL       1
I__295/O                            LocalMux                     309              3230   1880  FALL       1
I__299/I                            InMux                          0              3230   1880  FALL       1
I__299/O                            InMux                        217              3447   1880  FALL       1
v_counter_RNIURPN_4_LC_2_4_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
v_counter_RNIURPN_4_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__287/I                            LocalMux                       0              3735   1880  FALL       1
I__287/O                            LocalMux                     309              4044   1880  FALL       1
I__289/I                            InMux                          0              4044   1880  FALL       1
I__289/O                            InMux                        217              4261   1880  FALL       1
v_counter_2_LC_2_3_1/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_0_LC_2_3_3/lcout
Path End         : v_counter_3_LC_2_3_6/in2
Capture Clock    : v_counter_3_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_0_LC_2_3_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__295/I                            LocalMux                       0              2921   1880  FALL       1
I__295/O                            LocalMux                     309              3230   1880  FALL       1
I__299/I                            InMux                          0              3230   1880  FALL       1
I__299/O                            InMux                        217              3447   1880  FALL       1
v_counter_RNIURPN_4_LC_2_4_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
v_counter_RNIURPN_4_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__288/I                            LocalMux                       0              3735   1880  FALL       1
I__288/O                            LocalMux                     309              4044   1880  FALL       1
I__290/I                            InMux                          0              4044   1880  FALL       1
I__290/O                            InMux                        217              4261   1880  FALL       1
I__292/I                            CascadeMux                     0              4261   1880  FALL       1
I__292/O                            CascadeMux                     0              4261   1880  FALL       1
v_counter_3_LC_2_3_6/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_0_LC_2_3_3/lcout
Path End         : v_counter_9_LC_2_3_4/in2
Capture Clock    : v_counter_9_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_0_LC_2_3_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__295/I                            LocalMux                       0              2921   1880  FALL       1
I__295/O                            LocalMux                     309              3230   1880  FALL       1
I__299/I                            InMux                          0              3230   1880  FALL       1
I__299/O                            InMux                        217              3447   1880  FALL       1
v_counter_RNIURPN_4_LC_2_4_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
v_counter_RNIURPN_4_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__288/I                            LocalMux                       0              3735   1880  FALL       1
I__288/O                            LocalMux                     309              4044   1880  FALL       1
I__291/I                            InMux                          0              4044   1880  FALL       1
I__291/O                            InMux                        217              4261   1880  FALL       1
I__293/I                            CascadeMux                     0              4261   1880  FALL       1
I__293/O                            CascadeMux                     0              4261   1880  FALL       1
v_counter_9_LC_2_3_4/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_9_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_3_LC_2_3_6/lcout
Path End         : v_counter_3_LC_2_3_6/in3
Capture Clock    : v_counter_3_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1431
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_3_LC_2_3_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       4
I__337/I                          LocalMux                       0              2921   1529  FALL       1
I__337/O                          LocalMux                     309              3230   1529  FALL       1
I__340/I                          InMux                          0              3230   1529  FALL       1
I__340/O                          InMux                        217              3447   1529  FALL       1
v_counter_RNO_0_3_LC_1_3_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
v_counter_RNO_0_3_LC_1_3_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__182/I                          LocalMux                       0              3826   1971  FALL       1
I__182/O                          LocalMux                     309              4135   1971  FALL       1
I__183/I                          InMux                          0              4135   1971  FALL       1
I__183/O                          InMux                        217              4352   1971  FALL       1
v_counter_3_LC_2_3_6/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_5_LC_2_1_2/lcout
Path End         : h_counter_5_LC_2_1_2/in0
Capture Clock    : h_counter_5_LC_2_1_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1431
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__181/I                                            ClkMux                         0              2073  RISE       1
I__181/O                                            ClkMux                       309              2381  RISE       1
h_counter_5_LC_2_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_5_LC_2_1_2/lcout                    LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       8
I__216/I                                      LocalMux                       0              2921   1529  FALL       1
I__216/O                                      LocalMux                     309              3230   1529  FALL       1
I__220/I                                      InMux                          0              3230   1529  FALL       1
I__220/O                                      InMux                        217              3447   1529  FALL       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
un2_h_counter_cry_4_c_RNIHF3L_LC_1_1_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__166/I                                      LocalMux                       0              3826   1971  FALL       1
I__166/O                                      LocalMux                     309              4135   1971  FALL       1
I__168/I                                      InMux                          0              4135   1971  FALL       1
I__168/O                                      InMux                        217              4352   1971  FALL       1
h_counter_5_LC_2_1_2/in0                      LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__181/I                                            ClkMux                         0              2073  RISE       1
I__181/O                                            ClkMux                       309              2381  RISE       1
h_counter_5_LC_2_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_9_LC_2_3_4/lcout
Path End         : v_counter_9_LC_2_3_4/in3
Capture Clock    : v_counter_9_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1431
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_9_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_9_LC_2_3_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1943  FALL       4
I__329/I                          LocalMux                       0              2921   1971  FALL       1
I__329/O                          LocalMux                     309              3230   1971  FALL       1
I__332/I                          InMux                          0              3230   1971  FALL       1
I__332/O                          InMux                        217              3447   1971  FALL       1
v_counter_RNO_0_9_LC_1_4_0/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
v_counter_RNO_0_9_LC_1_4_0/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__184/I                          LocalMux                       0              3826   1971  FALL       1
I__184/O                          LocalMux                     309              4135   1971  FALL       1
I__185/I                          InMux                          0              4135   1971  FALL       1
I__185/O                          InMux                        217              4352   1971  FALL       1
v_counter_9_LC_2_3_4/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_9_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : h_counter_9_LC_1_2_0/in0
Capture Clock    : h_counter_9_LC_1_2_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1431
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__196/I                          LocalMux                       0              2921   1971  FALL       1
I__196/O                          LocalMux                     309              3230   1971  FALL       1
I__202/I                          InMux                          0              3230   1971  FALL       1
I__202/O                          InMux                        217              3447   1971  FALL       1
h_counter_RNO_0_9_LC_1_2_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
h_counter_RNO_0_9_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__80/I                           LocalMux                       0              3826   1971  FALL       1
I__80/O                           LocalMux                     309              4135   1971  FALL       1
I__81/I                           InMux                          0              4135   1971  FALL       1
I__81/O                           InMux                        217              4352   1971  FALL       1
h_counter_9_LC_1_2_0/in0          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__178/I                                            ClkMux                         0              2073  RISE       1
I__178/O                                            ClkMux                       309              2381  RISE       1
h_counter_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_5_LC_2_1_2/lcout
Path End         : h_counter_8_LC_1_1_7/in0
Capture Clock    : h_counter_8_LC_1_1_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1431
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__181/I                                            ClkMux                         0              2073  RISE       1
I__181/O                                            ClkMux                       309              2381  RISE       1
h_counter_5_LC_2_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_5_LC_2_1_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       8
I__217/I                          LocalMux                       0              2921   1971  FALL       1
I__217/O                          LocalMux                     309              3230   1971  FALL       1
I__221/I                          InMux                          0              3230   1971  FALL       1
I__221/O                          InMux                        217              3447   1971  FALL       1
h_counter_RNO_0_8_LC_1_2_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
h_counter_RNO_0_8_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__97/I                           LocalMux                       0              3826   1971  FALL       1
I__97/O                           LocalMux                     309              4135   1971  FALL       1
I__98/I                           InMux                          0              4135   1971  FALL       1
I__98/O                           InMux                        217              4352   1971  FALL       1
h_counter_8_LC_1_1_7/in0          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_2_LC_2_3_1/lcout
Path End         : v_counter_2_LC_2_3_1/in3
Capture Clock    : v_counter_2_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      1431
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_2_LC_2_3_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1634  FALL       5
I__320/I                          LocalMux                       0              2921   1634  FALL       1
I__320/O                          LocalMux                     309              3230   1634  FALL       1
I__323/I                          InMux                          0              3230   1634  FALL       1
I__323/O                          InMux                        217              3447   1634  FALL       1
v_counter_RNO_0_2_LC_1_3_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
v_counter_RNO_0_2_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__186/I                          LocalMux                       0              3826   1971  FALL       1
I__186/O                          LocalMux                     309              4135   1971  FALL       1
I__187/I                          InMux                          0              4135   1971  FALL       1
I__187/O                          InMux                        217              4352   1971  FALL       1
v_counter_2_LC_2_3_1/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : v_counter_8_LC_1_3_7/ce
Capture Clock    : v_counter_8_LC_1_3_7/clk
Hold Constraint  : 0p
Path slack       : 2651p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2111
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5032
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__198/I                             LocalMux                       0              2921   2651  FALL       1
I__198/O                             LocalMux                     309              3230   2651  FALL       1
I__206/I                             InMux                          0              3230   2651  FALL       1
I__206/O                             InMux                        217              3447   2651  FALL       1
I__209/I                             CascadeMux                     0              3447   2651  FALL       1
I__209/O                             CascadeMux                     0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2651  FALL      10
I__170/I                             Odrv4                          0              3798   2651  FALL       1
I__170/O                             Odrv4                        372              4170   2651  FALL       1
I__172/I                             LocalMux                       0              4170   2651  FALL       1
I__172/O                             LocalMux                     309              4478   2651  FALL       1
I__174/I                             CEMux                          0              4478   2651  FALL       1
I__174/O                             CEMux                        554              5032   2651  FALL       1
v_counter_8_LC_1_3_7/ce              LogicCell40_SEQ_MODE_1000      0              5032   2651  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_8_LC_1_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : v_counter_7_LC_1_3_6/ce
Capture Clock    : v_counter_7_LC_1_3_6/clk
Hold Constraint  : 0p
Path slack       : 2651p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2111
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5032
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__198/I                             LocalMux                       0              2921   2651  FALL       1
I__198/O                             LocalMux                     309              3230   2651  FALL       1
I__206/I                             InMux                          0              3230   2651  FALL       1
I__206/O                             InMux                        217              3447   2651  FALL       1
I__209/I                             CascadeMux                     0              3447   2651  FALL       1
I__209/O                             CascadeMux                     0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2651  FALL      10
I__170/I                             Odrv4                          0              3798   2651  FALL       1
I__170/O                             Odrv4                        372              4170   2651  FALL       1
I__172/I                             LocalMux                       0              4170   2651  FALL       1
I__172/O                             LocalMux                     309              4478   2651  FALL       1
I__174/I                             CEMux                          0              4478   2651  FALL       1
I__174/O                             CEMux                        554              5032   2651  FALL       1
v_counter_7_LC_1_3_6/ce              LogicCell40_SEQ_MODE_1000      0              5032   2651  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_7_LC_1_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : v_counter_6_LC_1_3_5/ce
Capture Clock    : v_counter_6_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 2651p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2111
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5032
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__198/I                             LocalMux                       0              2921   2651  FALL       1
I__198/O                             LocalMux                     309              3230   2651  FALL       1
I__206/I                             InMux                          0              3230   2651  FALL       1
I__206/O                             InMux                        217              3447   2651  FALL       1
I__209/I                             CascadeMux                     0              3447   2651  FALL       1
I__209/O                             CascadeMux                     0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2651  FALL      10
I__170/I                             Odrv4                          0              3798   2651  FALL       1
I__170/O                             Odrv4                        372              4170   2651  FALL       1
I__172/I                             LocalMux                       0              4170   2651  FALL       1
I__172/O                             LocalMux                     309              4478   2651  FALL       1
I__174/I                             CEMux                          0              4478   2651  FALL       1
I__174/O                             CEMux                        554              5032   2651  FALL       1
v_counter_6_LC_1_3_5/ce              LogicCell40_SEQ_MODE_1000      0              5032   2651  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_6_LC_1_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : v_counter_5_LC_1_3_4/ce
Capture Clock    : v_counter_5_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 2651p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2111
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5032
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__198/I                             LocalMux                       0              2921   2651  FALL       1
I__198/O                             LocalMux                     309              3230   2651  FALL       1
I__206/I                             InMux                          0              3230   2651  FALL       1
I__206/O                             InMux                        217              3447   2651  FALL       1
I__209/I                             CascadeMux                     0              3447   2651  FALL       1
I__209/O                             CascadeMux                     0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2651  FALL      10
I__170/I                             Odrv4                          0              3798   2651  FALL       1
I__170/O                             Odrv4                        372              4170   2651  FALL       1
I__172/I                             LocalMux                       0              4170   2651  FALL       1
I__172/O                             LocalMux                     309              4478   2651  FALL       1
I__174/I                             CEMux                          0              4478   2651  FALL       1
I__174/O                             CEMux                        554              5032   2651  FALL       1
v_counter_5_LC_1_3_4/ce              LogicCell40_SEQ_MODE_1000      0              5032   2651  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_5_LC_1_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : v_counter_4_LC_1_3_3/ce
Capture Clock    : v_counter_4_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 2651p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2111
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5032
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__198/I                             LocalMux                       0              2921   2651  FALL       1
I__198/O                             LocalMux                     309              3230   2651  FALL       1
I__206/I                             InMux                          0              3230   2651  FALL       1
I__206/O                             InMux                        217              3447   2651  FALL       1
I__209/I                             CascadeMux                     0              3447   2651  FALL       1
I__209/O                             CascadeMux                     0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2651  FALL      10
I__170/I                             Odrv4                          0              3798   2651  FALL       1
I__170/O                             Odrv4                        372              4170   2651  FALL       1
I__172/I                             LocalMux                       0              4170   2651  FALL       1
I__172/O                             LocalMux                     309              4478   2651  FALL       1
I__174/I                             CEMux                          0              4478   2651  FALL       1
I__174/O                             CEMux                        554              5032   2651  FALL       1
v_counter_4_LC_1_3_3/ce              LogicCell40_SEQ_MODE_1000      0              5032   2651  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__177/I                                            ClkMux                         0              2073  RISE       1
I__177/O                                            ClkMux                       309              2381  RISE       1
v_counter_4_LC_1_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : v_counter_1_LC_2_3_7/ce
Capture Clock    : v_counter_1_LC_2_3_7/clk
Hold Constraint  : 0p
Path slack       : 2820p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2280
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__198/I                             LocalMux                       0              2921   2651  FALL       1
I__198/O                             LocalMux                     309              3230   2651  FALL       1
I__206/I                             InMux                          0              3230   2651  FALL       1
I__206/O                             InMux                        217              3447   2651  FALL       1
I__209/I                             CascadeMux                     0              3447   2651  FALL       1
I__209/O                             CascadeMux                     0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2651  FALL      10
I__169/I                             Odrv12                         0              3798   2819  FALL       1
I__169/O                             Odrv12                       540              4338   2819  FALL       1
I__171/I                             LocalMux                       0              4338   2819  FALL       1
I__171/O                             LocalMux                     309              4647   2819  FALL       1
I__173/I                             CEMux                          0              4647   2819  FALL       1
I__173/O                             CEMux                        554              5201   2819  FALL       1
v_counter_1_LC_2_3_7/ce              LogicCell40_SEQ_MODE_1000      0              5201   2819  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : v_counter_3_LC_2_3_6/ce
Capture Clock    : v_counter_3_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 2820p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2280
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__198/I                             LocalMux                       0              2921   2651  FALL       1
I__198/O                             LocalMux                     309              3230   2651  FALL       1
I__206/I                             InMux                          0              3230   2651  FALL       1
I__206/O                             InMux                        217              3447   2651  FALL       1
I__209/I                             CascadeMux                     0              3447   2651  FALL       1
I__209/O                             CascadeMux                     0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2651  FALL      10
I__169/I                             Odrv12                         0              3798   2819  FALL       1
I__169/O                             Odrv12                       540              4338   2819  FALL       1
I__171/I                             LocalMux                       0              4338   2819  FALL       1
I__171/O                             LocalMux                     309              4647   2819  FALL       1
I__173/I                             CEMux                          0              4647   2819  FALL       1
I__173/O                             CEMux                        554              5201   2819  FALL       1
v_counter_3_LC_2_3_6/ce              LogicCell40_SEQ_MODE_1000      0              5201   2819  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : v_counter_9_LC_2_3_4/ce
Capture Clock    : v_counter_9_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 2820p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2280
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__198/I                             LocalMux                       0              2921   2651  FALL       1
I__198/O                             LocalMux                     309              3230   2651  FALL       1
I__206/I                             InMux                          0              3230   2651  FALL       1
I__206/O                             InMux                        217              3447   2651  FALL       1
I__209/I                             CascadeMux                     0              3447   2651  FALL       1
I__209/O                             CascadeMux                     0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2651  FALL      10
I__169/I                             Odrv12                         0              3798   2819  FALL       1
I__169/O                             Odrv12                       540              4338   2819  FALL       1
I__171/I                             LocalMux                       0              4338   2819  FALL       1
I__171/O                             LocalMux                     309              4647   2819  FALL       1
I__173/I                             CEMux                          0              4647   2819  FALL       1
I__173/O                             CEMux                        554              5201   2819  FALL       1
v_counter_9_LC_2_3_4/ce              LogicCell40_SEQ_MODE_1000      0              5201   2819  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_9_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : v_counter_0_LC_2_3_3/ce
Capture Clock    : v_counter_0_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 2820p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2280
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__198/I                             LocalMux                       0              2921   2651  FALL       1
I__198/O                             LocalMux                     309              3230   2651  FALL       1
I__206/I                             InMux                          0              3230   2651  FALL       1
I__206/O                             InMux                        217              3447   2651  FALL       1
I__209/I                             CascadeMux                     0              3447   2651  FALL       1
I__209/O                             CascadeMux                     0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2651  FALL      10
I__169/I                             Odrv12                         0              3798   2819  FALL       1
I__169/O                             Odrv12                       540              4338   2819  FALL       1
I__171/I                             LocalMux                       0              4338   2819  FALL       1
I__171/O                             LocalMux                     309              4647   2819  FALL       1
I__173/I                             CEMux                          0              4647   2819  FALL       1
I__173/O                             CEMux                        554              5201   2819  FALL       1
v_counter_0_LC_2_3_3/ce              LogicCell40_SEQ_MODE_1000      0              5201   2819  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_0_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_6_LC_1_1_5/lcout
Path End         : v_counter_2_LC_2_3_1/ce
Capture Clock    : v_counter_2_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 2820p

Capture Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          2381

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      2280
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__180/I                                            ClkMux                         0              2073  RISE       1
I__180/O                                            ClkMux                       309              2381  RISE       1
h_counter_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_6_LC_1_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__198/I                             LocalMux                       0              2921   2651  FALL       1
I__198/O                             LocalMux                     309              3230   2651  FALL       1
I__206/I                             InMux                          0              3230   2651  FALL       1
I__206/O                             InMux                        217              3447   2651  FALL       1
I__209/I                             CascadeMux                     0              3447   2651  FALL       1
I__209/O                             CascadeMux                     0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   2651  FALL       1
h_counter_RNI3TT84_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2651  FALL      10
I__169/I                             Odrv12                         0              3798   2819  FALL       1
I__169/O                             Odrv12                       540              4338   2819  FALL       1
I__171/I                             LocalMux                       0              4338   2819  FALL       1
I__171/O                             LocalMux                     309              4647   2819  FALL       1
I__173/I                             CEMux                          0              4647   2819  FALL       1
I__173/O                             CEMux                        554              5201   2819  FALL       1
v_counter_2_LC_2_3_1/ce              LogicCell40_SEQ_MODE_1000      0              5201   2819  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_2_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : o_VGA_Grn_0
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2381
+ Clock To Q                                             540
+ Data Path Delay                                       8162
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          11083
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       6
I__257/I                               LocalMux                       0              2921   +INF  RISE       1
I__257/O                               LocalMux                     330              3251   +INF  RISE       1
I__263/I                               InMux                          0              3251   +INF  RISE       1
I__263/O                               InMux                        259              3510   +INF  RISE       1
v_counter_RNIUQM31_1_LC_2_4_2/in1      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
v_counter_RNIUQM31_1_LC_2_4_2/ltout    LogicCell40_SEQ_MODE_0000    379              3889   +INF  FALL       1
I__355/I                               CascadeMux                     0              3889   +INF  FALL       1
I__355/O                               CascadeMux                     0              3889   +INF  FALL       1
v_counter_RNITMD72_3_LC_2_4_3/in2      LogicCell40_SEQ_MODE_0000      0              3889   +INF  FALL       1
v_counter_RNITMD72_3_LC_2_4_3/ltout    LogicCell40_SEQ_MODE_0000    344              4233   +INF  FALL       1
I__354/I                               CascadeMux                     0              4233   +INF  FALL       1
I__354/O                               CascadeMux                     0              4233   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/in2      LogicCell40_SEQ_MODE_0000      0              4233   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_0000    351              4584   +INF  FALL       1
I__351/I                               Odrv4                          0              4584   +INF  FALL       1
I__351/O                               Odrv4                        372              4955   +INF  FALL       1
I__352/I                               LocalMux                       0              4955   +INF  FALL       1
I__352/O                               LocalMux                     309              5264   +INF  FALL       1
I__353/I                               InMux                          0              5264   +INF  FALL       1
I__353/O                               InMux                        217              5481   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/in1      LogicCell40_SEQ_MODE_0000      0              5481   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000    379              5860   +INF  FALL       3
I__228/I                               Odrv4                          0              5860   +INF  FALL       1
I__228/O                               Odrv4                        372              6232   +INF  FALL       1
I__230/I                               LocalMux                       0              6232   +INF  FALL       1
I__230/O                               LocalMux                     309              6540   +INF  FALL       1
I__232/I                               IoInMux                        0              6540   +INF  FALL       1
I__232/O                               IoInMux                      217              6758   +INF  FALL       1
o_VGA_Grn_0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6758   +INF  FALL       1
o_VGA_Grn_0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8995   +INF  FALL       1
o_VGA_Grn_0_obuf_iopad/DIN             IO_PAD                         0              8995   +INF  FALL       1
o_VGA_Grn_0_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11083   +INF  FALL       1
o_VGA_Grn_0                            vga_controller                 0             11083   +INF  FALL       1


++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_1_LC_2_3_7/lcout
Path End         : o_VGA_Grn_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2381
+ Clock To Q                                             540
+ Data Path Delay                                       8422
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          11343
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_1_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_1_LC_2_3_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       6
I__257/I                               LocalMux                       0              2921   +INF  FALL       1
I__257/O                               LocalMux                     309              3230   +INF  FALL       1
I__263/I                               InMux                          0              3230   +INF  FALL       1
I__263/O                               InMux                        217              3447   +INF  FALL       1
v_counter_RNIUQM31_1_LC_2_4_2/in1      LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
v_counter_RNIUQM31_1_LC_2_4_2/ltout    LogicCell40_SEQ_MODE_0000    379              3826   +INF  FALL       1
I__355/I                               CascadeMux                     0              3826   +INF  FALL       1
I__355/O                               CascadeMux                     0              3826   +INF  FALL       1
v_counter_RNITMD72_3_LC_2_4_3/in2      LogicCell40_SEQ_MODE_0000      0              3826   +INF  FALL       1
v_counter_RNITMD72_3_LC_2_4_3/ltout    LogicCell40_SEQ_MODE_0000    344              4170   +INF  FALL       1
I__354/I                               CascadeMux                     0              4170   +INF  FALL       1
I__354/O                               CascadeMux                     0              4170   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/in2      LogicCell40_SEQ_MODE_0000      0              4170   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_0000    351              4520   +INF  FALL       1
I__351/I                               Odrv4                          0              4520   +INF  FALL       1
I__351/O                               Odrv4                        372              4892   +INF  FALL       1
I__352/I                               LocalMux                       0              4892   +INF  FALL       1
I__352/O                               LocalMux                     309              5201   +INF  FALL       1
I__353/I                               InMux                          0              5201   +INF  FALL       1
I__353/O                               InMux                        217              5418   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/in1      LogicCell40_SEQ_MODE_0000      0              5418   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000    379              5797   +INF  FALL       3
I__229/I                               Odrv4                          0              5797   +INF  FALL       1
I__229/O                               Odrv4                        372              6169   +INF  FALL       1
I__231/I                               IoSpan4Mux                     0              6169   +INF  FALL       1
I__231/O                               IoSpan4Mux                   323              6491   +INF  FALL       1
I__233/I                               LocalMux                       0              6491   +INF  FALL       1
I__233/O                               LocalMux                     309              6800   +INF  FALL       1
I__235/I                               IoInMux                        0              6800   +INF  FALL       1
I__235/O                               IoInMux                      217              7017   +INF  FALL       1
o_VGA_Grn_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7017   +INF  FALL       1
o_VGA_Grn_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9255   +INF  FALL       1
o_VGA_Grn_1_obuf_iopad/DIN             IO_PAD                         0              9255   +INF  FALL       1
o_VGA_Grn_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11343   +INF  FALL       1
o_VGA_Grn_1                            vga_controller                 0             11343   +INF  FALL       1


++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_3_LC_2_3_6/lcout
Path End         : o_VGA_Grn_2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2381
+ Clock To Q                                             540
+ Data Path Delay                                       8358
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          11279
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_3_LC_2_3_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       4
I__338/I                               LocalMux                       0              2921   +INF  RISE       1
I__338/O                               LocalMux                     330              3251   +INF  RISE       1
I__342/I                               InMux                          0              3251   +INF  RISE       1
I__342/O                               InMux                        259              3510   +INF  RISE       1
v_counter_RNITMD72_3_LC_2_4_3/in3      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
v_counter_RNITMD72_3_LC_2_4_3/ltout    LogicCell40_SEQ_MODE_0000    274              3784   +INF  FALL       1
I__354/I                               CascadeMux                     0              3784   +INF  FALL       1
I__354/O                               CascadeMux                     0              3784   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/in2      LogicCell40_SEQ_MODE_0000      0              3784   +INF  FALL       1
v_counter_RNI905B3_6_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_0000    351              4135   +INF  FALL       1
I__351/I                               Odrv4                          0              4135   +INF  FALL       1
I__351/O                               Odrv4                        372              4506   +INF  FALL       1
I__352/I                               LocalMux                       0              4506   +INF  FALL       1
I__352/O                               LocalMux                     309              4815   +INF  FALL       1
I__353/I                               InMux                          0              4815   +INF  FALL       1
I__353/O                               InMux                        217              5032   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/in1      LogicCell40_SEQ_MODE_0000      0              5032   +INF  FALL       1
v_counter_RNII2008_9_LC_2_2_4/lcout    LogicCell40_SEQ_MODE_0000    379              5411   +INF  FALL       3
I__229/I                               Odrv4                          0              5411   +INF  FALL       1
I__229/O                               Odrv4                        372              5783   +INF  FALL       1
I__231/I                               IoSpan4Mux                     0              5783   +INF  FALL       1
I__231/O                               IoSpan4Mux                   323              6105   +INF  FALL       1
I__234/I                               IoSpan4Mux                     0              6105   +INF  FALL       1
I__234/O                               IoSpan4Mux                   323              6428   +INF  FALL       1
I__236/I                               LocalMux                       0              6428   +INF  FALL       1
I__236/O                               LocalMux                     309              6737   +INF  FALL       1
I__237/I                               IoInMux                        0              6737   +INF  FALL       1
I__237/O                               IoInMux                      217              6954   +INF  FALL       1
o_VGA_Grn_2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6954   +INF  FALL       1
o_VGA_Grn_2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9191   +INF  FALL       1
o_VGA_Grn_2_obuf_iopad/DIN             IO_PAD                         0              9191   +INF  FALL       1
o_VGA_Grn_2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11279   +INF  FALL       1
o_VGA_Grn_2                            vga_controller                 0             11279   +INF  FALL       1


++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : v_counter_3_LC_2_3_6/lcout
Path End         : o_VGA_VSync
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2381
+ Clock To Q                                             540
+ Data Path Delay                                       8085
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          11006
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__179/I                                            ClkMux                         0              2073  RISE       1
I__179/O                                            ClkMux                       309              2381  RISE       1
v_counter_3_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
v_counter_3_LC_2_3_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       4
I__339/I                               LocalMux                       0              2921   +INF  FALL       1
I__339/O                               LocalMux                     309              3230   +INF  FALL       1
I__343/I                               InMux                          0              3230   +INF  FALL       1
I__343/O                               InMux                        217              3447   +INF  FALL       1
I__344/I                               CascadeMux                     0              3447   +INF  FALL       1
I__344/O                               CascadeMux                     0              3447   +INF  FALL       1
o_VGA_VSync_obuf_RNO_2_LC_1_4_1/in2    LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
o_VGA_VSync_obuf_RNO_2_LC_1_4_1/lcout  LogicCell40_SEQ_MODE_0000    351              3798   +INF  FALL       1
I__100/I                               LocalMux                       0              3798   +INF  FALL       1
I__100/O                               LocalMux                     309              4107   +INF  FALL       1
I__101/I                               InMux                          0              4107   +INF  FALL       1
I__101/O                               InMux                        217              4324   +INF  FALL       1
o_VGA_VSync_obuf_RNO_1_LC_1_4_5/in0    LogicCell40_SEQ_MODE_0000      0              4324   +INF  FALL       1
o_VGA_VSync_obuf_RNO_1_LC_1_4_5/lcout  LogicCell40_SEQ_MODE_0000    386              4710   +INF  FALL       1
I__360/I                               LocalMux                       0              4710   +INF  FALL       1
I__360/O                               LocalMux                     309              5018   +INF  FALL       1
I__361/I                               InMux                          0              5018   +INF  FALL       1
I__361/O                               InMux                        217              5236   +INF  FALL       1
o_VGA_VSync_obuf_RNO_LC_2_4_1/in1      LogicCell40_SEQ_MODE_0000      0              5236   +INF  FALL       1
o_VGA_VSync_obuf_RNO_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_0000    379              5615   +INF  FALL       1
I__356/I                               Odrv12                         0              5615   +INF  FALL       1
I__356/O                               Odrv12                       540              6155   +INF  FALL       1
I__357/I                               LocalMux                       0              6155   +INF  FALL       1
I__357/O                               LocalMux                     309              6463   +INF  FALL       1
I__358/I                               IoInMux                        0              6463   +INF  FALL       1
I__358/O                               IoInMux                      217              6681   +INF  FALL       1
o_VGA_VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6681   +INF  FALL       1
o_VGA_VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8918   +INF  FALL       1
o_VGA_VSync_obuf_iopad/DIN             IO_PAD                         0              8918   +INF  FALL       1
o_VGA_VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11006   +INF  FALL       1
o_VGA_VSync                            vga_controller                 0             11006   +INF  FALL       1


++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : h_counter_5_LC_2_1_2/lcout
Path End         : o_VGA_HSync
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_controller|i_Clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      6065
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          8986
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               vga_controller                 0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__175/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__175/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__176/I                                            GlobalMux                      0              1918  RISE       1
I__176/O                                            GlobalMux                    154              2073  RISE       1
I__181/I                                            ClkMux                         0              2073  RISE       1
I__181/O                                            ClkMux                       309              2381  RISE       1
h_counter_5_LC_2_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
h_counter_5_LC_2_1_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__218/I                               LocalMux                       0              2921   +INF  RISE       1
I__218/O                               LocalMux                     330              3251   +INF  RISE       1
I__224/I                               InMux                          0              3251   +INF  RISE       1
I__224/O                               InMux                        259              3510   +INF  RISE       1
o_VGA_HSync_obuf_RNO_0_LC_2_1_6/in3    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
o_VGA_HSync_obuf_RNO_0_LC_2_1_6/ltout  LogicCell40_SEQ_MODE_0000    274              3784   +INF  FALL       1
I__139/I                               CascadeMux                     0              3784   +INF  FALL       1
I__139/O                               CascadeMux                     0              3784   +INF  FALL       1
o_VGA_HSync_obuf_RNO_LC_2_1_7/in2      LogicCell40_SEQ_MODE_0000      0              3784   +INF  FALL       1
o_VGA_HSync_obuf_RNO_LC_2_1_7/lcout    LogicCell40_SEQ_MODE_0000    351              4135   +INF  FALL       1
I__137/I                               LocalMux                       0              4135   +INF  FALL       1
I__137/O                               LocalMux                     309              4443   +INF  FALL       1
I__138/I                               IoInMux                        0              4443   +INF  FALL       1
I__138/O                               IoInMux                      217              4661   +INF  FALL       1
o_VGA_HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4661   +INF  FALL       1
o_VGA_HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6898   +INF  FALL       1
o_VGA_HSync_obuf_iopad/DIN             IO_PAD                         0              6898   +INF  FALL       1
o_VGA_HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8986   +INF  FALL       1
o_VGA_HSync                            vga_controller                 0              8986   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

