Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  4 19:07:22 2023
| Host         : LAPTOP-KMRB3L2R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clock_divider_timing_summary_routed.rpt -pb clock_divider_timing_summary_routed.pb -rpx clock_divider_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_divider
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.790ns  (logic 3.104ns (64.817%)  route 1.685ns (35.183%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  clk_out_reg/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clk_out_reg/Q
                         net (fo=2, routed)           1.685     2.141    clk_out_OBUF
    R10                  OBUF (Prop_obuf_I_O)         2.648     4.790 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.790    clk_out
    R10                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.954ns  (logic 1.131ns (38.291%)  route 1.823ns (61.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.246     2.254    reset_IBUF
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.378 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.577     2.954    counter[4]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.954ns  (logic 1.131ns (38.291%)  route 1.823ns (61.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.246     2.254    reset_IBUF
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.378 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.577     2.954    counter[4]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.954ns  (logic 1.131ns (38.291%)  route 1.823ns (61.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.246     2.254    reset_IBUF
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.378 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.577     2.954    counter[4]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.954ns  (logic 1.131ns (38.291%)  route 1.823ns (61.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.246     2.254    reset_IBUF
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.378 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.577     2.954    counter[4]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.954ns  (logic 1.131ns (38.291%)  route 1.823ns (61.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.246     2.254    reset_IBUF
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.378 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.577     2.954    counter[4]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.372ns  (logic 0.842ns (35.494%)  route 1.530ns (64.506%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter_reg[2]/Q
                         net (fo=5, routed)           1.086     1.505    counter_reg[2]
    SLICE_X0Y51          LUT6 (Prop_lut6_I4_O)        0.299     1.804 r  clk_out_i_2/O
                         net (fo=1, routed)           0.444     2.248    clk_out_i_2_n_0
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     2.372 r  clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.372    clk_out_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.632ns  (logic 0.746ns (45.717%)  route 0.886ns (54.283%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.886     1.305    counter_reg[2]
    SLICE_X1Y51          LUT3 (Prop_lut3_I2_O)        0.327     1.632 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.632    p_0_in[2]
    SLICE_X1Y51          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.479ns  (logic 0.580ns (39.212%)  route 0.899ns (60.788%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.899     1.355    counter_reg[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.124     1.479 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.479    p_0_in[1]
    SLICE_X1Y51          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.461ns  (logic 0.606ns (41.490%)  route 0.855ns (58.510%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.855     1.311    counter_reg[0]
    SLICE_X1Y51          LUT5 (Prop_lut5_I1_O)        0.150     1.461 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.461    p_0_in[4]
    SLICE_X1Y51          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.189     0.330    counter_reg[1]
    SLICE_X1Y51          LUT3 (Prop_lut3_I1_O)        0.042     0.372 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.372    p_0_in[2]
    SLICE_X1Y51          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.189     0.330    counter_reg[1]
    SLICE_X1Y51          LUT2 (Prop_lut2_I1_O)        0.045     0.375 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    p_0_in[1]
    SLICE_X1Y51          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.184ns (49.039%)  route 0.191ns (50.961%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.191     0.332    counter_reg[1]
    SLICE_X1Y51          LUT5 (Prop_lut5_I2_O)        0.043     0.375 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.375    p_0_in[4]
    SLICE_X1Y51          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.309%)  route 0.191ns (50.691%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.191     0.332    counter_reg[1]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.045     0.377 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    p_0_in[3]
    SLICE_X1Y51          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.447%)  route 0.242ns (56.553%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.242     0.383    counter_reg[0]
    SLICE_X1Y51          LUT1 (Prop_lut1_I0_O)        0.045     0.428 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    p_0_in[0]
    SLICE_X1Y51          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.675%)  route 0.260ns (58.325%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.081     0.222    counter_reg[3]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.045     0.267 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.180     0.446    counter[4]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.675%)  route 0.260ns (58.325%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.081     0.222    counter_reg[3]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.045     0.267 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.180     0.446    counter[4]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.675%)  route 0.260ns (58.325%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.081     0.222    counter_reg[3]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.045     0.267 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.180     0.446    counter[4]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.675%)  route 0.260ns (58.325%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.081     0.222    counter_reg[3]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.045     0.267 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.180     0.446    counter[4]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.675%)  route 0.260ns (58.325%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.081     0.222    counter_reg[3]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.045     0.267 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.180     0.446    counter[4]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------





