Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: OEXP01_MUX.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OEXP01_MUX.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OEXP01_MUX"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : OEXP01_MUX
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/nt64/unimacro' in file C:/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/nt64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/nt64/xilinxcorelib' in file C:/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/nt64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "E:\Lab3\Lab3\MyMC14495.v" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "E:\Lab3\Lab3\UnSignExtent.v" into library work
Parsing module <UnSignExtent>.
Analyzing Verilog file "E:\Lab3\Lab3\SSeg_map.v" into library work
Parsing module <SSeg_map>.
Analyzing Verilog file "E:\Lab3\Lab3\SLL2.v" into library work
Parsing module <SLL2>.
Analyzing Verilog file "E:\Lab3\Lab3\SignExtent.v" into library work
Parsing module <SignExtent>.
Analyzing Verilog file "E:\Lab3\Lab3\RegFile.v" into library work
Parsing module <RegFile>.
Analyzing Verilog file "E:\Lab3\Lab3\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "E:\Lab3\Lab3\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "E:\Lab3\Lab3\MUX8T1_8.v" into library work
Parsing module <MUX8T1_8>.
Analyzing Verilog file "E:\Lab3\Lab3\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "E:\Lab3\Lab3\MUX2T1_64.v" into library work
Parsing module <MUX2T1_64>.
Analyzing Verilog file "E:\Lab3\Lab3\MUX2T1_5.v" into library work
Parsing module <MUX2T1_5>.
Analyzing Verilog file "E:\Lab3\Lab3\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "E:\Lab3\Lab3\LEDP2S_IO.v" into library work
Parsing module <LEDP2S>.
Analyzing Verilog file "E:\Lab3\Lab3\INST26_28.v" into library work
Parsing module <INST26_28>.
Analyzing Verilog file "E:\Lab3\Lab3\HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
Analyzing Verilog file "E:\Lab3\Lab3\Controller.v" into library work
Parsing module <Controller>.
Analyzing Verilog file "E:\Lab3\Lab3\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\Lab3\Lab3\ADD4.v" into library work
Parsing module <ADD4>.
Analyzing Verilog file "E:\Lab3\Lab3\ADD32.v" into library work
Parsing module <ADD32>.
Analyzing Verilog file "E:\Lab3\Lab3\SEnter_2_32.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "E:\Lab3\Lab3\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "E:\Lab3\Lab3\SCPU_TOP.vf" into library work
Parsing module <ADD4_MUSER_SCPU_TOP>.
Parsing module <SCPU_TOP>.
Analyzing Verilog file "E:\Lab3\Lab3\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "E:\Lab3\Lab3\OExp03-IP2SOC\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "E:\Lab3\Lab3\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "E:\Lab3\Lab3\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "E:\Lab3\Lab3\ipcore_dir\ROM_D.v" into library work
Parsing module <ROM_D>.
Analyzing Verilog file "E:\Lab3\Lab3\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "E:\Lab3\Lab3\GPIO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "E:\Lab3\Lab3\Display.v" into library work
Parsing module <Display>.
Analyzing Verilog file "E:\Lab3\Lab3\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "E:\Lab3\Lab3\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "E:\Lab3\Lab3\OEXP01_MUX.vf" into library work
Parsing module <ADD4_MUSER_OEXP01_MUX>.
Parsing module <SCPU_TOP_MUSER_OEXP01_MUX>.
Parsing module <OEXP01_MUX>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <OEXP01_MUX>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "E:\Lab3\Lab3\SEnter_2_32.v" Line 19: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "E:\Lab3\Lab3\OEXP01_MUX.vf" Line 366: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Lab3\Lab3\OEXP01_MUX.vf" Line 367: Assignment to blink ignored, since the identifier is never used

Elaborating module <Multi_8CH32>.

Elaborating module <MUX8T1_32>.

Elaborating module <MUX8T1_8>.
WARNING:HDLCompiler:189 - "E:\Lab3\Lab3\Multi_8CH32.v" Line 68: Size mismatch in connection of port <I1>. Formal port size is 8-bit while actual signal size is 9-bit.

Elaborating module <Display>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "E:\Lab3\Lab3\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <HexTo8SEG>.

Elaborating module <MyMC14495>.

Elaborating module <SSeg_map>.

Elaborating module <MUX2T1_64>.

Elaborating module <GPIO>.

Elaborating module <LEDP2S(DATA_BITS=16,DATA_COUNT_BITS=4)>.
WARNING:HDLCompiler:1499 - "E:\Lab3\Lab3\LEDP2S_IO.v" Line 21: Empty module <LEDP2S(DATA_BITS=16,DATA_COUNT_BITS=4)> remains a black box.

Elaborating module <clk_div>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "E:\Lab3\Lab3\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "E:\Lab3\Lab3\OEXP01_MUX.vf" Line 428: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "E:\Lab3\Lab3\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "E:\Lab3\Lab3\OExp03-IP2SOC\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.

Elaborating module <INV>.

Elaborating module <GND>.

Elaborating module <VCC>.

Elaborating module <BUF>.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "E:\Lab3\Lab3\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <ROM_D>.
WARNING:HDLCompiler:1499 - "E:\Lab3\Lab3\ipcore_dir\ROM_D.v" Line 39: Empty module <ROM_D> remains a black box.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "E:\Lab3\Lab3\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1127 - "E:\Lab3\Lab3\Counter_3_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\Lab3\Lab3\Counter_3_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <SCPU_TOP_MUSER_OEXP01_MUX>.

Elaborating module <PC>.

Elaborating module <ADD4>.

Elaborating module <ADD32>.

Elaborating module <MUX2T1_32>.

Elaborating module <OR2>.

Elaborating module <Controller>.

Elaborating module <RegFile>.

Elaborating module <MUX2T1_5>.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "E:\Lab3\Lab3\ALU.v" Line 44: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <AND2>.

Elaborating module <UnSignExtent>.

Elaborating module <SignExtent>.

Elaborating module <INST26_28>.

Elaborating module <SLL2>.
WARNING:HDLCompiler:634 - "E:\Lab3\Lab3\OEXP01_MUX.vf" Line 316: Net <Addr_out[31]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\Lab3\Lab3\OEXP01_MUX.vf" Line 325: Net <Data_out[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OEXP01_MUX>.
    Related source file is "E:\Lab3\Lab3\OEXP01_MUX.vf".
INFO:Xst:3210 - "E:\Lab3\Lab3\OEXP01_MUX.vf" line 360: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Lab3\Lab3\OEXP01_MUX.vf" line 360: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Lab3\Lab3\OEXP01_MUX.vf" line 401: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Lab3\Lab3\OEXP01_MUX.vf" line 418: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Lab3\Lab3\OEXP01_MUX.vf" line 439: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Lab3\Lab3\OEXP01_MUX.vf" line 439: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Addr_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Data_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <OEXP01_MUX> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "E:\Lab3\Lab3\Multi_8CH32.v".
WARNING:Xst:647 - Input <point_in<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "E:\Lab3\Lab3\MUX8T1_32.v".
    Found 32-bit 7-to-1 multiplexer for signal <O> created at line 34.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8>.
    Related source file is "E:\Lab3\Lab3\MUX8T1_8.v".
    Found 8-bit 8-to-1 multiplexer for signal <o> created at line 34.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_8> synthesized.

Synthesizing Unit <Display>.
    Related source file is "E:\Lab3\Lab3\Display.v".
    Summary:
	no macro.
Unit <Display> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "E:\Lab3\Lab3\HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "E:\Lab3\Lab3\MyMC14495.v".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <SSeg_map>.
    Related source file is "E:\Lab3\Lab3\SSeg_map.v".
WARNING:Xst:647 - Input <Disp_num<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SSeg_map> synthesized.

Synthesizing Unit <MUX2T1_64>.
    Related source file is "E:\Lab3\Lab3\MUX2T1_64.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_64> synthesized.

Synthesizing Unit <GPIO>.
    Related source file is "E:\Lab3\Lab3\GPIO.v".
    Found 2-bit register for signal <counter_set>.
    Found 16-bit register for signal <LED>.
    Found 14-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <GPIO> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "E:\Lab3\Lab3\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_15_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Counter_x>.
    Related source file is "E:\Lab3\Lab3\Counter_3_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_26_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter_x> synthesized.

Synthesizing Unit <SCPU_TOP_MUSER_OEXP01_MUX>.
    Related source file is "E:\Lab3\Lab3\OEXP01_MUX.vf".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\Lab3\Lab3\OEXP01_MUX.vf" line 230: Output port <overflow> of the instance <XLXI_19> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SCPU_TOP_MUSER_OEXP01_MUX> synthesized.

Synthesizing Unit <PC>.
    Related source file is "E:\Lab3\Lab3\PC.v".
    Found 32-bit register for signal <PC_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <ADD4>.
    Related source file is "E:\Lab3\Lab3\ADD4.v".
    Found 32-bit adder for signal <res> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD4> synthesized.

Synthesizing Unit <ADD32>.
    Related source file is "E:\Lab3\Lab3\ADD32.v".
    Found 32-bit adder for signal <res> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD32> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "E:\Lab3\Lab3\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "E:\Lab3\Lab3\Controller.v".
WARNING:Xst:737 - Found 1-bit latch for signal <RI>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LW>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SW>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <beq>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bne>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Jump>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <JAL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <JR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shift>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_control<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_control<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_control<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_control<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LUI>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  15 Latch(s).
	inferred  18 Multiplexer(s).
Unit <Controller> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "E:\Lab3\Lab3\RegFile.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <RS_addrA[4]_register[31][31]_wide_mux_1_OUT> created at line 34.
    Found 32-bit 31-to-1 multiplexer for signal <RT_addrB[4]_register[31][31]_wide_mux_4_OUT> created at line 35.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <RegFile> synthesized.

Synthesizing Unit <MUX2T1_5>.
    Related source file is "E:\Lab3\Lab3\MUX2T1_5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_5> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\Lab3\Lab3\ALU.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_11_OUT> created at line 37.
    Found 32-bit adder for signal <A[31]_B[31]_add_2_OUT> created at line 33.
    Found 32-bit shifter logical left for signal <A[31]_B[31]_shift_left_14_OUT> created at line 39
    Found 32-bit shifter logical right for signal <A[31]_B[31]_shift_right_15_OUT> created at line 40
    Found 32-bit 10-to-1 multiplexer for signal <res> created at line 30.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_12_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <UnSignExtent>.
    Related source file is "E:\Lab3\Lab3\UnSignExtent.v".
    Summary:
	no macro.
Unit <UnSignExtent> synthesized.

Synthesizing Unit <SignExtent>.
    Related source file is "E:\Lab3\Lab3\SignExtent.v".
    Summary:
	no macro.
Unit <SignExtent> synthesized.

Synthesizing Unit <INST26_28>.
    Related source file is "E:\Lab3\Lab3\INST26_28.v".
    Summary:
	no macro.
Unit <INST26_28> synthesized.

Synthesizing Unit <SLL2>.
    Related source file is "E:\Lab3\Lab3\SLL2.v".
WARNING:Xst:647 - Input <A<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SLL2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
# Registers                                            : 15
 1-bit register                                        : 3
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 1
 32-bit register                                       : 4
 33-bit register                                       : 1
 8-bit register                                        : 2
 992-bit register                                      : 1
# Latches                                              : 15
 1-bit latch                                           : 15
# Comparators                                          : 2
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 88
 1-bit 2-to-1 multiplexer                              : 19
 32-bit 2-to-1 multiplexer                             : 56
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <MIO_BUS.ngc>.
Reading core <PIO.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <Seg7_Dev.ngc>.
Reading core <ipcore_dir/ROM_D.ngc>.
Reading core <P2S.ngc>.
Reading core <LEDP2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <MIO_BUS> for timing and area information for instance <XLXI_34>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <RAM_B> for timing and area information for instance <XLXI_37>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.
Loading core <ROM_D> for timing and area information for instance <XLXI_36>.
Loading core <P2S> for timing and area information for instance <MM2>.
Loading core <LEDP2S> for timing and area information for instance <LEDP2S>.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <XLXI_38>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <XLXI_38>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter_x>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1174
 Flip-Flops                                            : 1174
# Comparators                                          : 2
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 151
 1-bit 2-to-1 multiplexer                              : 84
 32-bit 2-to-1 multiplexer                             : 56
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <cpu_blink_0> in Unit <Multi_8CH32> is equivalent to the following 7 FFs/Latches, which will be removed : <cpu_blink_1> <cpu_blink_2> <cpu_blink_3> <cpu_blink_4> <cpu_blink_5> <cpu_blink_6> <cpu_blink_7> 

Optimizing unit <PC> ...

Optimizing unit <OEXP01_MUX> ...

Optimizing unit <Multi_8CH32> ...

Optimizing unit <GPIO> ...

Optimizing unit <Counter_x> ...

Optimizing unit <SCPU_TOP_MUSER_OEXP01_MUX> ...

Optimizing unit <RegFile> ...

Optimizing unit <Controller> ...

Optimizing unit <ALU> ...
WARNING:Xst:1426 - The value init of the FF/Latch U5/cpu_blink_0 hinder the constant cleaning in the block OEXP01_MUX.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <U7/GPIOf0_13> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_12> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_11> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_10> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_9> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_8> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_7> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_6> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_5> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_4> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_3> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_2> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_1> of sequential type is unconnected in block <OEXP01_MUX>.
WARNING:Xst:2677 - Node <U7/GPIOf0_0> of sequential type is unconnected in block <OEXP01_MUX>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OEXP01_MUX, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1185
 Flip-Flops                                            : 1185

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OEXP01_MUX.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4042
#      AND2                        : 4
#      AND3                        : 11
#      AND4                        : 9
#      BUF                         : 1
#      GND                         : 4
#      INV                         : 70
#      LUT1                        : 127
#      LUT2                        : 69
#      LUT3                        : 1179
#      LUT4                        : 273
#      LUT5                        : 479
#      LUT6                        : 1287
#      MUXCY                       : 258
#      MUXF7                       : 24
#      OR2                         : 9
#      OR3                         : 3
#      OR4                         : 4
#      VCC                         : 5
#      XORCY                       : 226
# FlipFlops/Latches                : 1524
#      FD                          : 206
#      FDC                         : 75
#      FDCE                        : 1027
#      FDCE_1                      : 22
#      FDE                         : 89
#      FDE_1                       : 22
#      FDPE_1                      : 6
#      FDR                         : 33
#      FDRE                        : 29
#      LD                          : 15
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 21
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1524  out of  202800     0%  
 Number of Slice LUTs:                 3484  out of  101400     3%  
    Number used as Logic:              3484  out of  101400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4582
   Number with an unused Flip Flop:    3058  out of   4582    66%  
   Number with an unused LUT:          1098  out of   4582    23%  
   Number of fully used LUT-FF pairs:   426  out of   4582     9%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    400    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                                                         | Clock buffer(FF name)                 | Load  |
-----------------------------------------------------------------------------------------------------+---------------------------------------+-------+
clk_100mhz                                                                                           | BUFGP                                 | 262   |
Clk_CPU(U8/Mmux_Clk_CPU11:O)                                                                         | BUFG(*)(U5/cpu_point_7)               | 1169  |
U8/clkdiv_6                                                                                          | BUFG                                  | 35    |
XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_61_o(XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_61_o1:O)  | NONE(*)(XLXI_48/XLXI_12/shift)        | 10    |
XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_101_o(XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_101_o4:O)| NONE(*)(XLXI_48/XLXI_12/ALU_control_0)| 4     |
XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_101_o1(XLXI_48/XLXI_12/opcode[5]_GND_48_o_Select_135_o1:O)| NONE(*)(XLXI_48/XLXI_12/LUI)          | 1     |
U9/clk1                                                                                              | BUFG                                  | 41    |
M4/push(M4/push1:O)                                                                                  | NONE(*)(M4/state_0)                   | 3     |
-----------------------------------------------------------------------------------------------------+---------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                              | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
XLXI_37/N1(XLXI_37/XST_GND:G)      | NONE(XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 19.377ns (Maximum Frequency: 51.607MHz)
   Minimum input arrival time before clock: 2.542ns
   Maximum output required time after clock: 15.682ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 4.206ns (frequency: 237.735MHz)
  Total number of paths / destination ports: 9366 / 333
-------------------------------------------------------------------------
Delay:               4.206ns (Levels of Logic = 8)
  Source:            U9/SW_OK_5 (FF)
  Destination:       U6/MM2/buffer_49 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: U9/SW_OK_5 to U6/MM2/buffer_49
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             86   0.282   0.649  SW_OK_5 (SW_OK<5>)
     end scope: 'U9:SW_OK<5>'
     begin scope: 'XLXI_34:SW<5>'
     LUT6:I4->O            2   0.053   0.491  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'XLXI_34:Cpu_data4bus<5>'
     LUT6:I4->O            1   0.053   0.413  U5/MUX1_DispData/Mmux_O281 (U5/MUX1_DispData/Mmux_O28)
     LUT6:I5->O           11   0.053   0.701  U5/MUX1_DispData/Mmux_O282 (Disp_num<5>)
     LUT4:I0->O            1   0.053   0.602  U6/M/Mmux_o44_SW0 (N5)
     LUT4:I1->O            1   0.053   0.739  U6/M/Mmux_o44 (U6/SEGMENT<49>)
     begin scope: 'U6/MM2:P_Data<49>'
     LUT6:I0->O            1   0.053   0.000  buffer_49_rstpot (buffer_49_rstpot)
     FD:D                      0.011          buffer_49
    ----------------------------------------
    Total                      4.206ns (0.611ns logic, 3.595ns route)
                                       (14.5% logic, 85.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 19.377ns (frequency: 51.607MHz)
  Total number of paths / destination ports: 6655991284 / 2245
-------------------------------------------------------------------------
Delay:               9.689ns (Levels of Logic = 57)
  Source:            XLXI_48/XLXI_2/PC_out_10 (FF)
  Destination:       U5/cpu_point_7 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU falling

  Data Path: XLXI_48/XLXI_2/PC_out_10 to U5/cpu_point_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             53   0.282   0.896  XLXI_48/XLXI_2/PC_out_10 (XLXI_48/XLXI_2/PC_out_10)
     begin scope: 'XLXI_36:a<8>'
     LUT6:I0->O            1   0.053   0.635  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int58112 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int58111)
     LUT6:I2->O            1   0.053   0.602  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int58115 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int58114)
     LUT3:I0->O          259   0.053   0.687  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int58116 (spo<22>)
     end scope: 'XLXI_36:spo<22>'
     LUT6:I4->O            1   0.053   0.635  XLXI_48/XLXI_13/Mmux_RS_addrA[4]_register[31][31]_wide_mux_1_OUT_834 (XLXI_48/XLXI_13/Mmux_RS_addrA[4]_register[31][31]_wide_mux_1_OUT_834)
     LUT6:I2->O            1   0.053   0.485  XLXI_48/XLXI_13/Mmux_RS_addrA[4]_register[31][31]_wide_mux_1_OUT_311 (XLXI_48/XLXI_13/Mmux_RS_addrA[4]_register[31][31]_wide_mux_1_OUT_311)
     LUT4:I2->O           13   0.053   0.715  XLXI_48/XLXI_13/Mmux_R_dataA121 (XLXI_48/XLXN_37<1>)
     LUT4:I0->O            0   0.053   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_lutdi (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_lutdi)
     MUXCY:DI->O           1   0.278   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<0> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<1> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<2> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<3> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<4> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<5> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<6> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<7> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<8> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<9> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<10> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<11> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<12> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<13> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<14> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<14>)
     MUXCY:CI->O           2   0.178   0.419  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<15> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<15>)
     LUT6:I5->O            1   0.053   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_lut<0> (XLXI_48/XLXI_19/Mmux_res6_rs_lut<0>)
     MUXCY:S->O            1   0.291   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<0> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<1> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<2> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<3> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<4> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<5> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<6> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<7> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<8> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<9> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<10> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<11> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<12> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<13> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<14> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<15> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<16> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<17> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<18> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<19> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<20> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<21> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<22> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<23> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<24> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<25> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<26> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<27> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<27>)
     XORCY:CI->O           1   0.320   0.485  XLXI_48/XLXI_19/Mmux_res6_rs_xor<28> (XLXI_48/XLXI_19/Mmux_res6_split<28>)
     LUT5:I3->O           51   0.053   0.882  XLXI_48/XLXI_19/Mmux_res9214 (XLXN_404<28>)
     begin scope: 'XLXI_34:addr_bus<28>'
     LUT5:I0->O           41   0.053   0.554  Mmux_GPIOe0000000_we11 (GPIOe0000000_we)
     end scope: 'XLXI_34:GPIOe0000000_we'
     FDE:CE                    0.200          U5/cpu_blink_0
    ----------------------------------------
    Total                      9.689ns (2.694ns logic, 6.995ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_6'
  Clock period: 2.647ns (frequency: 377.786MHz)
  Total number of paths / destination ports: 787 / 36
-------------------------------------------------------------------------
Delay:               2.647ns (Levels of Logic = 35)
  Source:            XLXI_38/counter0_0 (FF)
  Destination:       XLXI_38/counter0_32 (FF)
  Source Clock:      U8/clkdiv_6 rising
  Destination Clock: U8/clkdiv_6 rising

  Data Path: XLXI_38/counter0_0 to XLXI_38/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.433  XLXI_38/counter0_0 (XLXI_38/counter0_0)
     LUT1:I0->O            1   0.053   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<0>_rt (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.291   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<0> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<1> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<2> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<3> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<4> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<5> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<6> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<7> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<8> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<9> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<10> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<11> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<12> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<13> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<14> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<15> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<16> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<17> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<18> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<19> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<20> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<21> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<22> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<23> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<24> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<25> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<26> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<27> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<28> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<29> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<30> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.015   0.000  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<31> (XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.320   0.739  XLXI_38/Msub_counter0[32]_GND_26_o_sub_26_OUT_xor<32> (XLXI_38/counter0[32]_GND_26_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.053   0.000  XLXI_38/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (XLXI_38/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                     0.011          XLXI_38/counter0_32
    ----------------------------------------
    Total                      2.647ns (1.475ns logic, 1.172ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.576ns (frequency: 388.199MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.576ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.739  counter_8 (counter<8>)
     LUT5:I0->O            1   0.053   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.015   0.445  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.067   0.439  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.200          Key_x_0
    ----------------------------------------
    Total                      2.576ns (0.953ns logic, 1.623ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.277ns (frequency: 783.085MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.277ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.282   0.518  state_0 (state<0>)
     INV:I->O              1   0.067   0.399  Result<0>1_INV_0 (Result<0>)
     FDE:D                     0.011          state_0
    ----------------------------------------
    Total                      1.277ns (0.360ns logic, 0.917ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.498ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.753  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.053   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.015   0.554  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.067   0.505  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.200          SW_OK_0
    ----------------------------------------
    Total                      2.498ns (0.686ns logic, 1.812ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.542ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: K_COL<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.668  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.053   0.811  out1 (n0016)
     LUT6:I0->O            3   0.053   0.427  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.053   0.413  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.053   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                     0.011          Key_x_4
    ----------------------------------------
    Total                      2.542ns (0.223ns logic, 2.319ns route)
                                       (8.8% logic, 91.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 4717 / 18
-------------------------------------------------------------------------
Offset:              6.622ns (Levels of Logic = 14)
  Source:            U9/SW_OK_15 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: U9/SW_OK_15 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             80   0.282   0.648  SW_OK_15 (SW_OK<15>)
     end scope: 'U9:SW_OK<15>'
     begin scope: 'XLXI_34:SW<15>'
     LUT6:I4->O            2   0.053   0.491  Mmux_Cpu_data4bus71 (Cpu_data4bus<15>)
     end scope: 'XLXI_34:Cpu_data4bus<15>'
     LUT6:I4->O            1   0.053   0.413  U5/MUX1_DispData/Mmux_O71 (U5/MUX1_DispData/Mmux_O7)
     LUT6:I5->O           10   0.053   0.661  U5/MUX1_DispData/Mmux_O72 (Disp_num<15>)
     begin scope: 'U61:Hexs<15>'
     LUT6:I3->O            1   0.053   0.000  M2/Mmux_Hexo_43 (M2/Mmux_Hexo_43)
     MUXF7:I0->O           8   0.214   0.445  M2/Mmux_Hexo_2_f7_2 (Hex<3>)
     INV:I->O             11   0.067   0.701  M1/XLXI_1 (M1/XLXN_14)
     AND3:I2->O            1   0.053   0.739  M1/XLXI_39 (M1/XLXN_186)
     OR4:I0->O             1   0.053   0.725  M1/XLXI_41 (M1/XLXN_213)
     OR2:I1->O             1   0.053   0.413  M1/XLXI_52 (SEG_TXT<5>)
     LUT3:I2->O            1   0.053   0.399  MUXHM/Mmux_o6 (SEGMENT<5>)
     end scope: 'U61:SEGMENT<5>'
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      6.622ns (0.987ns logic, 5.635ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.779ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       K_ROW<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to K_ROW<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.282   0.497  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          K_ROW_4_OBUF (K_ROW<4>)
    ----------------------------------------
    Total                      0.779ns (0.282ns logic, 0.497ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU'
  Total number of paths / destination ports: 3884325200 / 19
-------------------------------------------------------------------------
Offset:              15.682ns (Levels of Logic = 71)
  Source:            XLXI_48/XLXI_2/PC_out_10 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      Clk_CPU rising

  Data Path: XLXI_48/XLXI_2/PC_out_10 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             53   0.282   0.896  XLXI_48/XLXI_2/PC_out_10 (XLXI_48/XLXI_2/PC_out_10)
     begin scope: 'XLXI_36:a<8>'
     LUT6:I0->O            1   0.053   0.635  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int58112 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int58111)
     LUT6:I2->O            1   0.053   0.602  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int58115 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int58114)
     LUT3:I0->O          259   0.053   0.687  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int58116 (spo<22>)
     end scope: 'XLXI_36:spo<22>'
     LUT6:I4->O            1   0.053   0.635  XLXI_48/XLXI_13/Mmux_RS_addrA[4]_register[31][31]_wide_mux_1_OUT_834 (XLXI_48/XLXI_13/Mmux_RS_addrA[4]_register[31][31]_wide_mux_1_OUT_834)
     LUT6:I2->O            1   0.053   0.485  XLXI_48/XLXI_13/Mmux_RS_addrA[4]_register[31][31]_wide_mux_1_OUT_311 (XLXI_48/XLXI_13/Mmux_RS_addrA[4]_register[31][31]_wide_mux_1_OUT_311)
     LUT4:I2->O           13   0.053   0.715  XLXI_48/XLXI_13/Mmux_R_dataA121 (XLXI_48/XLXN_37<1>)
     LUT4:I0->O            0   0.053   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_lutdi (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_lutdi)
     MUXCY:DI->O           1   0.278   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<0> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<1> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<2> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<3> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<4> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<5> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<6> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<7> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<8> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<9> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<10> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<11> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<12> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<13> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<14> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<14>)
     MUXCY:CI->O           2   0.178   0.419  XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<15> (XLXI_48/XLXI_19/Mcompar_A[31]_B[31]_LessThan_12_o_cy<15>)
     LUT6:I5->O            1   0.053   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_lut<0> (XLXI_48/XLXI_19/Mmux_res6_rs_lut<0>)
     MUXCY:S->O            1   0.291   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<0> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<1> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<2> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<3> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<4> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<5> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<6> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<7> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<8> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<9> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<10> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<11> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<12> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<13> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<14> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<15> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<16> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<17> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<18> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<19> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<20> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<21> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<22> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<23> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<24> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<25> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<26> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<27> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<28> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<29> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<29>)
     XORCY:CI->O           1   0.320   0.485  XLXI_48/XLXI_19/Mmux_res6_rs_xor<30> (XLXI_48/XLXI_19/Mmux_res6_split<30>)
     LUT5:I3->O           83   0.053   0.889  XLXI_48/XLXI_19/Mmux_res9244 (XLXN_404<30>)
     begin scope: 'XLXI_34:addr_bus<30>'
     LUT6:I1->O           32   0.053   0.878  _n00591 (_n0059)
     LUT6:I1->O            2   0.053   0.491  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'XLXI_34:Cpu_data4bus<24>'
     LUT6:I4->O            1   0.053   0.413  U5/MUX1_DispData/Mmux_O171 (U5/MUX1_DispData/Mmux_O17)
     LUT6:I5->O           11   0.053   0.701  U5/MUX1_DispData/Mmux_O172 (Disp_num<24>)
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.053   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.217   0.471  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.067   0.772  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.053   0.739  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.053   0.725  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.053   0.413  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.053   0.399  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     15.682ns (3.232ns logic, 12.450ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_6'
  Total number of paths / destination ports: 1463 / 8
-------------------------------------------------------------------------
Offset:              6.769ns (Levels of Logic = 13)
  Source:            XLXI_38/counter0_24 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U8/clkdiv_6 rising

  Data Path: XLXI_38/counter0_24 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.655  XLXI_38/counter0_24 (XLXI_38/counter0_24)
     begin scope: 'XLXI_34:counter_out<24>'
     LUT6:I2->O            2   0.053   0.491  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'XLXI_34:Cpu_data4bus<24>'
     LUT6:I4->O            1   0.053   0.413  U5/MUX1_DispData/Mmux_O171 (U5/MUX1_DispData/Mmux_O17)
     LUT6:I5->O           11   0.053   0.701  U5/MUX1_DispData/Mmux_O172 (Disp_num<24>)
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.053   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.217   0.471  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.067   0.772  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.053   0.739  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.053   0.725  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.053   0.413  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.053   0.399  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      6.769ns (0.990ns logic, 5.779ns route)
                                       (14.6% logic, 85.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_101_o'
  Total number of paths / destination ports: 1802880 / 8
-------------------------------------------------------------------------
Offset:              11.256ns (Levels of Logic = 48)
  Source:            XLXI_48/XLXI_12/ALU_control_1 (LATCH)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_101_o falling

  Data Path: XLXI_48/XLXI_12/ALU_control_1 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              64   0.389   0.885  XLXI_48/XLXI_12/ALU_control_1 (XLXI_48/XLXI_12/ALU_control_1)
     LUT5:I0->O            2   0.053   0.641  XLXI_48/XLXI_19/Mmux_res6_A11_SW1 (N164)
     LUT6:I2->O            1   0.053   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_lut<0> (XLXI_48/XLXI_19/Mmux_res6_rs_lut<0>)
     MUXCY:S->O            1   0.291   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<0> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<1> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<2> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<3> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<4> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<5> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<6> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<7> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<8> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<9> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<10> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<11> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<12> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<13> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<14> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<15> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<16> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<17> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<18> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<19> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<20> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<21> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<22> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<23> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<24> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<25> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<26> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<27> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<28> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_48/XLXI_19/Mmux_res6_rs_cy<29> (XLXI_48/XLXI_19/Mmux_res6_rs_cy<29>)
     XORCY:CI->O           1   0.320   0.485  XLXI_48/XLXI_19/Mmux_res6_rs_xor<30> (XLXI_48/XLXI_19/Mmux_res6_split<30>)
     LUT5:I3->O           83   0.053   0.889  XLXI_48/XLXI_19/Mmux_res9244 (XLXN_404<30>)
     begin scope: 'XLXI_34:addr_bus<30>'
     LUT6:I1->O           32   0.053   0.878  _n00591 (_n0059)
     LUT6:I1->O            2   0.053   0.491  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'XLXI_34:Cpu_data4bus<24>'
     LUT6:I4->O            1   0.053   0.413  U5/MUX1_DispData/Mmux_O171 (U5/MUX1_DispData/Mmux_O17)
     LUT6:I5->O           11   0.053   0.701  U5/MUX1_DispData/Mmux_O172 (Disp_num<24>)
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.053   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.217   0.471  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.067   0.772  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.053   0.739  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.053   0.725  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.053   0.413  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.053   0.399  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     11.256ns (2.355ns logic, 8.901ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_61_o'
  Total number of paths / destination ports: 22467600 / 8
-------------------------------------------------------------------------
Offset:              13.337ns (Levels of Logic = 22)
  Source:            XLXI_48/XLXI_12/LW (LATCH)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_61_o falling

  Data Path: XLXI_48/XLXI_12/LW to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.389   0.796  XLXI_48/XLXI_12/LW (XLXI_48/XLXI_12/LW)
     LUT4:I0->O           19   0.053   0.844  XLXI_48/XLXI_13/Mmux_R_dataB71_SW0 (N213)
     LUT6:I1->O            5   0.053   0.752  XLXI_48/XLXI_21/Mmux_o171 (XLXI_48/XLXN_38<24>)
     LUT5:I0->O            2   0.053   0.641  XLXI_48/XLXI_19/out6 (XLXI_48/XLXI_19/out5)
     LUT6:I2->O           20   0.053   0.850  XLXI_48/XLXI_19/out7 (XLXI_48/XLXI_19/_n0072)
     LUT6:I1->O            1   0.053   0.000  XLXI_48/XLXI_19/Mmux_res9242_G (N297)
     MUXF7:I1->O           1   0.217   0.413  XLXI_48/XLXI_19/Mmux_res9242 (XLXI_48/XLXI_19/Mmux_res9241)
     LUT6:I5->O            1   0.053   0.413  XLXI_48/XLXI_19/Mmux_res9243 (XLXI_48/XLXI_19/Mmux_res9242)
     LUT5:I4->O           83   0.053   0.889  XLXI_48/XLXI_19/Mmux_res9244 (XLXN_404<30>)
     begin scope: 'XLXI_34:addr_bus<30>'
     LUT6:I1->O           32   0.053   0.878  _n00591 (_n0059)
     LUT6:I1->O            2   0.053   0.491  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'XLXI_34:Cpu_data4bus<24>'
     LUT6:I4->O            1   0.053   0.413  U5/MUX1_DispData/Mmux_O171 (U5/MUX1_DispData/Mmux_O17)
     LUT6:I5->O           11   0.053   0.701  U5/MUX1_DispData/Mmux_O172 (Disp_num<24>)
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.053   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.217   0.471  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.067   0.772  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.053   0.739  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.053   0.725  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.053   0.413  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.053   0.399  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     13.337ns (1.738ns logic, 11.599ns route)
                                       (13.0% logic, 87.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
Clk_CPU                                          |   15.019|         |    9.689|         |
U8/clkdiv_6                                      |    2.169|         |    1.091|         |
XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_101_o |         |    9.695|    5.263|         |
XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_101_o1|         |    2.523|         |         |
XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_61_o  |         |   12.678|    7.258|         |
clk_100mhz                                       |    2.158|         |    1.355|         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.277|         |         |         |
U9/clk1        |    1.001|         |         |         |
clk_100mhz     |    1.591|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |    2.592|         |         |
U8/clkdiv_6    |    2.647|         |         |         |
clk_100mhz     |    1.945|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.576|         |         |         |
clk_100mhz     |    1.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    4.442|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_101_o1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    3.125|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_61_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    4.004|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Clk_CPU                                         |   13.125|    3.259|    9.872|         |
M4/push                                         |    2.339|         |         |         |
U8/clkdiv_6                                     |    4.212|         |         |         |
U9/clk1                                         |    1.324|         |         |         |
XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_101_o|         |    8.699|    5.446|         |
XLXI_48/XLXI_12/opcode[5]_opcode[2]_Select_61_o |         |   10.780|    7.528|         |
clk_100mhz                                      |    4.206|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.63 secs
 
--> 

Total memory usage is 435256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  105 (   0 filtered)
Number of infos    :   10 (   0 filtered)

