# CMPE124
CMPE 124 @SJSU 

Used primitive logic gates to build multiplexers using structural Verilog. 
