
move_program_sequence.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e10  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  08006ff0  08006ff0  00007ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007170  08007170  00009100  2**0
                  CONTENTS
  4 .ARM          00000008  08007170  08007170  00008170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007178  08007178  00009100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007178  08007178  00008178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800717c  0800717c  0000817c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000100  20000000  08007180  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000036c  20000100  08007280  00009100  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000046c  08007280  0000946c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009100  2**0
                  CONTENTS, READONLY
 12 .debug_info   000161b8  00000000  00000000  00009130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002985  00000000  00000000  0001f2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  00021c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f11  00000000  00000000  00022fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027c71  00000000  00000000  00023ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d8e  00000000  00000000  0004bb4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102cb4  00000000  00000000  000618d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016458c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c74  00000000  00000000  001645d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0016a244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000100 	.word	0x20000100
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006fd8 	.word	0x08006fd8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000104 	.word	0x20000104
 800021c:	08006fd8 	.word	0x08006fd8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b96a 	b.w	8000de8 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	460c      	mov	r4, r1
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d14e      	bne.n	8000bd6 <__udivmoddi4+0xaa>
 8000b38:	4694      	mov	ip, r2
 8000b3a:	458c      	cmp	ip, r1
 8000b3c:	4686      	mov	lr, r0
 8000b3e:	fab2 f282 	clz	r2, r2
 8000b42:	d962      	bls.n	8000c0a <__udivmoddi4+0xde>
 8000b44:	b14a      	cbz	r2, 8000b5a <__udivmoddi4+0x2e>
 8000b46:	f1c2 0320 	rsb	r3, r2, #32
 8000b4a:	4091      	lsls	r1, r2
 8000b4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000b50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b54:	4319      	orrs	r1, r3
 8000b56:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b5a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b5e:	fa1f f68c 	uxth.w	r6, ip
 8000b62:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b66:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b6a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b72:	fb04 f106 	mul.w	r1, r4, r6
 8000b76:	4299      	cmp	r1, r3
 8000b78:	d90a      	bls.n	8000b90 <__udivmoddi4+0x64>
 8000b7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b7e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b82:	f080 8112 	bcs.w	8000daa <__udivmoddi4+0x27e>
 8000b86:	4299      	cmp	r1, r3
 8000b88:	f240 810f 	bls.w	8000daa <__udivmoddi4+0x27e>
 8000b8c:	3c02      	subs	r4, #2
 8000b8e:	4463      	add	r3, ip
 8000b90:	1a59      	subs	r1, r3, r1
 8000b92:	fa1f f38e 	uxth.w	r3, lr
 8000b96:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b9a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ba2:	fb00 f606 	mul.w	r6, r0, r6
 8000ba6:	429e      	cmp	r6, r3
 8000ba8:	d90a      	bls.n	8000bc0 <__udivmoddi4+0x94>
 8000baa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bae:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bb2:	f080 80fc 	bcs.w	8000dae <__udivmoddi4+0x282>
 8000bb6:	429e      	cmp	r6, r3
 8000bb8:	f240 80f9 	bls.w	8000dae <__udivmoddi4+0x282>
 8000bbc:	4463      	add	r3, ip
 8000bbe:	3802      	subs	r0, #2
 8000bc0:	1b9b      	subs	r3, r3, r6
 8000bc2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	b11d      	cbz	r5, 8000bd2 <__udivmoddi4+0xa6>
 8000bca:	40d3      	lsrs	r3, r2
 8000bcc:	2200      	movs	r2, #0
 8000bce:	e9c5 3200 	strd	r3, r2, [r5]
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d905      	bls.n	8000be6 <__udivmoddi4+0xba>
 8000bda:	b10d      	cbz	r5, 8000be0 <__udivmoddi4+0xb4>
 8000bdc:	e9c5 0100 	strd	r0, r1, [r5]
 8000be0:	2100      	movs	r1, #0
 8000be2:	4608      	mov	r0, r1
 8000be4:	e7f5      	b.n	8000bd2 <__udivmoddi4+0xa6>
 8000be6:	fab3 f183 	clz	r1, r3
 8000bea:	2900      	cmp	r1, #0
 8000bec:	d146      	bne.n	8000c7c <__udivmoddi4+0x150>
 8000bee:	42a3      	cmp	r3, r4
 8000bf0:	d302      	bcc.n	8000bf8 <__udivmoddi4+0xcc>
 8000bf2:	4290      	cmp	r0, r2
 8000bf4:	f0c0 80f0 	bcc.w	8000dd8 <__udivmoddi4+0x2ac>
 8000bf8:	1a86      	subs	r6, r0, r2
 8000bfa:	eb64 0303 	sbc.w	r3, r4, r3
 8000bfe:	2001      	movs	r0, #1
 8000c00:	2d00      	cmp	r5, #0
 8000c02:	d0e6      	beq.n	8000bd2 <__udivmoddi4+0xa6>
 8000c04:	e9c5 6300 	strd	r6, r3, [r5]
 8000c08:	e7e3      	b.n	8000bd2 <__udivmoddi4+0xa6>
 8000c0a:	2a00      	cmp	r2, #0
 8000c0c:	f040 8090 	bne.w	8000d30 <__udivmoddi4+0x204>
 8000c10:	eba1 040c 	sub.w	r4, r1, ip
 8000c14:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c18:	fa1f f78c 	uxth.w	r7, ip
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb08 4416 	mls	r4, r8, r6, r4
 8000c2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c2e:	fb07 f006 	mul.w	r0, r7, r6
 8000c32:	4298      	cmp	r0, r3
 8000c34:	d908      	bls.n	8000c48 <__udivmoddi4+0x11c>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c3e:	d202      	bcs.n	8000c46 <__udivmoddi4+0x11a>
 8000c40:	4298      	cmp	r0, r3
 8000c42:	f200 80cd 	bhi.w	8000de0 <__udivmoddi4+0x2b4>
 8000c46:	4626      	mov	r6, r4
 8000c48:	1a1c      	subs	r4, r3, r0
 8000c4a:	fa1f f38e 	uxth.w	r3, lr
 8000c4e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c52:	fb08 4410 	mls	r4, r8, r0, r4
 8000c56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c5a:	fb00 f707 	mul.w	r7, r0, r7
 8000c5e:	429f      	cmp	r7, r3
 8000c60:	d908      	bls.n	8000c74 <__udivmoddi4+0x148>
 8000c62:	eb1c 0303 	adds.w	r3, ip, r3
 8000c66:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c6a:	d202      	bcs.n	8000c72 <__udivmoddi4+0x146>
 8000c6c:	429f      	cmp	r7, r3
 8000c6e:	f200 80b0 	bhi.w	8000dd2 <__udivmoddi4+0x2a6>
 8000c72:	4620      	mov	r0, r4
 8000c74:	1bdb      	subs	r3, r3, r7
 8000c76:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7a:	e7a5      	b.n	8000bc8 <__udivmoddi4+0x9c>
 8000c7c:	f1c1 0620 	rsb	r6, r1, #32
 8000c80:	408b      	lsls	r3, r1
 8000c82:	fa22 f706 	lsr.w	r7, r2, r6
 8000c86:	431f      	orrs	r7, r3
 8000c88:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c8c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c90:	ea43 030c 	orr.w	r3, r3, ip
 8000c94:	40f4      	lsrs	r4, r6
 8000c96:	fa00 f801 	lsl.w	r8, r0, r1
 8000c9a:	0c38      	lsrs	r0, r7, #16
 8000c9c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ca0:	fbb4 fef0 	udiv	lr, r4, r0
 8000ca4:	fa1f fc87 	uxth.w	ip, r7
 8000ca8:	fb00 441e 	mls	r4, r0, lr, r4
 8000cac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cb0:	fb0e f90c 	mul.w	r9, lr, ip
 8000cb4:	45a1      	cmp	r9, r4
 8000cb6:	fa02 f201 	lsl.w	r2, r2, r1
 8000cba:	d90a      	bls.n	8000cd2 <__udivmoddi4+0x1a6>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000cc2:	f080 8084 	bcs.w	8000dce <__udivmoddi4+0x2a2>
 8000cc6:	45a1      	cmp	r9, r4
 8000cc8:	f240 8081 	bls.w	8000dce <__udivmoddi4+0x2a2>
 8000ccc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000cd0:	443c      	add	r4, r7
 8000cd2:	eba4 0409 	sub.w	r4, r4, r9
 8000cd6:	fa1f f983 	uxth.w	r9, r3
 8000cda:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cde:	fb00 4413 	mls	r4, r0, r3, r4
 8000ce2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ce6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cea:	45a4      	cmp	ip, r4
 8000cec:	d907      	bls.n	8000cfe <__udivmoddi4+0x1d2>
 8000cee:	193c      	adds	r4, r7, r4
 8000cf0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cf4:	d267      	bcs.n	8000dc6 <__udivmoddi4+0x29a>
 8000cf6:	45a4      	cmp	ip, r4
 8000cf8:	d965      	bls.n	8000dc6 <__udivmoddi4+0x29a>
 8000cfa:	3b02      	subs	r3, #2
 8000cfc:	443c      	add	r4, r7
 8000cfe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d02:	fba0 9302 	umull	r9, r3, r0, r2
 8000d06:	eba4 040c 	sub.w	r4, r4, ip
 8000d0a:	429c      	cmp	r4, r3
 8000d0c:	46ce      	mov	lr, r9
 8000d0e:	469c      	mov	ip, r3
 8000d10:	d351      	bcc.n	8000db6 <__udivmoddi4+0x28a>
 8000d12:	d04e      	beq.n	8000db2 <__udivmoddi4+0x286>
 8000d14:	b155      	cbz	r5, 8000d2c <__udivmoddi4+0x200>
 8000d16:	ebb8 030e 	subs.w	r3, r8, lr
 8000d1a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d22:	40cb      	lsrs	r3, r1
 8000d24:	431e      	orrs	r6, r3
 8000d26:	40cc      	lsrs	r4, r1
 8000d28:	e9c5 6400 	strd	r6, r4, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e750      	b.n	8000bd2 <__udivmoddi4+0xa6>
 8000d30:	f1c2 0320 	rsb	r3, r2, #32
 8000d34:	fa20 f103 	lsr.w	r1, r0, r3
 8000d38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d3c:	fa24 f303 	lsr.w	r3, r4, r3
 8000d40:	4094      	lsls	r4, r2
 8000d42:	430c      	orrs	r4, r1
 8000d44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d48:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d4c:	fa1f f78c 	uxth.w	r7, ip
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3110 	mls	r1, r8, r0, r3
 8000d58:	0c23      	lsrs	r3, r4, #16
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb00 f107 	mul.w	r1, r0, r7
 8000d62:	4299      	cmp	r1, r3
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0x24c>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d6e:	d22c      	bcs.n	8000dca <__udivmoddi4+0x29e>
 8000d70:	4299      	cmp	r1, r3
 8000d72:	d92a      	bls.n	8000dca <__udivmoddi4+0x29e>
 8000d74:	3802      	subs	r0, #2
 8000d76:	4463      	add	r3, ip
 8000d78:	1a5b      	subs	r3, r3, r1
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d80:	fb08 3311 	mls	r3, r8, r1, r3
 8000d84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d88:	fb01 f307 	mul.w	r3, r1, r7
 8000d8c:	42a3      	cmp	r3, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x276>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d98:	d213      	bcs.n	8000dc2 <__udivmoddi4+0x296>
 8000d9a:	42a3      	cmp	r3, r4
 8000d9c:	d911      	bls.n	8000dc2 <__udivmoddi4+0x296>
 8000d9e:	3902      	subs	r1, #2
 8000da0:	4464      	add	r4, ip
 8000da2:	1ae4      	subs	r4, r4, r3
 8000da4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000da8:	e739      	b.n	8000c1e <__udivmoddi4+0xf2>
 8000daa:	4604      	mov	r4, r0
 8000dac:	e6f0      	b.n	8000b90 <__udivmoddi4+0x64>
 8000dae:	4608      	mov	r0, r1
 8000db0:	e706      	b.n	8000bc0 <__udivmoddi4+0x94>
 8000db2:	45c8      	cmp	r8, r9
 8000db4:	d2ae      	bcs.n	8000d14 <__udivmoddi4+0x1e8>
 8000db6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000dba:	eb63 0c07 	sbc.w	ip, r3, r7
 8000dbe:	3801      	subs	r0, #1
 8000dc0:	e7a8      	b.n	8000d14 <__udivmoddi4+0x1e8>
 8000dc2:	4631      	mov	r1, r6
 8000dc4:	e7ed      	b.n	8000da2 <__udivmoddi4+0x276>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	e799      	b.n	8000cfe <__udivmoddi4+0x1d2>
 8000dca:	4630      	mov	r0, r6
 8000dcc:	e7d4      	b.n	8000d78 <__udivmoddi4+0x24c>
 8000dce:	46d6      	mov	lr, sl
 8000dd0:	e77f      	b.n	8000cd2 <__udivmoddi4+0x1a6>
 8000dd2:	4463      	add	r3, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	e74d      	b.n	8000c74 <__udivmoddi4+0x148>
 8000dd8:	4606      	mov	r6, r0
 8000dda:	4623      	mov	r3, r4
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e70f      	b.n	8000c00 <__udivmoddi4+0xd4>
 8000de0:	3e02      	subs	r6, #2
 8000de2:	4463      	add	r3, ip
 8000de4:	e730      	b.n	8000c48 <__udivmoddi4+0x11c>
 8000de6:	bf00      	nop

08000de8 <__aeabi_idiv0>:
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	0000      	movs	r0, r0
	...

08000df0 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000df0:	b5b0      	push	{r4, r5, r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	if(htim == &htim6){
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	4a9d      	ldr	r2, [pc, #628]	@ (8001070 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	f040 81be 	bne.w	800117e <HAL_TIM_PeriodElapsedCallback+0x38e>
		robomas[2].trgVel =  (int)(purpose * 36);
		robomas[3].trgVel = (int)(-purpose * 36);
*/


		for (int i=0; i<=3; i++){
 8000e02:	2300      	movs	r3, #0
 8000e04:	617b      	str	r3, [r7, #20]
 8000e06:	e198      	b.n	800113a <HAL_TIM_PeriodElapsedCallback+0x34a>
			robomas[i].hensa = robomas[i].trgVel - robomas[i].actVel;
 8000e08:	4a9a      	ldr	r2, [pc, #616]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	015b      	lsls	r3, r3, #5
 8000e0e:	4413      	add	r3, r2
 8000e10:	3304      	adds	r3, #4
 8000e12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e16:	4619      	mov	r1, r3
 8000e18:	4a96      	ldr	r2, [pc, #600]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	015b      	lsls	r3, r3, #5
 8000e1e:	4413      	add	r3, r2
 8000e20:	3306      	adds	r3, #6
 8000e22:	881b      	ldrh	r3, [r3, #0]
 8000e24:	b21b      	sxth	r3, r3
 8000e26:	1acb      	subs	r3, r1, r3
 8000e28:	ee07 3a90 	vmov	s15, r3
 8000e2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e30:	4a90      	ldr	r2, [pc, #576]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	015b      	lsls	r3, r3, #5
 8000e36:	4413      	add	r3, r2
 8000e38:	331c      	adds	r3, #28
 8000e3a:	edc3 7a00 	vstr	s15, [r3]
			if (robomas[i].hensa >= 1000) robomas[i].hensa = 1000;
 8000e3e:	4a8d      	ldr	r2, [pc, #564]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	015b      	lsls	r3, r3, #5
 8000e44:	4413      	add	r3, r2
 8000e46:	331c      	adds	r3, #28
 8000e48:	edd3 7a00 	vldr	s15, [r3]
 8000e4c:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8001078 <HAL_TIM_PeriodElapsedCallback+0x288>
 8000e50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e58:	db07      	blt.n	8000e6a <HAL_TIM_PeriodElapsedCallback+0x7a>
 8000e5a:	4a86      	ldr	r2, [pc, #536]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	015b      	lsls	r3, r3, #5
 8000e60:	4413      	add	r3, r2
 8000e62:	331c      	adds	r3, #28
 8000e64:	4a85      	ldr	r2, [pc, #532]	@ (800107c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	e014      	b.n	8000e94 <HAL_TIM_PeriodElapsedCallback+0xa4>
			else if (robomas[i].hensa <= -1000) robomas[i].hensa = -1000;
 8000e6a:	4a82      	ldr	r2, [pc, #520]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	015b      	lsls	r3, r3, #5
 8000e70:	4413      	add	r3, r2
 8000e72:	331c      	adds	r3, #28
 8000e74:	edd3 7a00 	vldr	s15, [r3]
 8000e78:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 8001080 <HAL_TIM_PeriodElapsedCallback+0x290>
 8000e7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e84:	d806      	bhi.n	8000e94 <HAL_TIM_PeriodElapsedCallback+0xa4>
 8000e86:	4a7b      	ldr	r2, [pc, #492]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	015b      	lsls	r3, r3, #5
 8000e8c:	4413      	add	r3, r2
 8000e8e:	331c      	adds	r3, #28
 8000e90:	4a7c      	ldr	r2, [pc, #496]	@ (8001084 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000e92:	601a      	str	r2, [r3, #0]
			float d = (robomas[i].actVel - robomas[i].p_actVel) / 0.001;
 8000e94:	4a77      	ldr	r2, [pc, #476]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	015b      	lsls	r3, r3, #5
 8000e9a:	4413      	add	r3, r2
 8000e9c:	3306      	adds	r3, #6
 8000e9e:	881b      	ldrh	r3, [r3, #0]
 8000ea0:	b21b      	sxth	r3, r3
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4a73      	ldr	r2, [pc, #460]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	015b      	lsls	r3, r3, #5
 8000eaa:	4413      	add	r3, r2
 8000eac:	3308      	adds	r3, #8
 8000eae:	881b      	ldrh	r3, [r3, #0]
 8000eb0:	b21b      	sxth	r3, r3
 8000eb2:	1acb      	subs	r3, r1, r3
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fb55 	bl	8000564 <__aeabi_i2d>
 8000eba:	a369      	add	r3, pc, #420	@ (adr r3, 8001060 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8000ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec0:	f7ff fce4 	bl	800088c <__aeabi_ddiv>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	4610      	mov	r0, r2
 8000eca:	4619      	mov	r1, r3
 8000ecc:	f7ff fdc6 	bl	8000a5c <__aeabi_d2f>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	613b      	str	r3, [r7, #16]
			ind[i] += robomas[i].hensa*0.1;
 8000ed4:	4a6c      	ldr	r2, [pc, #432]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	4413      	add	r3, r2
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fb52 	bl	8000588 <__aeabi_f2d>
 8000ee4:	4604      	mov	r4, r0
 8000ee6:	460d      	mov	r5, r1
 8000ee8:	4a62      	ldr	r2, [pc, #392]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	015b      	lsls	r3, r3, #5
 8000eee:	4413      	add	r3, r2
 8000ef0:	331c      	adds	r3, #28
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff fb47 	bl	8000588 <__aeabi_f2d>
 8000efa:	a35b      	add	r3, pc, #364	@ (adr r3, 8001068 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f00:	f7ff fb9a 	bl	8000638 <__aeabi_dmul>
 8000f04:	4602      	mov	r2, r0
 8000f06:	460b      	mov	r3, r1
 8000f08:	4620      	mov	r0, r4
 8000f0a:	4629      	mov	r1, r5
 8000f0c:	f7ff f9de 	bl	80002cc <__adddf3>
 8000f10:	4602      	mov	r2, r0
 8000f12:	460b      	mov	r3, r1
 8000f14:	4610      	mov	r0, r2
 8000f16:	4619      	mov	r1, r3
 8000f18:	f7ff fda0 	bl	8000a5c <__aeabi_d2f>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	495a      	ldr	r1, [pc, #360]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	440b      	add	r3, r1
 8000f26:	601a      	str	r2, [r3, #0]
			if (d >= 30000) d = 30000;
 8000f28:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f2c:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 800108c <HAL_TIM_PeriodElapsedCallback+0x29c>
 8000f30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f38:	db02      	blt.n	8000f40 <HAL_TIM_PeriodElapsedCallback+0x150>
 8000f3a:	4b55      	ldr	r3, [pc, #340]	@ (8001090 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000f3c:	613b      	str	r3, [r7, #16]
 8000f3e:	e00a      	b.n	8000f56 <HAL_TIM_PeriodElapsedCallback+0x166>
			else if (d <= -30000) d = -30000;
 8000f40:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f44:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001094 <HAL_TIM_PeriodElapsedCallback+0x2a4>
 8000f48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f50:	d801      	bhi.n	8000f56 <HAL_TIM_PeriodElapsedCallback+0x166>
 8000f52:	4b51      	ldr	r3, [pc, #324]	@ (8001098 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000f54:	613b      	str	r3, [r7, #16]
			if (ind[i] >= 10000) ind[i] = 10000;
 8000f56:	4a4c      	ldr	r2, [pc, #304]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	4413      	add	r3, r2
 8000f5e:	edd3 7a00 	vldr	s15, [r3]
 8000f62:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 800109c <HAL_TIM_PeriodElapsedCallback+0x2ac>
 8000f66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f6e:	db06      	blt.n	8000f7e <HAL_TIM_PeriodElapsedCallback+0x18e>
 8000f70:	4a45      	ldr	r2, [pc, #276]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	4413      	add	r3, r2
 8000f78:	4a49      	ldr	r2, [pc, #292]	@ (80010a0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	e012      	b.n	8000fa4 <HAL_TIM_PeriodElapsedCallback+0x1b4>
			else if (ind[i] <= -10000) ind[i] = -10000;
 8000f7e:	4a42      	ldr	r2, [pc, #264]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	4413      	add	r3, r2
 8000f86:	edd3 7a00 	vldr	s15, [r3]
 8000f8a:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80010a4 <HAL_TIM_PeriodElapsedCallback+0x2b4>
 8000f8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f96:	d805      	bhi.n	8000fa4 <HAL_TIM_PeriodElapsedCallback+0x1b4>
 8000f98:	4a3b      	ldr	r2, [pc, #236]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	4413      	add	r3, r2
 8000fa0:	4a41      	ldr	r2, [pc, #260]	@ (80010a8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000fa2:	601a      	str	r2, [r3, #0]


			float t = k_p*robomas[i].hensa;
 8000fa4:	4a33      	ldr	r2, [pc, #204]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	015b      	lsls	r3, r3, #5
 8000faa:	4413      	add	r3, r2
 8000fac:	331c      	adds	r3, #28
 8000fae:	ed93 7a00 	vldr	s14, [r3]
 8000fb2:	4b3e      	ldr	r3, [pc, #248]	@ (80010ac <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000fb4:	edd3 7a00 	vldr	s15, [r3]
 8000fb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fbc:	edc7 7a03 	vstr	s15, [r7, #12]
			if (t>=10000) t = 10000;
 8000fc0:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fc4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800109c <HAL_TIM_PeriodElapsedCallback+0x2ac>
 8000fc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd0:	db02      	blt.n	8000fd8 <HAL_TIM_PeriodElapsedCallback+0x1e8>
 8000fd2:	4b33      	ldr	r3, [pc, #204]	@ (80010a0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	e00a      	b.n	8000fee <HAL_TIM_PeriodElapsedCallback+0x1fe>
			else if (t<=-10000) t = -10000;
 8000fd8:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fdc:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80010a4 <HAL_TIM_PeriodElapsedCallback+0x2b4>
 8000fe0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe8:	d801      	bhi.n	8000fee <HAL_TIM_PeriodElapsedCallback+0x1fe>
 8000fea:	4b2f      	ldr	r3, [pc, #188]	@ (80010a8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000fec:	60fb      	str	r3, [r7, #12]
			robomas[i].cu = (int16_t)(t+k_i*ind[i]+k_d*d);
 8000fee:	4a26      	ldr	r2, [pc, #152]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	4413      	add	r3, r2
 8000ff6:	ed93 7a00 	vldr	s14, [r3]
 8000ffa:	4b2d      	ldr	r3, [pc, #180]	@ (80010b0 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000ffc:	edd3 7a00 	vldr	s15, [r3]
 8001000:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001004:	edd7 7a03 	vldr	s15, [r7, #12]
 8001008:	ee37 7a27 	vadd.f32	s14, s14, s15
 800100c:	4b29      	ldr	r3, [pc, #164]	@ (80010b4 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800100e:	edd3 6a00 	vldr	s13, [r3]
 8001012:	edd7 7a04 	vldr	s15, [r7, #16]
 8001016:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800101a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800101e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001022:	ee17 3a90 	vmov	r3, s15
 8001026:	b219      	sxth	r1, r3
 8001028:	4a12      	ldr	r2, [pc, #72]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	015b      	lsls	r3, r3, #5
 800102e:	4413      	add	r3, r2
 8001030:	330a      	adds	r3, #10
 8001032:	460a      	mov	r2, r1
 8001034:	801a      	strh	r2, [r3, #0]
			if (robomas[i].cu <= -10000) robomas[i].cu = -10000;
 8001036:	4a0f      	ldr	r2, [pc, #60]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	015b      	lsls	r3, r3, #5
 800103c:	4413      	add	r3, r2
 800103e:	330a      	adds	r3, #10
 8001040:	881b      	ldrh	r3, [r3, #0]
 8001042:	b21b      	sxth	r3, r3
 8001044:	4a1c      	ldr	r2, [pc, #112]	@ (80010b8 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001046:	4293      	cmp	r3, r2
 8001048:	da38      	bge.n	80010bc <HAL_TIM_PeriodElapsedCallback+0x2cc>
 800104a:	4a0a      	ldr	r2, [pc, #40]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	015b      	lsls	r3, r3, #5
 8001050:	4413      	add	r3, r2
 8001052:	330a      	adds	r3, #10
 8001054:	f64d 02f0 	movw	r2, #55536	@ 0xd8f0
 8001058:	801a      	strh	r2, [r3, #0]
 800105a:	e042      	b.n	80010e2 <HAL_TIM_PeriodElapsedCallback+0x2f2>
 800105c:	f3af 8000 	nop.w
 8001060:	d2f1a9fc 	.word	0xd2f1a9fc
 8001064:	3f50624d 	.word	0x3f50624d
 8001068:	9999999a 	.word	0x9999999a
 800106c:	3fb99999 	.word	0x3fb99999
 8001070:	20000180 	.word	0x20000180
 8001074:	20000008 	.word	0x20000008
 8001078:	447a0000 	.word	0x447a0000
 800107c:	447a0000 	.word	0x447a0000
 8001080:	c47a0000 	.word	0xc47a0000
 8001084:	c47a0000 	.word	0xc47a0000
 8001088:	20000308 	.word	0x20000308
 800108c:	46ea6000 	.word	0x46ea6000
 8001090:	46ea6000 	.word	0x46ea6000
 8001094:	c6ea6000 	.word	0xc6ea6000
 8001098:	c6ea6000 	.word	0xc6ea6000
 800109c:	461c4000 	.word	0x461c4000
 80010a0:	461c4000 	.word	0x461c4000
 80010a4:	c61c4000 	.word	0xc61c4000
 80010a8:	c61c4000 	.word	0xc61c4000
 80010ac:	20000088 	.word	0x20000088
 80010b0:	2000008c 	.word	0x2000008c
 80010b4:	20000090 	.word	0x20000090
 80010b8:	ffffd8f1 	.word	0xffffd8f1
			else if (robomas[i].cu >= 10000) robomas[i].cu = 10000;
 80010bc:	4a51      	ldr	r2, [pc, #324]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	015b      	lsls	r3, r3, #5
 80010c2:	4413      	add	r3, r2
 80010c4:	330a      	adds	r3, #10
 80010c6:	881b      	ldrh	r3, [r3, #0]
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	f242 720f 	movw	r2, #9999	@ 0x270f
 80010ce:	4293      	cmp	r3, r2
 80010d0:	dd07      	ble.n	80010e2 <HAL_TIM_PeriodElapsedCallback+0x2f2>
 80010d2:	4a4c      	ldr	r2, [pc, #304]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	015b      	lsls	r3, r3, #5
 80010d8:	4413      	add	r3, r2
 80010da:	330a      	adds	r3, #10
 80010dc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80010e0:	801a      	strh	r2, [r3, #0]


			TxData[i*2] = (robomas[i].cu) >> 8;
 80010e2:	4a48      	ldr	r2, [pc, #288]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	015b      	lsls	r3, r3, #5
 80010e8:	4413      	add	r3, r2
 80010ea:	330a      	adds	r3, #10
 80010ec:	881b      	ldrh	r3, [r3, #0]
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	121b      	asrs	r3, r3, #8
 80010f2:	b21a      	sxth	r2, r3
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	b2d1      	uxtb	r1, r2
 80010fa:	4a43      	ldr	r2, [pc, #268]	@ (8001208 <HAL_TIM_PeriodElapsedCallback+0x418>)
 80010fc:	54d1      	strb	r1, [r2, r3]
			TxData[i*2+1] = (uint8_t)((robomas[i].cu) & 0xff);
 80010fe:	4a41      	ldr	r2, [pc, #260]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	015b      	lsls	r3, r3, #5
 8001104:	4413      	add	r3, r2
 8001106:	330a      	adds	r3, #10
 8001108:	881b      	ldrh	r3, [r3, #0]
 800110a:	b21a      	sxth	r2, r3
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	3301      	adds	r3, #1
 8001112:	b2d1      	uxtb	r1, r2
 8001114:	4a3c      	ldr	r2, [pc, #240]	@ (8001208 <HAL_TIM_PeriodElapsedCallback+0x418>)
 8001116:	54d1      	strb	r1, [r2, r3]
			robomas[i].p_actVel = robomas[i].actVel;
 8001118:	4a3a      	ldr	r2, [pc, #232]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	015b      	lsls	r3, r3, #5
 800111e:	4413      	add	r3, r2
 8001120:	3306      	adds	r3, #6
 8001122:	881b      	ldrh	r3, [r3, #0]
 8001124:	b219      	sxth	r1, r3
 8001126:	4a37      	ldr	r2, [pc, #220]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	015b      	lsls	r3, r3, #5
 800112c:	4413      	add	r3, r2
 800112e:	3308      	adds	r3, #8
 8001130:	460a      	mov	r2, r1
 8001132:	801a      	strh	r2, [r3, #0]
		for (int i=0; i<=3; i++){
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	3301      	adds	r3, #1
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	2b03      	cmp	r3, #3
 800113e:	f77f ae63 	ble.w	8000e08 <HAL_TIM_PeriodElapsedCallback+0x18>
		}
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan3, &TxHeader, TxData) != HAL_OK){
 8001142:	4a31      	ldr	r2, [pc, #196]	@ (8001208 <HAL_TIM_PeriodElapsedCallback+0x418>)
 8001144:	4931      	ldr	r1, [pc, #196]	@ (800120c <HAL_TIM_PeriodElapsedCallback+0x41c>)
 8001146:	4832      	ldr	r0, [pc, #200]	@ (8001210 <HAL_TIM_PeriodElapsedCallback+0x420>)
 8001148:	f001 fa21 	bl	800258e <HAL_FDCAN_AddMessageToTxFifoQ>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <HAL_TIM_PeriodElapsedCallback+0x366>
			Error_Handler();
 8001152:	f000 fb4d 	bl	80017f0 <Error_Handler>
		}
		if (count == hekichi2){
 8001156:	4b2f      	ldr	r3, [pc, #188]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x424>)
 8001158:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115c:	461a      	mov	r2, r3
 800115e:	4b2e      	ldr	r3, [pc, #184]	@ (8001218 <HAL_TIM_PeriodElapsedCallback+0x428>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	429a      	cmp	r2, r3
 8001164:	d102      	bne.n	800116c <HAL_TIM_PeriodElapsedCallback+0x37c>
			count = 0;
 8001166:	4b2b      	ldr	r3, [pc, #172]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x424>)
 8001168:	2200      	movs	r2, #0
 800116a:	801a      	strh	r2, [r3, #0]
		}
		count++;
 800116c:	4b29      	ldr	r3, [pc, #164]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x424>)
 800116e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001172:	b29b      	uxth	r3, r3
 8001174:	3301      	adds	r3, #1
 8001176:	b29b      	uxth	r3, r3
 8001178:	b21a      	sxth	r2, r3
 800117a:	4b26      	ldr	r3, [pc, #152]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x424>)
 800117c:	801a      	strh	r2, [r3, #0]
	}

	if(htim == &htim7){
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a26      	ldr	r2, [pc, #152]	@ (800121c <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d139      	bne.n	80011fa <HAL_TIM_PeriodElapsedCallback+0x40a>
		if (count == -1) {
 8001186:	4b23      	ldr	r3, [pc, #140]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x424>)
 8001188:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001190:	d112      	bne.n	80011b8 <HAL_TIM_PeriodElapsedCallback+0x3c8>
			robomas[R_F-1].trgVel *= -1;
 8001192:	4b1c      	ldr	r3, [pc, #112]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 8001194:	f9b3 3064 	ldrsh.w	r3, [r3, #100]	@ 0x64
 8001198:	b29b      	uxth	r3, r3
 800119a:	425b      	negs	r3, r3
 800119c:	b29b      	uxth	r3, r3
 800119e:	b21a      	sxth	r2, r3
 80011a0:	4b18      	ldr	r3, [pc, #96]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 80011a2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
			robomas[L_B-1].trgVel *= -1;
 80011a6:	4b17      	ldr	r3, [pc, #92]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 80011a8:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	425b      	negs	r3, r3
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	4b13      	ldr	r3, [pc, #76]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 80011b6:	849a      	strh	r2, [r3, #36]	@ 0x24
		}
		if (count == 1) {
 80011b8:	4b16      	ldr	r3, [pc, #88]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x424>)
 80011ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d112      	bne.n	80011e8 <HAL_TIM_PeriodElapsedCallback+0x3f8>
			robomas[R_B-1].trgVel *= -1;
 80011c2:	4b10      	ldr	r3, [pc, #64]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 80011c4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	425b      	negs	r3, r3
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	b21a      	sxth	r2, r3
 80011d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 80011d2:	809a      	strh	r2, [r3, #4]
			robomas[L_F-1].trgVel *= -1;
 80011d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 80011d6:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 80011da:	b29b      	uxth	r3, r3
 80011dc:	425b      	negs	r3, r3
 80011de:	b29b      	uxth	r3, r3
 80011e0:	b21a      	sxth	r2, r3
 80011e2:	4b08      	ldr	r3, [pc, #32]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x414>)
 80011e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
		}
		count *= -1;
 80011e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x424>)
 80011ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	425b      	negs	r3, r3
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	b21a      	sxth	r2, r3
 80011f6:	4b07      	ldr	r3, [pc, #28]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x424>)
 80011f8:	801a      	strh	r2, [r3, #0]
	}
}
 80011fa:	bf00      	nop
 80011fc:	3718      	adds	r7, #24
 80011fe:	46bd      	mov	sp, r7
 8001200:	bdb0      	pop	{r4, r5, r7, pc}
 8001202:	bf00      	nop
 8001204:	20000008 	.word	0x20000008
 8001208:	200002f8 	.word	0x200002f8
 800120c:	200002ac 	.word	0x200002ac
 8001210:	2000011c 	.word	0x2000011c
 8001214:	20000094 	.word	0x20000094
 8001218:	20000004 	.word	0x20000004
 800121c:	200001cc 	.word	0x200001cc

08001220 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs){
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	f003 0301 	and.w	r3, r3, #1
 8001230:	2b00      	cmp	r3, #0
 8001232:	d054      	beq.n	80012de <HAL_FDCAN_RxFifo0Callback+0xbe>

	        /* Retrieve Rx messages from RX FIFO0 */
		if (HAL_FDCAN_GetRxMessage(&hfdcan3, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 8001234:	4b2c      	ldr	r3, [pc, #176]	@ (80012e8 <HAL_FDCAN_RxFifo0Callback+0xc8>)
 8001236:	4a2d      	ldr	r2, [pc, #180]	@ (80012ec <HAL_FDCAN_RxFifo0Callback+0xcc>)
 8001238:	2140      	movs	r1, #64	@ 0x40
 800123a:	482d      	ldr	r0, [pc, #180]	@ (80012f0 <HAL_FDCAN_RxFifo0Callback+0xd0>)
 800123c:	f001 f9ec 	bl	8002618 <HAL_FDCAN_GetRxMessage>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d004      	beq.n	8001250 <HAL_FDCAN_RxFifo0Callback+0x30>
			printf("fdcan_getrxmessage is error\r\n");
 8001246:	482b      	ldr	r0, [pc, #172]	@ (80012f4 <HAL_FDCAN_RxFifo0Callback+0xd4>)
 8001248:	f004 ff9e 	bl	8006188 <puts>
			Error_Handler();
 800124c:	f000 fad0 	bl	80017f0 <Error_Handler>
		}
		for (int i=0; i<=3;i++){
 8001250:	2300      	movs	r3, #0
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	e040      	b.n	80012d8 <HAL_FDCAN_RxFifo0Callback+0xb8>
			if (RxHeader.Identifier == (robomas[i].CANID)) {
 8001256:	4b25      	ldr	r3, [pc, #148]	@ (80012ec <HAL_FDCAN_RxFifo0Callback+0xcc>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4927      	ldr	r1, [pc, #156]	@ (80012f8 <HAL_FDCAN_RxFifo0Callback+0xd8>)
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	0152      	lsls	r2, r2, #5
 8001260:	440a      	add	r2, r1
 8001262:	8812      	ldrh	r2, [r2, #0]
 8001264:	4293      	cmp	r3, r2
 8001266:	d134      	bne.n	80012d2 <HAL_FDCAN_RxFifo0Callback+0xb2>
				robomas[i].angle = (int16_t)((RxData[0] << 8) | RxData[1]);
 8001268:	4b1f      	ldr	r3, [pc, #124]	@ (80012e8 <HAL_FDCAN_RxFifo0Callback+0xc8>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	021b      	lsls	r3, r3, #8
 800126e:	b21a      	sxth	r2, r3
 8001270:	4b1d      	ldr	r3, [pc, #116]	@ (80012e8 <HAL_FDCAN_RxFifo0Callback+0xc8>)
 8001272:	785b      	ldrb	r3, [r3, #1]
 8001274:	b21b      	sxth	r3, r3
 8001276:	4313      	orrs	r3, r2
 8001278:	b21b      	sxth	r3, r3
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff f972 	bl	8000564 <__aeabi_i2d>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	481c      	ldr	r0, [pc, #112]	@ (80012f8 <HAL_FDCAN_RxFifo0Callback+0xd8>)
 8001286:	68f9      	ldr	r1, [r7, #12]
 8001288:	0149      	lsls	r1, r1, #5
 800128a:	4401      	add	r1, r0
 800128c:	3110      	adds	r1, #16
 800128e:	e9c1 2300 	strd	r2, r3, [r1]
				robomas[i].actVel = (int16_t)((RxData[2] << 8) | RxData[3]);
 8001292:	4b15      	ldr	r3, [pc, #84]	@ (80012e8 <HAL_FDCAN_RxFifo0Callback+0xc8>)
 8001294:	789b      	ldrb	r3, [r3, #2]
 8001296:	021b      	lsls	r3, r3, #8
 8001298:	b21a      	sxth	r2, r3
 800129a:	4b13      	ldr	r3, [pc, #76]	@ (80012e8 <HAL_FDCAN_RxFifo0Callback+0xc8>)
 800129c:	78db      	ldrb	r3, [r3, #3]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b219      	sxth	r1, r3
 80012a4:	4a14      	ldr	r2, [pc, #80]	@ (80012f8 <HAL_FDCAN_RxFifo0Callback+0xd8>)
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	015b      	lsls	r3, r3, #5
 80012aa:	4413      	add	r3, r2
 80012ac:	3306      	adds	r3, #6
 80012ae:	460a      	mov	r2, r1
 80012b0:	801a      	strh	r2, [r3, #0]
				robomas[i].actCurrent = (int16_t)((RxData[4] << 8) | RxData[5]);
 80012b2:	4b0d      	ldr	r3, [pc, #52]	@ (80012e8 <HAL_FDCAN_RxFifo0Callback+0xc8>)
 80012b4:	791b      	ldrb	r3, [r3, #4]
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	b21a      	sxth	r2, r3
 80012ba:	4b0b      	ldr	r3, [pc, #44]	@ (80012e8 <HAL_FDCAN_RxFifo0Callback+0xc8>)
 80012bc:	795b      	ldrb	r3, [r3, #5]
 80012be:	b21b      	sxth	r3, r3
 80012c0:	4313      	orrs	r3, r2
 80012c2:	b219      	sxth	r1, r3
 80012c4:	4a0c      	ldr	r2, [pc, #48]	@ (80012f8 <HAL_FDCAN_RxFifo0Callback+0xd8>)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	015b      	lsls	r3, r3, #5
 80012ca:	4413      	add	r3, r2
 80012cc:	3318      	adds	r3, #24
 80012ce:	460a      	mov	r2, r1
 80012d0:	801a      	strh	r2, [r3, #0]
		for (int i=0; i<=3;i++){
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	3301      	adds	r3, #1
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	2b03      	cmp	r3, #3
 80012dc:	ddbb      	ble.n	8001256 <HAL_FDCAN_RxFifo0Callback+0x36>
			}
		}

	}

}
 80012de:	bf00      	nop
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000300 	.word	0x20000300
 80012ec:	200002d0 	.word	0x200002d0
 80012f0:	2000011c 	.word	0x2000011c
 80012f4:	08006ff0 	.word	0x08006ff0
 80012f8:	20000008 	.word	0x20000008

080012fc <FDCAN_RxSettings>:

void FDCAN_RxSettings(void){
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b088      	sub	sp, #32
 8001300:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef FDCAN_Filter_settings;
	FDCAN_Filter_settings.IdType = FDCAN_STANDARD_ID;
 8001302:	2300      	movs	r3, #0
 8001304:	603b      	str	r3, [r7, #0]
	FDCAN_Filter_settings.FilterIndex = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	607b      	str	r3, [r7, #4]
	FDCAN_Filter_settings.FilterType = FDCAN_FILTER_RANGE;
 800130a:	2300      	movs	r3, #0
 800130c:	60bb      	str	r3, [r7, #8]
	FDCAN_Filter_settings.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800130e:	2301      	movs	r3, #1
 8001310:	60fb      	str	r3, [r7, #12]
	FDCAN_Filter_settings.FilterID1 = 0x200;
 8001312:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001316:	613b      	str	r3, [r7, #16]
	FDCAN_Filter_settings.FilterID2 = 0x210;
 8001318:	f44f 7304 	mov.w	r3, #528	@ 0x210
 800131c:	617b      	str	r3, [r7, #20]

	if (HAL_FDCAN_ConfigFilter(&hfdcan3, &FDCAN_Filter_settings) != HAL_OK){
 800131e:	463b      	mov	r3, r7
 8001320:	4619      	mov	r1, r3
 8001322:	481b      	ldr	r0, [pc, #108]	@ (8001390 <FDCAN_RxSettings+0x94>)
 8001324:	f001 f880 	bl	8002428 <HAL_FDCAN_ConfigFilter>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d004      	beq.n	8001338 <FDCAN_RxSettings+0x3c>
		printf("fdcan_configfilter is error\r\n");
 800132e:	4819      	ldr	r0, [pc, #100]	@ (8001394 <FDCAN_RxSettings+0x98>)
 8001330:	f004 ff2a 	bl	8006188 <puts>
		Error_Handler();
 8001334:	f000 fa5c 	bl	80017f0 <Error_Handler>
	}

	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan3, FDCAN_REJECT, FDCAN_FILTER_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE)){
 8001338:	2300      	movs	r3, #0
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	2300      	movs	r3, #0
 800133e:	2203      	movs	r2, #3
 8001340:	2102      	movs	r1, #2
 8001342:	4813      	ldr	r0, [pc, #76]	@ (8001390 <FDCAN_RxSettings+0x94>)
 8001344:	f001 f8ca 	bl	80024dc <HAL_FDCAN_ConfigGlobalFilter>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d004      	beq.n	8001358 <FDCAN_RxSettings+0x5c>
		printf("fdcan_configglobalfilter is error\r\n");
 800134e:	4812      	ldr	r0, [pc, #72]	@ (8001398 <FDCAN_RxSettings+0x9c>)
 8001350:	f004 ff1a 	bl	8006188 <puts>
		Error_Handler();
 8001354:	f000 fa4c 	bl	80017f0 <Error_Handler>
	}

	if (HAL_FDCAN_Start(&hfdcan3) != HAL_OK) {
 8001358:	480d      	ldr	r0, [pc, #52]	@ (8001390 <FDCAN_RxSettings+0x94>)
 800135a:	f001 f8f0 	bl	800253e <HAL_FDCAN_Start>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d004      	beq.n	800136e <FDCAN_RxSettings+0x72>
		printf("fdcan_start is error\r\n");
 8001364:	480d      	ldr	r0, [pc, #52]	@ (800139c <FDCAN_RxSettings+0xa0>)
 8001366:	f004 ff0f 	bl	8006188 <puts>
		Error_Handler();
 800136a:	f000 fa41 	bl	80017f0 <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 800136e:	2200      	movs	r2, #0
 8001370:	2101      	movs	r1, #1
 8001372:	4807      	ldr	r0, [pc, #28]	@ (8001390 <FDCAN_RxSettings+0x94>)
 8001374:	f001 fa58 	bl	8002828 <HAL_FDCAN_ActivateNotification>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d004      	beq.n	8001388 <FDCAN_RxSettings+0x8c>
		printf("fdcan_activatenotification is error\r\n");
 800137e:	4808      	ldr	r0, [pc, #32]	@ (80013a0 <FDCAN_RxSettings+0xa4>)
 8001380:	f004 ff02 	bl	8006188 <puts>
		Error_Handler();
 8001384:	f000 fa34 	bl	80017f0 <Error_Handler>
	}
}
 8001388:	bf00      	nop
 800138a:	3718      	adds	r7, #24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	2000011c 	.word	0x2000011c
 8001394:	08007010 	.word	0x08007010
 8001398:	08007030 	.word	0x08007030
 800139c:	08007054 	.word	0x08007054
 80013a0:	0800706c 	.word	0x0800706c

080013a4 <FDCAN_TxSettings>:

void FDCAN_TxSettings(void) {
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
	  TxHeader.Identifier = 0x000;
 80013a8:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <FDCAN_TxSettings+0x44>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
	  TxHeader.IdType = FDCAN_STANDARD_ID;
 80013ae:	4b0e      	ldr	r3, [pc, #56]	@ (80013e8 <FDCAN_TxSettings+0x44>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	605a      	str	r2, [r3, #4]
	  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80013b4:	4b0c      	ldr	r3, [pc, #48]	@ (80013e8 <FDCAN_TxSettings+0x44>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
	  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80013ba:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <FDCAN_TxSettings+0x44>)
 80013bc:	2208      	movs	r2, #8
 80013be:	60da      	str	r2, [r3, #12]
	  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80013c0:	4b09      	ldr	r3, [pc, #36]	@ (80013e8 <FDCAN_TxSettings+0x44>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	611a      	str	r2, [r3, #16]
	  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80013c6:	4b08      	ldr	r3, [pc, #32]	@ (80013e8 <FDCAN_TxSettings+0x44>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	615a      	str	r2, [r3, #20]
	  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80013cc:	4b06      	ldr	r3, [pc, #24]	@ (80013e8 <FDCAN_TxSettings+0x44>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	619a      	str	r2, [r3, #24]
	  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80013d2:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <FDCAN_TxSettings+0x44>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	61da      	str	r2, [r3, #28]
	  TxHeader.MessageMarker = 0;
 80013d8:	4b03      	ldr	r3, [pc, #12]	@ (80013e8 <FDCAN_TxSettings+0x44>)
 80013da:	2200      	movs	r2, #0
 80013dc:	621a      	str	r2, [r3, #32]
}
 80013de:	bf00      	nop
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	200002ac 	.word	0x200002ac

080013ec <_write>:

int _write(int file, char *ptr, int len)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	60f8      	str	r0, [r7, #12]
 80013f4:	60b9      	str	r1, [r7, #8]
 80013f6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	230a      	movs	r3, #10
 80013fe:	68b9      	ldr	r1, [r7, #8]
 8001400:	4803      	ldr	r0, [pc, #12]	@ (8001410 <_write+0x24>)
 8001402:	f003 fb47 	bl	8004a94 <HAL_UART_Transmit>
    return len;
 8001406:	687b      	ldr	r3, [r7, #4]
}
 8001408:	4618      	mov	r0, r3
 800140a:	3710      	adds	r7, #16
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20000218 	.word	0x20000218

08001414 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001414:	b5b0      	push	{r4, r5, r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 800141a:	4b32      	ldr	r3, [pc, #200]	@ (80014e4 <main+0xd0>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f004 feb8 	bl	8006198 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001428:	f000 fc41 	bl	8001cae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800142c:	f000 f86e 	bl	800150c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001430:	f000 f9ba 	bl	80017a8 <MX_GPIO_Init>
  MX_FDCAN3_Init();
 8001434:	f000 f8b6 	bl	80015a4 <MX_FDCAN3_Init>
  MX_TIM6_Init();
 8001438:	f000 f8fc 	bl	8001634 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 800143c:	f000 f966 	bl	800170c <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8001440:	f000 f92e 	bl	80016a0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  printf("start\r\n");
 8001444:	4828      	ldr	r0, [pc, #160]	@ (80014e8 <main+0xd4>)
 8001446:	f004 fe9f 	bl	8006188 <puts>

  FDCAN_TxSettings();
 800144a:	f7ff ffab 	bl	80013a4 <FDCAN_TxSettings>
  FDCAN_RxSettings();
 800144e:	f7ff ff55 	bl	80012fc <FDCAN_RxSettings>

  printf("can_start\r\n");
 8001452:	4826      	ldr	r0, [pc, #152]	@ (80014ec <main+0xd8>)
 8001454:	f004 fe98 	bl	8006188 <puts>

  TxHeader.Identifier = 0x200;
 8001458:	4b25      	ldr	r3, [pc, #148]	@ (80014f0 <main+0xdc>)
 800145a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800145e:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim6);
 8001460:	4824      	ldr	r0, [pc, #144]	@ (80014f4 <main+0xe0>)
 8001462:	f002 ff47 	bl	80042f4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8001466:	4824      	ldr	r0, [pc, #144]	@ (80014f8 <main+0xe4>)
 8001468:	f002 ff44 	bl	80042f4 <HAL_TIM_Base_Start_IT>
  robomas[R_F-1].trgVel = (int)(32 * 36);
 800146c:	4b23      	ldr	r3, [pc, #140]	@ (80014fc <main+0xe8>)
 800146e:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8001472:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  robomas[R_B-1].trgVel = (int)(32 * 36);
 8001476:	4b21      	ldr	r3, [pc, #132]	@ (80014fc <main+0xe8>)
 8001478:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 800147c:	809a      	strh	r2, [r3, #4]
  robomas[L_F-1].trgVel =  (int)(-32 * 36);
 800147e:	4b1f      	ldr	r3, [pc, #124]	@ (80014fc <main+0xe8>)
 8001480:	f64f 3280 	movw	r2, #64384	@ 0xfb80
 8001484:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  robomas[L_B-1].trgVel = (int)(-32 * 36);
 8001488:	4b1c      	ldr	r3, [pc, #112]	@ (80014fc <main+0xe8>)
 800148a:	f64f 3280 	movw	r2, #64384	@ 0xfb80
 800148e:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("count:%d,purpose:%d,cu:%d,trgVel:%d,actVel:%d,hensa:%d\r\n", count, purpose, robomas[0].cu, robomas[0].trgVel, robomas[0].actVel, (int)robomas[0].hensa);
 8001490:	4b1b      	ldr	r3, [pc, #108]	@ (8001500 <main+0xec>)
 8001492:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001496:	4618      	mov	r0, r3
 8001498:	4b1a      	ldr	r3, [pc, #104]	@ (8001504 <main+0xf0>)
 800149a:	881b      	ldrh	r3, [r3, #0]
 800149c:	b21b      	sxth	r3, r3
 800149e:	461c      	mov	r4, r3
 80014a0:	4b16      	ldr	r3, [pc, #88]	@ (80014fc <main+0xe8>)
 80014a2:	895b      	ldrh	r3, [r3, #10]
 80014a4:	b21b      	sxth	r3, r3
 80014a6:	461d      	mov	r5, r3
 80014a8:	4b14      	ldr	r3, [pc, #80]	@ (80014fc <main+0xe8>)
 80014aa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80014ae:	461a      	mov	r2, r3
 80014b0:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <main+0xe8>)
 80014b2:	88db      	ldrh	r3, [r3, #6]
 80014b4:	b21b      	sxth	r3, r3
 80014b6:	4619      	mov	r1, r3
 80014b8:	4b10      	ldr	r3, [pc, #64]	@ (80014fc <main+0xe8>)
 80014ba:	edd3 7a07 	vldr	s15, [r3, #28]
 80014be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014c2:	ee17 3a90 	vmov	r3, s15
 80014c6:	9302      	str	r3, [sp, #8]
 80014c8:	9101      	str	r1, [sp, #4]
 80014ca:	9200      	str	r2, [sp, #0]
 80014cc:	462b      	mov	r3, r5
 80014ce:	4622      	mov	r2, r4
 80014d0:	4601      	mov	r1, r0
 80014d2:	480d      	ldr	r0, [pc, #52]	@ (8001508 <main+0xf4>)
 80014d4:	f004 fdf0 	bl	80060b8 <iprintf>
	  HAL_Delay(1);
 80014d8:	2001      	movs	r0, #1
 80014da:	f000 fc59 	bl	8001d90 <HAL_Delay>
	  printf("count:%d,purpose:%d,cu:%d,trgVel:%d,actVel:%d,hensa:%d\r\n", count, purpose, robomas[0].cu, robomas[0].trgVel, robomas[0].actVel, (int)robomas[0].hensa);
 80014de:	bf00      	nop
 80014e0:	e7d6      	b.n	8001490 <main+0x7c>
 80014e2:	bf00      	nop
 80014e4:	200000b0 	.word	0x200000b0
 80014e8:	08007094 	.word	0x08007094
 80014ec:	0800709c 	.word	0x0800709c
 80014f0:	200002ac 	.word	0x200002ac
 80014f4:	20000180 	.word	0x20000180
 80014f8:	200001cc 	.word	0x200001cc
 80014fc:	20000008 	.word	0x20000008
 8001500:	20000094 	.word	0x20000094
 8001504:	20000000 	.word	0x20000000
 8001508:	080070a8 	.word	0x080070a8

0800150c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b094      	sub	sp, #80	@ 0x50
 8001510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001512:	f107 0318 	add.w	r3, r7, #24
 8001516:	2238      	movs	r2, #56	@ 0x38
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f004 ffd0 	bl	80064c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]
 800152c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800152e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001532:	f001 fe57 	bl	80031e4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001536:	2302      	movs	r3, #2
 8001538:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800153a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800153e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001540:	2340      	movs	r3, #64	@ 0x40
 8001542:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001544:	2302      	movs	r3, #2
 8001546:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001548:	2302      	movs	r3, #2
 800154a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800154c:	2301      	movs	r3, #1
 800154e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001550:	230a      	movs	r3, #10
 8001552:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001554:	2302      	movs	r3, #2
 8001556:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001558:	2302      	movs	r3, #2
 800155a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800155c:	2302      	movs	r3, #2
 800155e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001560:	f107 0318 	add.w	r3, r7, #24
 8001564:	4618      	mov	r0, r3
 8001566:	f001 fef1 	bl	800334c <HAL_RCC_OscConfig>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001570:	f000 f93e 	bl	80017f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001574:	230f      	movs	r3, #15
 8001576:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001578:	2303      	movs	r3, #3
 800157a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001580:	2300      	movs	r3, #0
 8001582:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	2102      	movs	r1, #2
 800158c:	4618      	mov	r0, r3
 800158e:	f002 f9ef 	bl	8003970 <HAL_RCC_ClockConfig>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001598:	f000 f92a 	bl	80017f0 <Error_Handler>
  }
}
 800159c:	bf00      	nop
 800159e:	3750      	adds	r7, #80	@ 0x50
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 80015a8:	4b20      	ldr	r3, [pc, #128]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015aa:	4a21      	ldr	r2, [pc, #132]	@ (8001630 <MX_FDCAN3_Init+0x8c>)
 80015ac:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80015ae:	4b1f      	ldr	r3, [pc, #124]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	605a      	str	r2, [r3, #4]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80015b4:	4b1d      	ldr	r3, [pc, #116]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015b6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80015ba:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 80015bc:	4b1b      	ldr	r3, [pc, #108]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015be:	2200      	movs	r2, #0
 80015c0:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 80015c2:	4b1a      	ldr	r3, [pc, #104]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 80015c8:	4b18      	ldr	r3, [pc, #96]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 80015ce:	4b17      	ldr	r3, [pc, #92]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 4;
 80015d4:	4b15      	ldr	r3, [pc, #84]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015d6:	2204      	movs	r2, #4
 80015d8:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 80015da:	4b14      	ldr	r3, [pc, #80]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015dc:	2201      	movs	r2, #1
 80015de:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 15;
 80015e0:	4b12      	ldr	r3, [pc, #72]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015e2:	220f      	movs	r2, #15
 80015e4:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 4;
 80015e6:	4b11      	ldr	r3, [pc, #68]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015e8:	2204      	movs	r2, #4
 80015ea:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 2;
 80015ec:	4b0f      	ldr	r3, [pc, #60]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015ee:	2202      	movs	r2, #2
 80015f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 80015f2:	4b0e      	ldr	r3, [pc, #56]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015f4:	2201      	movs	r2, #1
 80015f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 15;
 80015f8:	4b0c      	ldr	r3, [pc, #48]	@ (800162c <MX_FDCAN3_Init+0x88>)
 80015fa:	220f      	movs	r2, #15
 80015fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 4;
 80015fe:	4b0b      	ldr	r3, [pc, #44]	@ (800162c <MX_FDCAN3_Init+0x88>)
 8001600:	2204      	movs	r2, #4
 8001602:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.StdFiltersNbr = 1;
 8001604:	4b09      	ldr	r3, [pc, #36]	@ (800162c <MX_FDCAN3_Init+0x88>)
 8001606:	2201      	movs	r2, #1
 8001608:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.ExtFiltersNbr = 0;
 800160a:	4b08      	ldr	r3, [pc, #32]	@ (800162c <MX_FDCAN3_Init+0x88>)
 800160c:	2200      	movs	r2, #0
 800160e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001610:	4b06      	ldr	r3, [pc, #24]	@ (800162c <MX_FDCAN3_Init+0x88>)
 8001612:	2200      	movs	r2, #0
 8001614:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8001616:	4805      	ldr	r0, [pc, #20]	@ (800162c <MX_FDCAN3_Init+0x88>)
 8001618:	f000 fdac 	bl	8002174 <HAL_FDCAN_Init>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_FDCAN3_Init+0x82>
  {
    Error_Handler();
 8001622:	f000 f8e5 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	2000011c 	.word	0x2000011c
 8001630:	40006c00 	.word	0x40006c00

08001634 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	605a      	str	r2, [r3, #4]
 8001642:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001644:	4b14      	ldr	r3, [pc, #80]	@ (8001698 <MX_TIM6_Init+0x64>)
 8001646:	4a15      	ldr	r2, [pc, #84]	@ (800169c <MX_TIM6_Init+0x68>)
 8001648:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9;
 800164a:	4b13      	ldr	r3, [pc, #76]	@ (8001698 <MX_TIM6_Init+0x64>)
 800164c:	2209      	movs	r2, #9
 800164e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001650:	4b11      	ldr	r3, [pc, #68]	@ (8001698 <MX_TIM6_Init+0x64>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 7999;
 8001656:	4b10      	ldr	r3, [pc, #64]	@ (8001698 <MX_TIM6_Init+0x64>)
 8001658:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800165c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800165e:	4b0e      	ldr	r3, [pc, #56]	@ (8001698 <MX_TIM6_Init+0x64>)
 8001660:	2200      	movs	r2, #0
 8001662:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001664:	480c      	ldr	r0, [pc, #48]	@ (8001698 <MX_TIM6_Init+0x64>)
 8001666:	f002 fded 	bl	8004244 <HAL_TIM_Base_Init>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001670:	f000 f8be 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001674:	2300      	movs	r3, #0
 8001676:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001678:	2300      	movs	r3, #0
 800167a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	4619      	mov	r1, r3
 8001680:	4805      	ldr	r0, [pc, #20]	@ (8001698 <MX_TIM6_Init+0x64>)
 8001682:	f003 f8db 	bl	800483c <HAL_TIMEx_MasterConfigSynchronization>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800168c:	f000 f8b0 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001690:	bf00      	nop
 8001692:	3710      	adds	r7, #16
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000180 	.word	0x20000180
 800169c:	40001000 	.word	0x40001000

080016a0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80016b0:	4b14      	ldr	r3, [pc, #80]	@ (8001704 <MX_TIM7_Init+0x64>)
 80016b2:	4a15      	ldr	r2, [pc, #84]	@ (8001708 <MX_TIM7_Init+0x68>)
 80016b4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 199;
 80016b6:	4b13      	ldr	r3, [pc, #76]	@ (8001704 <MX_TIM7_Init+0x64>)
 80016b8:	22c7      	movs	r2, #199	@ 0xc7
 80016ba:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016bc:	4b11      	ldr	r3, [pc, #68]	@ (8001704 <MX_TIM7_Init+0x64>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 39999;
 80016c2:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <MX_TIM7_Init+0x64>)
 80016c4:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 80016c8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001704 <MX_TIM7_Init+0x64>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80016d0:	480c      	ldr	r0, [pc, #48]	@ (8001704 <MX_TIM7_Init+0x64>)
 80016d2:	f002 fdb7 	bl	8004244 <HAL_TIM_Base_Init>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80016dc:	f000 f888 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e0:	2300      	movs	r3, #0
 80016e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e4:	2300      	movs	r3, #0
 80016e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	4619      	mov	r1, r3
 80016ec:	4805      	ldr	r0, [pc, #20]	@ (8001704 <MX_TIM7_Init+0x64>)
 80016ee:	f003 f8a5 	bl	800483c <HAL_TIMEx_MasterConfigSynchronization>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80016f8:	f000 f87a 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80016fc:	bf00      	nop
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	200001cc 	.word	0x200001cc
 8001708:	40001400 	.word	0x40001400

0800170c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001710:	4b22      	ldr	r3, [pc, #136]	@ (800179c <MX_USART2_UART_Init+0x90>)
 8001712:	4a23      	ldr	r2, [pc, #140]	@ (80017a0 <MX_USART2_UART_Init+0x94>)
 8001714:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8001716:	4b21      	ldr	r3, [pc, #132]	@ (800179c <MX_USART2_UART_Init+0x90>)
 8001718:	4a22      	ldr	r2, [pc, #136]	@ (80017a4 <MX_USART2_UART_Init+0x98>)
 800171a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800171c:	4b1f      	ldr	r3, [pc, #124]	@ (800179c <MX_USART2_UART_Init+0x90>)
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001722:	4b1e      	ldr	r3, [pc, #120]	@ (800179c <MX_USART2_UART_Init+0x90>)
 8001724:	2200      	movs	r2, #0
 8001726:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001728:	4b1c      	ldr	r3, [pc, #112]	@ (800179c <MX_USART2_UART_Init+0x90>)
 800172a:	2200      	movs	r2, #0
 800172c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800172e:	4b1b      	ldr	r3, [pc, #108]	@ (800179c <MX_USART2_UART_Init+0x90>)
 8001730:	220c      	movs	r2, #12
 8001732:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001734:	4b19      	ldr	r3, [pc, #100]	@ (800179c <MX_USART2_UART_Init+0x90>)
 8001736:	2200      	movs	r2, #0
 8001738:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800173a:	4b18      	ldr	r3, [pc, #96]	@ (800179c <MX_USART2_UART_Init+0x90>)
 800173c:	2200      	movs	r2, #0
 800173e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001740:	4b16      	ldr	r3, [pc, #88]	@ (800179c <MX_USART2_UART_Init+0x90>)
 8001742:	2200      	movs	r2, #0
 8001744:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001746:	4b15      	ldr	r3, [pc, #84]	@ (800179c <MX_USART2_UART_Init+0x90>)
 8001748:	2200      	movs	r2, #0
 800174a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800174c:	4b13      	ldr	r3, [pc, #76]	@ (800179c <MX_USART2_UART_Init+0x90>)
 800174e:	2200      	movs	r2, #0
 8001750:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001752:	4812      	ldr	r0, [pc, #72]	@ (800179c <MX_USART2_UART_Init+0x90>)
 8001754:	f003 f94e 	bl	80049f4 <HAL_UART_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 800175e:	f000 f847 	bl	80017f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001762:	2100      	movs	r1, #0
 8001764:	480d      	ldr	r0, [pc, #52]	@ (800179c <MX_USART2_UART_Init+0x90>)
 8001766:	f004 fb1a 	bl	8005d9e <HAL_UARTEx_SetTxFifoThreshold>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 8001770:	f000 f83e 	bl	80017f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001774:	2100      	movs	r1, #0
 8001776:	4809      	ldr	r0, [pc, #36]	@ (800179c <MX_USART2_UART_Init+0x90>)
 8001778:	f004 fb4f 	bl	8005e1a <HAL_UARTEx_SetRxFifoThreshold>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 8001782:	f000 f835 	bl	80017f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001786:	4805      	ldr	r0, [pc, #20]	@ (800179c <MX_USART2_UART_Init+0x90>)
 8001788:	f004 fad0 	bl	8005d2c <HAL_UARTEx_DisableFifoMode>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8001792:	f000 f82d 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000218 	.word	0x20000218
 80017a0:	40004400 	.word	0x40004400
 80017a4:	000f4240 	.word	0x000f4240

080017a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ae:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <MX_GPIO_Init+0x44>)
 80017b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b2:	4a0e      	ldr	r2, [pc, #56]	@ (80017ec <MX_GPIO_Init+0x44>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ba:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <MX_GPIO_Init+0x44>)
 80017bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	607b      	str	r3, [r7, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c6:	4b09      	ldr	r3, [pc, #36]	@ (80017ec <MX_GPIO_Init+0x44>)
 80017c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ca:	4a08      	ldr	r2, [pc, #32]	@ (80017ec <MX_GPIO_Init+0x44>)
 80017cc:	f043 0302 	orr.w	r3, r3, #2
 80017d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017d2:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <MX_GPIO_Init+0x44>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	603b      	str	r3, [r7, #0]
 80017dc:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017de:	bf00      	nop
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	40021000 	.word	0x40021000

080017f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f4:	b672      	cpsid	i
}
 80017f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  printf("Error\r\n");
 80017f8:	4801      	ldr	r0, [pc, #4]	@ (8001800 <Error_Handler+0x10>)
 80017fa:	f004 fcc5 	bl	8006188 <puts>
 80017fe:	e7fb      	b.n	80017f8 <Error_Handler+0x8>
 8001800:	080070e4 	.word	0x080070e4

08001804 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180a:	4b0f      	ldr	r3, [pc, #60]	@ (8001848 <HAL_MspInit+0x44>)
 800180c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800180e:	4a0e      	ldr	r2, [pc, #56]	@ (8001848 <HAL_MspInit+0x44>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	6613      	str	r3, [r2, #96]	@ 0x60
 8001816:	4b0c      	ldr	r3, [pc, #48]	@ (8001848 <HAL_MspInit+0x44>)
 8001818:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	607b      	str	r3, [r7, #4]
 8001820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001822:	4b09      	ldr	r3, [pc, #36]	@ (8001848 <HAL_MspInit+0x44>)
 8001824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001826:	4a08      	ldr	r2, [pc, #32]	@ (8001848 <HAL_MspInit+0x44>)
 8001828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800182c:	6593      	str	r3, [r2, #88]	@ 0x58
 800182e:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <HAL_MspInit+0x44>)
 8001830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001836:	603b      	str	r3, [r7, #0]
 8001838:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800183a:	f001 fd77 	bl	800332c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40021000 	.word	0x40021000

0800184c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b09e      	sub	sp, #120	@ 0x78
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001854:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001864:	f107 0310 	add.w	r3, r7, #16
 8001868:	2254      	movs	r2, #84	@ 0x54
 800186a:	2100      	movs	r1, #0
 800186c:	4618      	mov	r0, r3
 800186e:	f004 fe27 	bl	80064c0 <memset>
  if(hfdcan->Instance==FDCAN3)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a27      	ldr	r2, [pc, #156]	@ (8001914 <HAL_FDCAN_MspInit+0xc8>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d147      	bne.n	800190c <HAL_FDCAN_MspInit+0xc0>

  /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800187c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001880:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001882:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001886:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001888:	f107 0310 	add.w	r3, r7, #16
 800188c:	4618      	mov	r0, r3
 800188e:	f002 fa8b 	bl	8003da8 <HAL_RCCEx_PeriphCLKConfig>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001898:	f7ff ffaa 	bl	80017f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800189c:	4b1e      	ldr	r3, [pc, #120]	@ (8001918 <HAL_FDCAN_MspInit+0xcc>)
 800189e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001918 <HAL_FDCAN_MspInit+0xcc>)
 80018a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80018a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001918 <HAL_FDCAN_MspInit+0xcc>)
 80018aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b4:	4b18      	ldr	r3, [pc, #96]	@ (8001918 <HAL_FDCAN_MspInit+0xcc>)
 80018b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b8:	4a17      	ldr	r2, [pc, #92]	@ (8001918 <HAL_FDCAN_MspInit+0xcc>)
 80018ba:	f043 0302 	orr.w	r3, r3, #2
 80018be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018c0:	4b15      	ldr	r3, [pc, #84]	@ (8001918 <HAL_FDCAN_MspInit+0xcc>)
 80018c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	60bb      	str	r3, [r7, #8]
 80018ca:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PB3     ------> FDCAN3_RX
    PB4     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80018cc:	2318      	movs	r3, #24
 80018ce:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d0:	2302      	movs	r3, #2
 80018d2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d8:	2300      	movs	r3, #0
 80018da:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF11_FDCAN3;
 80018dc:	230b      	movs	r3, #11
 80018de:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80018e4:	4619      	mov	r1, r3
 80018e6:	480d      	ldr	r0, [pc, #52]	@ (800191c <HAL_FDCAN_MspInit+0xd0>)
 80018e8:	f001 fafa 	bl	8002ee0 <HAL_GPIO_Init>

    /* FDCAN3 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 0, 0);
 80018ec:	2200      	movs	r2, #0
 80018ee:	2100      	movs	r1, #0
 80018f0:	2058      	movs	r0, #88	@ 0x58
 80018f2:	f000 fb4a 	bl	8001f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 80018f6:	2058      	movs	r0, #88	@ 0x58
 80018f8:	f000 fb61 	bl	8001fbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 0, 0);
 80018fc:	2200      	movs	r2, #0
 80018fe:	2100      	movs	r1, #0
 8001900:	2059      	movs	r0, #89	@ 0x59
 8001902:	f000 fb42 	bl	8001f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 8001906:	2059      	movs	r0, #89	@ 0x59
 8001908:	f000 fb59 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 800190c:	bf00      	nop
 800190e:	3778      	adds	r7, #120	@ 0x78
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40006c00 	.word	0x40006c00
 8001918:	40021000 	.word	0x40021000
 800191c:	48000400 	.word	0x48000400

08001920 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a1a      	ldr	r2, [pc, #104]	@ (8001998 <HAL_TIM_Base_MspInit+0x78>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d114      	bne.n	800195c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001932:	4b1a      	ldr	r3, [pc, #104]	@ (800199c <HAL_TIM_Base_MspInit+0x7c>)
 8001934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001936:	4a19      	ldr	r2, [pc, #100]	@ (800199c <HAL_TIM_Base_MspInit+0x7c>)
 8001938:	f043 0310 	orr.w	r3, r3, #16
 800193c:	6593      	str	r3, [r2, #88]	@ 0x58
 800193e:	4b17      	ldr	r3, [pc, #92]	@ (800199c <HAL_TIM_Base_MspInit+0x7c>)
 8001940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001942:	f003 0310 	and.w	r3, r3, #16
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800194a:	2200      	movs	r2, #0
 800194c:	2100      	movs	r1, #0
 800194e:	2036      	movs	r0, #54	@ 0x36
 8001950:	f000 fb1b 	bl	8001f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001954:	2036      	movs	r0, #54	@ 0x36
 8001956:	f000 fb32 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800195a:	e018      	b.n	800198e <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a0f      	ldr	r2, [pc, #60]	@ (80019a0 <HAL_TIM_Base_MspInit+0x80>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d113      	bne.n	800198e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001966:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <HAL_TIM_Base_MspInit+0x7c>)
 8001968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800196a:	4a0c      	ldr	r2, [pc, #48]	@ (800199c <HAL_TIM_Base_MspInit+0x7c>)
 800196c:	f043 0320 	orr.w	r3, r3, #32
 8001970:	6593      	str	r3, [r2, #88]	@ 0x58
 8001972:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <HAL_TIM_Base_MspInit+0x7c>)
 8001974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001976:	f003 0320 	and.w	r3, r3, #32
 800197a:	60bb      	str	r3, [r7, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 800197e:	2200      	movs	r2, #0
 8001980:	2100      	movs	r1, #0
 8001982:	2037      	movs	r0, #55	@ 0x37
 8001984:	f000 fb01 	bl	8001f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8001988:	2037      	movs	r0, #55	@ 0x37
 800198a:	f000 fb18 	bl	8001fbe <HAL_NVIC_EnableIRQ>
}
 800198e:	bf00      	nop
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40001000 	.word	0x40001000
 800199c:	40021000 	.word	0x40021000
 80019a0:	40001400 	.word	0x40001400

080019a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b09e      	sub	sp, #120	@ 0x78
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019bc:	f107 0310 	add.w	r3, r7, #16
 80019c0:	2254      	movs	r2, #84	@ 0x54
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f004 fd7b 	bl	80064c0 <memset>
  if(huart->Instance==USART2)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a23      	ldr	r2, [pc, #140]	@ (8001a5c <HAL_UART_MspInit+0xb8>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d13e      	bne.n	8001a52 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019d4:	2302      	movs	r3, #2
 80019d6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019d8:	2300      	movs	r3, #0
 80019da:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019dc:	f107 0310 	add.w	r3, r7, #16
 80019e0:	4618      	mov	r0, r3
 80019e2:	f002 f9e1 	bl	8003da8 <HAL_RCCEx_PeriphCLKConfig>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019ec:	f7ff ff00 	bl	80017f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a60 <HAL_UART_MspInit+0xbc>)
 80019f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f4:	4a1a      	ldr	r2, [pc, #104]	@ (8001a60 <HAL_UART_MspInit+0xbc>)
 80019f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80019fc:	4b18      	ldr	r3, [pc, #96]	@ (8001a60 <HAL_UART_MspInit+0xbc>)
 80019fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a08:	4b15      	ldr	r3, [pc, #84]	@ (8001a60 <HAL_UART_MspInit+0xbc>)
 8001a0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0c:	4a14      	ldr	r2, [pc, #80]	@ (8001a60 <HAL_UART_MspInit+0xbc>)
 8001a0e:	f043 0301 	orr.w	r3, r3, #1
 8001a12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a14:	4b12      	ldr	r3, [pc, #72]	@ (8001a60 <HAL_UART_MspInit+0xbc>)
 8001a16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a18:	f003 0301 	and.w	r3, r3, #1
 8001a1c:	60bb      	str	r3, [r7, #8]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a20:	230c      	movs	r3, #12
 8001a22:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a24:	2302      	movs	r3, #2
 8001a26:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a30:	2307      	movs	r3, #7
 8001a32:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a34:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a3e:	f001 fa4f 	bl	8002ee0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a42:	2200      	movs	r2, #0
 8001a44:	2100      	movs	r1, #0
 8001a46:	2026      	movs	r0, #38	@ 0x26
 8001a48:	f000 fa9f 	bl	8001f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a4c:	2026      	movs	r0, #38	@ 0x26
 8001a4e:	f000 fab6 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a52:	bf00      	nop
 8001a54:	3778      	adds	r7, #120	@ 0x78
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40004400 	.word	0x40004400
 8001a60:	40021000 	.word	0x40021000

08001a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <NMI_Handler+0x4>

08001a6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a70:	bf00      	nop
 8001a72:	e7fd      	b.n	8001a70 <HardFault_Handler+0x4>

08001a74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <MemManage_Handler+0x4>

08001a7c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <BusFault_Handler+0x4>

08001a84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <UsageFault_Handler+0x4>

08001a8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aac:	bf00      	nop
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aba:	f000 f94b 	bl	8001d54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
	...

08001ac4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ac8:	4802      	ldr	r0, [pc, #8]	@ (8001ad4 <USART2_IRQHandler+0x10>)
 8001aca:	f003 f871 	bl	8004bb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000218 	.word	0x20000218

08001ad8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001adc:	4802      	ldr	r0, [pc, #8]	@ (8001ae8 <TIM6_DAC_IRQHandler+0x10>)
 8001ade:	f002 fc81 	bl	80043e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000180 	.word	0x20000180

08001aec <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001af0:	4802      	ldr	r0, [pc, #8]	@ (8001afc <TIM7_DAC_IRQHandler+0x10>)
 8001af2:	f002 fc77 	bl	80043e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	200001cc 	.word	0x200001cc

08001b00 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8001b04:	4802      	ldr	r0, [pc, #8]	@ (8001b10 <FDCAN3_IT0_IRQHandler+0x10>)
 8001b06:	f000 ff75 	bl	80029f4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	2000011c 	.word	0x2000011c

08001b14 <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8001b18:	4802      	ldr	r0, [pc, #8]	@ (8001b24 <FDCAN3_IT1_IRQHandler+0x10>)
 8001b1a:	f000 ff6b 	bl	80029f4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	2000011c 	.word	0x2000011c

08001b28 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	e00a      	b.n	8001b50 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b3a:	f3af 8000 	nop.w
 8001b3e:	4601      	mov	r1, r0
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	1c5a      	adds	r2, r3, #1
 8001b44:	60ba      	str	r2, [r7, #8]
 8001b46:	b2ca      	uxtb	r2, r1
 8001b48:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	617b      	str	r3, [r7, #20]
 8001b50:	697a      	ldr	r2, [r7, #20]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	dbf0      	blt.n	8001b3a <_read+0x12>
  }

  return len;
 8001b58:	687b      	ldr	r3, [r7, #4]
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3718      	adds	r7, #24
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b62:	b480      	push	{r7}
 8001b64:	b083      	sub	sp, #12
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
 8001b82:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b8a:	605a      	str	r2, [r3, #4]
  return 0;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr

08001b9a <_isatty>:

int _isatty(int file)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	b083      	sub	sp, #12
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ba2:	2301      	movs	r3, #1
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3714      	adds	r7, #20
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
	...

08001bcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bd4:	4a14      	ldr	r2, [pc, #80]	@ (8001c28 <_sbrk+0x5c>)
 8001bd6:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <_sbrk+0x60>)
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001be0:	4b13      	ldr	r3, [pc, #76]	@ (8001c30 <_sbrk+0x64>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d102      	bne.n	8001bee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001be8:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <_sbrk+0x64>)
 8001bea:	4a12      	ldr	r2, [pc, #72]	@ (8001c34 <_sbrk+0x68>)
 8001bec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bee:	4b10      	ldr	r3, [pc, #64]	@ (8001c30 <_sbrk+0x64>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	693a      	ldr	r2, [r7, #16]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d207      	bcs.n	8001c0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bfc:	f004 fcae 	bl	800655c <__errno>
 8001c00:	4603      	mov	r3, r0
 8001c02:	220c      	movs	r2, #12
 8001c04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c06:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0a:	e009      	b.n	8001c20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c0c:	4b08      	ldr	r3, [pc, #32]	@ (8001c30 <_sbrk+0x64>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c12:	4b07      	ldr	r3, [pc, #28]	@ (8001c30 <_sbrk+0x64>)
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4413      	add	r3, r2
 8001c1a:	4a05      	ldr	r2, [pc, #20]	@ (8001c30 <_sbrk+0x64>)
 8001c1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3718      	adds	r7, #24
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20020000 	.word	0x20020000
 8001c2c:	00000400 	.word	0x00000400
 8001c30:	20000318 	.word	0x20000318
 8001c34:	20000470 	.word	0x20000470

08001c38 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c3c:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <SystemInit+0x20>)
 8001c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c42:	4a05      	ldr	r2, [pc, #20]	@ (8001c58 <SystemInit+0x20>)
 8001c44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	e000ed00 	.word	0xe000ed00

08001c5c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c5c:	480d      	ldr	r0, [pc, #52]	@ (8001c94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c5e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c60:	f7ff ffea 	bl	8001c38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c64:	480c      	ldr	r0, [pc, #48]	@ (8001c98 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c66:	490d      	ldr	r1, [pc, #52]	@ (8001c9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c68:	4a0d      	ldr	r2, [pc, #52]	@ (8001ca0 <LoopForever+0xe>)
  movs r3, #0
 8001c6a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c6c:	e002      	b.n	8001c74 <LoopCopyDataInit>

08001c6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c72:	3304      	adds	r3, #4

08001c74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c78:	d3f9      	bcc.n	8001c6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c7c:	4c0a      	ldr	r4, [pc, #40]	@ (8001ca8 <LoopForever+0x16>)
  movs r3, #0
 8001c7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c80:	e001      	b.n	8001c86 <LoopFillZerobss>

08001c82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c84:	3204      	adds	r2, #4

08001c86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c88:	d3fb      	bcc.n	8001c82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c8a:	f004 fc6d 	bl	8006568 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c8e:	f7ff fbc1 	bl	8001414 <main>

08001c92 <LoopForever>:

LoopForever:
    b LoopForever
 8001c92:	e7fe      	b.n	8001c92 <LoopForever>
  ldr   r0, =_estack
 8001c94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c9c:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 8001ca0:	08007180 	.word	0x08007180
  ldr r2, =_sbss
 8001ca4:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 8001ca8:	2000046c 	.word	0x2000046c

08001cac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cac:	e7fe      	b.n	8001cac <ADC1_2_IRQHandler>

08001cae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cb8:	2003      	movs	r0, #3
 8001cba:	f000 f95b 	bl	8001f74 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cbe:	200f      	movs	r0, #15
 8001cc0:	f000 f80e 	bl	8001ce0 <HAL_InitTick>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d002      	beq.n	8001cd0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	71fb      	strb	r3, [r7, #7]
 8001cce:	e001      	b.n	8001cd4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cd0:	f7ff fd98 	bl	8001804 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cd4:	79fb      	ldrb	r3, [r7, #7]

}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
	...

08001ce0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001cec:	4b16      	ldr	r3, [pc, #88]	@ (8001d48 <HAL_InitTick+0x68>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d022      	beq.n	8001d3a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001cf4:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <HAL_InitTick+0x6c>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	4b13      	ldr	r3, [pc, #76]	@ (8001d48 <HAL_InitTick+0x68>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d00:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 f966 	bl	8001fda <HAL_SYSTICK_Config>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10f      	bne.n	8001d34 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b0f      	cmp	r3, #15
 8001d18:	d809      	bhi.n	8001d2e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	6879      	ldr	r1, [r7, #4]
 8001d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8001d22:	f000 f932 	bl	8001f8a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d26:	4a0a      	ldr	r2, [pc, #40]	@ (8001d50 <HAL_InitTick+0x70>)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	e007      	b.n	8001d3e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	73fb      	strb	r3, [r7, #15]
 8001d32:	e004      	b.n	8001d3e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	73fb      	strb	r3, [r7, #15]
 8001d38:	e001      	b.n	8001d3e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	200000a0 	.word	0x200000a0
 8001d4c:	20000098 	.word	0x20000098
 8001d50:	2000009c 	.word	0x2000009c

08001d54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d58:	4b05      	ldr	r3, [pc, #20]	@ (8001d70 <HAL_IncTick+0x1c>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	4b05      	ldr	r3, [pc, #20]	@ (8001d74 <HAL_IncTick+0x20>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4413      	add	r3, r2
 8001d62:	4a03      	ldr	r2, [pc, #12]	@ (8001d70 <HAL_IncTick+0x1c>)
 8001d64:	6013      	str	r3, [r2, #0]
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	2000031c 	.word	0x2000031c
 8001d74:	200000a0 	.word	0x200000a0

08001d78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d7c:	4b03      	ldr	r3, [pc, #12]	@ (8001d8c <HAL_GetTick+0x14>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	2000031c 	.word	0x2000031c

08001d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d98:	f7ff ffee 	bl	8001d78 <HAL_GetTick>
 8001d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da8:	d004      	beq.n	8001db4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001daa:	4b09      	ldr	r3, [pc, #36]	@ (8001dd0 <HAL_Delay+0x40>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	4413      	add	r3, r2
 8001db2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001db4:	bf00      	nop
 8001db6:	f7ff ffdf 	bl	8001d78 <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	68fa      	ldr	r2, [r7, #12]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d8f7      	bhi.n	8001db6 <HAL_Delay+0x26>
  {
  }
}
 8001dc6:	bf00      	nop
 8001dc8:	bf00      	nop
 8001dca:	3710      	adds	r7, #16
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	200000a0 	.word	0x200000a0

08001dd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001de4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e18 <__NVIC_SetPriorityGrouping+0x44>)
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dea:	68ba      	ldr	r2, [r7, #8]
 8001dec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001df0:	4013      	ands	r3, r2
 8001df2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dfc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e06:	4a04      	ldr	r2, [pc, #16]	@ (8001e18 <__NVIC_SetPriorityGrouping+0x44>)
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	60d3      	str	r3, [r2, #12]
}
 8001e0c:	bf00      	nop
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	e000ed00 	.word	0xe000ed00

08001e1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e20:	4b04      	ldr	r3, [pc, #16]	@ (8001e34 <__NVIC_GetPriorityGrouping+0x18>)
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	0a1b      	lsrs	r3, r3, #8
 8001e26:	f003 0307 	and.w	r3, r3, #7
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	e000ed00 	.word	0xe000ed00

08001e38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	db0b      	blt.n	8001e62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	f003 021f 	and.w	r2, r3, #31
 8001e50:	4907      	ldr	r1, [pc, #28]	@ (8001e70 <__NVIC_EnableIRQ+0x38>)
 8001e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e56:	095b      	lsrs	r3, r3, #5
 8001e58:	2001      	movs	r0, #1
 8001e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e62:	bf00      	nop
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	e000e100 	.word	0xe000e100

08001e74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	6039      	str	r1, [r7, #0]
 8001e7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	db0a      	blt.n	8001e9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	b2da      	uxtb	r2, r3
 8001e8c:	490c      	ldr	r1, [pc, #48]	@ (8001ec0 <__NVIC_SetPriority+0x4c>)
 8001e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e92:	0112      	lsls	r2, r2, #4
 8001e94:	b2d2      	uxtb	r2, r2
 8001e96:	440b      	add	r3, r1
 8001e98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e9c:	e00a      	b.n	8001eb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	b2da      	uxtb	r2, r3
 8001ea2:	4908      	ldr	r1, [pc, #32]	@ (8001ec4 <__NVIC_SetPriority+0x50>)
 8001ea4:	79fb      	ldrb	r3, [r7, #7]
 8001ea6:	f003 030f 	and.w	r3, r3, #15
 8001eaa:	3b04      	subs	r3, #4
 8001eac:	0112      	lsls	r2, r2, #4
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	440b      	add	r3, r1
 8001eb2:	761a      	strb	r2, [r3, #24]
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	e000e100 	.word	0xe000e100
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b089      	sub	sp, #36	@ 0x24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f003 0307 	and.w	r3, r3, #7
 8001eda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	f1c3 0307 	rsb	r3, r3, #7
 8001ee2:	2b04      	cmp	r3, #4
 8001ee4:	bf28      	it	cs
 8001ee6:	2304      	movcs	r3, #4
 8001ee8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	3304      	adds	r3, #4
 8001eee:	2b06      	cmp	r3, #6
 8001ef0:	d902      	bls.n	8001ef8 <NVIC_EncodePriority+0x30>
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	3b03      	subs	r3, #3
 8001ef6:	e000      	b.n	8001efa <NVIC_EncodePriority+0x32>
 8001ef8:	2300      	movs	r3, #0
 8001efa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001efc:	f04f 32ff 	mov.w	r2, #4294967295
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	43da      	mvns	r2, r3
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	401a      	ands	r2, r3
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f10:	f04f 31ff 	mov.w	r1, #4294967295
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1a:	43d9      	mvns	r1, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f20:	4313      	orrs	r3, r2
         );
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3724      	adds	r7, #36	@ 0x24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
	...

08001f30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f40:	d301      	bcc.n	8001f46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f42:	2301      	movs	r3, #1
 8001f44:	e00f      	b.n	8001f66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f46:	4a0a      	ldr	r2, [pc, #40]	@ (8001f70 <SysTick_Config+0x40>)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f4e:	210f      	movs	r1, #15
 8001f50:	f04f 30ff 	mov.w	r0, #4294967295
 8001f54:	f7ff ff8e 	bl	8001e74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f58:	4b05      	ldr	r3, [pc, #20]	@ (8001f70 <SysTick_Config+0x40>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f5e:	4b04      	ldr	r3, [pc, #16]	@ (8001f70 <SysTick_Config+0x40>)
 8001f60:	2207      	movs	r2, #7
 8001f62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	e000e010 	.word	0xe000e010

08001f74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f7ff ff29 	bl	8001dd4 <__NVIC_SetPriorityGrouping>
}
 8001f82:	bf00      	nop
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b086      	sub	sp, #24
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	4603      	mov	r3, r0
 8001f92:	60b9      	str	r1, [r7, #8]
 8001f94:	607a      	str	r2, [r7, #4]
 8001f96:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f98:	f7ff ff40 	bl	8001e1c <__NVIC_GetPriorityGrouping>
 8001f9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	68b9      	ldr	r1, [r7, #8]
 8001fa2:	6978      	ldr	r0, [r7, #20]
 8001fa4:	f7ff ff90 	bl	8001ec8 <NVIC_EncodePriority>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fae:	4611      	mov	r1, r2
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff ff5f 	bl	8001e74 <__NVIC_SetPriority>
}
 8001fb6:	bf00      	nop
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b082      	sub	sp, #8
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ff33 	bl	8001e38 <__NVIC_EnableIRQ>
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff ffa4 	bl	8001f30 <SysTick_Config>
 8001fe8:	4603      	mov	r3, r0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b085      	sub	sp, #20
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002004:	b2db      	uxtb	r3, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d005      	beq.n	8002016 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2204      	movs	r2, #4
 800200e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	73fb      	strb	r3, [r7, #15]
 8002014:	e037      	b.n	8002086 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f022 020e 	bic.w	r2, r2, #14
 8002024:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002030:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002034:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f022 0201 	bic.w	r2, r2, #1
 8002044:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204a:	f003 021f 	and.w	r2, r3, #31
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002052:	2101      	movs	r1, #1
 8002054:	fa01 f202 	lsl.w	r2, r1, r2
 8002058:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002062:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002068:	2b00      	cmp	r3, #0
 800206a:	d00c      	beq.n	8002086 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002076:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800207a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002084:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2201      	movs	r2, #1
 800208a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2200      	movs	r2, #0
 8002092:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002096:	7bfb      	ldrb	r3, [r7, #15]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3714      	adds	r7, #20
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020ac:	2300      	movs	r3, #0
 80020ae:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d00d      	beq.n	80020d8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2204      	movs	r2, #4
 80020c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2201      	movs	r2, #1
 80020c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	73fb      	strb	r3, [r7, #15]
 80020d6:	e047      	b.n	8002168 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f022 020e 	bic.w	r2, r2, #14
 80020e6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 0201 	bic.w	r2, r2, #1
 80020f6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002102:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002106:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210c:	f003 021f 	and.w	r2, r3, #31
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002114:	2101      	movs	r1, #1
 8002116:	fa01 f202 	lsl.w	r2, r1, r2
 800211a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002124:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800212a:	2b00      	cmp	r3, #0
 800212c:	d00c      	beq.n	8002148 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002138:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800213c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002146:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800215c:	2b00      	cmp	r3, #0
 800215e:	d003      	beq.n	8002168 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	4798      	blx	r3
    }
  }
  return status;
 8002168:	7bfb      	ldrb	r3, [r7, #15]
}
 800216a:	4618      	mov	r0, r3
 800216c:	3710      	adds	r7, #16
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
	...

08002174 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e147      	b.n	8002416 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800218c:	b2db      	uxtb	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d106      	bne.n	80021a0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f7ff fb56 	bl	800184c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	699a      	ldr	r2, [r3, #24]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f022 0210 	bic.w	r2, r2, #16
 80021ae:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021b0:	f7ff fde2 	bl	8001d78 <HAL_GetTick>
 80021b4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80021b6:	e012      	b.n	80021de <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80021b8:	f7ff fdde 	bl	8001d78 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b0a      	cmp	r3, #10
 80021c4:	d90b      	bls.n	80021de <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ca:	f043 0201 	orr.w	r2, r3, #1
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2203      	movs	r2, #3
 80021d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e11b      	b.n	8002416 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	f003 0308 	and.w	r3, r3, #8
 80021e8:	2b08      	cmp	r3, #8
 80021ea:	d0e5      	beq.n	80021b8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	699a      	ldr	r2, [r3, #24]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f042 0201 	orr.w	r2, r2, #1
 80021fa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021fc:	f7ff fdbc 	bl	8001d78 <HAL_GetTick>
 8002200:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002202:	e012      	b.n	800222a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002204:	f7ff fdb8 	bl	8001d78 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	2b0a      	cmp	r3, #10
 8002210:	d90b      	bls.n	800222a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002216:	f043 0201 	orr.w	r2, r3, #1
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2203      	movs	r2, #3
 8002222:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e0f5      	b.n	8002416 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	2b00      	cmp	r3, #0
 8002236:	d0e5      	beq.n	8002204 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	699a      	ldr	r2, [r3, #24]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f042 0202 	orr.w	r2, r2, #2
 8002246:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a74      	ldr	r2, [pc, #464]	@ (8002420 <HAL_FDCAN_Init+0x2ac>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d103      	bne.n	800225a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002252:	4a74      	ldr	r2, [pc, #464]	@ (8002424 <HAL_FDCAN_Init+0x2b0>)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	7c1b      	ldrb	r3, [r3, #16]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d108      	bne.n	8002274 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	699a      	ldr	r2, [r3, #24]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002270:	619a      	str	r2, [r3, #24]
 8002272:	e007      	b.n	8002284 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	699a      	ldr	r2, [r3, #24]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002282:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	7c5b      	ldrb	r3, [r3, #17]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d108      	bne.n	800229e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	699a      	ldr	r2, [r3, #24]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800229a:	619a      	str	r2, [r3, #24]
 800229c:	e007      	b.n	80022ae <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	699a      	ldr	r2, [r3, #24]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80022ac:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	7c9b      	ldrb	r3, [r3, #18]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d108      	bne.n	80022c8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	699a      	ldr	r2, [r3, #24]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80022c4:	619a      	str	r2, [r3, #24]
 80022c6:	e007      	b.n	80022d8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	699a      	ldr	r2, [r3, #24]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80022d6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689a      	ldr	r2, [r3, #8]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	430a      	orrs	r2, r1
 80022ec:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	699a      	ldr	r2, [r3, #24]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80022fc:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	691a      	ldr	r2, [r3, #16]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 0210 	bic.w	r2, r2, #16
 800230c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d108      	bne.n	8002328 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	699a      	ldr	r2, [r3, #24]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f042 0204 	orr.w	r2, r2, #4
 8002324:	619a      	str	r2, [r3, #24]
 8002326:	e02c      	b.n	8002382 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d028      	beq.n	8002382 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	2b02      	cmp	r3, #2
 8002336:	d01c      	beq.n	8002372 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	699a      	ldr	r2, [r3, #24]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002346:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	691a      	ldr	r2, [r3, #16]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f042 0210 	orr.w	r2, r2, #16
 8002356:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	2b03      	cmp	r3, #3
 800235e:	d110      	bne.n	8002382 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	699a      	ldr	r2, [r3, #24]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f042 0220 	orr.w	r2, r2, #32
 800236e:	619a      	str	r2, [r3, #24]
 8002370:	e007      	b.n	8002382 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	699a      	ldr	r2, [r3, #24]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f042 0220 	orr.w	r2, r2, #32
 8002380:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	699b      	ldr	r3, [r3, #24]
 8002386:	3b01      	subs	r3, #1
 8002388:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	3b01      	subs	r3, #1
 8002390:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002392:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800239a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	3b01      	subs	r3, #1
 80023a4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80023aa:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80023ac:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80023b6:	d115      	bne.n	80023e4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023bc:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c2:	3b01      	subs	r3, #1
 80023c4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80023c6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023cc:	3b01      	subs	r3, #1
 80023ce:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80023d0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d8:	3b01      	subs	r3, #1
 80023da:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80023e0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80023e2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	430a      	orrs	r2, r1
 80023f6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 fc88 	bl	8002d10 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	40006400 	.word	0x40006400
 8002424:	40006500 	.word	0x40006500

08002428 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002428:	b480      	push	{r7}
 800242a:	b087      	sub	sp, #28
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002438:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800243a:	7dfb      	ldrb	r3, [r7, #23]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d002      	beq.n	8002446 <HAL_FDCAN_ConfigFilter+0x1e>
 8002440:	7dfb      	ldrb	r3, [r7, #23]
 8002442:	2b02      	cmp	r3, #2
 8002444:	d13d      	bne.n	80024c2 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d119      	bne.n	8002482 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800245a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	691b      	ldr	r3, [r3, #16]
 8002460:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8002462:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002468:	4313      	orrs	r3, r2
 800246a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	4413      	add	r3, r2
 8002478:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	e01d      	b.n	80024be <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	075a      	lsls	r2, r3, #29
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	4313      	orrs	r3, r2
 800248e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	079a      	lsls	r2, r3, #30
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	4313      	orrs	r3, r2
 800249c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	00db      	lsls	r3, r3, #3
 80024a8:	4413      	add	r3, r2
 80024aa:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	3304      	adds	r3, #4
 80024b6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	68fa      	ldr	r2, [r7, #12]
 80024bc:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80024be:	2300      	movs	r3, #0
 80024c0:	e006      	b.n	80024d0 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024c6:	f043 0202 	orr.w	r2, r3, #2
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
  }
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	371c      	adds	r7, #28
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
 80024e8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d116      	bne.n	8002524 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024fe:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	011a      	lsls	r2, r3, #4
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	431a      	orrs	r2, r3
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	431a      	orrs	r2, r3
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	431a      	orrs	r2, r3
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	430a      	orrs	r2, r1
 800251c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8002520:	2300      	movs	r3, #0
 8002522:	e006      	b.n	8002532 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002528:	f043 0204 	orr.w	r2, r3, #4
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
  }
}
 8002532:	4618      	mov	r0, r3
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800253e:	b480      	push	{r7}
 8002540:	b083      	sub	sp, #12
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2b01      	cmp	r3, #1
 8002550:	d110      	bne.n	8002574 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2202      	movs	r2, #2
 8002556:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	699a      	ldr	r2, [r3, #24]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f022 0201 	bic.w	r2, r2, #1
 8002568:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	e006      	b.n	8002582 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002578:	f043 0204 	orr.w	r2, r3, #4
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
  }
}
 8002582:	4618      	mov	r0, r3
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b086      	sub	sp, #24
 8002592:	af00      	add	r7, sp, #0
 8002594:	60f8      	str	r0, [r7, #12]
 8002596:	60b9      	str	r1, [r7, #8]
 8002598:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d12c      	bne.n	8002600 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80025ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d007      	beq.n	80025c6 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ba:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e023      	b.n	800260e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80025ce:	0c1b      	lsrs	r3, r3, #16
 80025d0:	f003 0303 	and.w	r3, r3, #3
 80025d4:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	68b9      	ldr	r1, [r7, #8]
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f000 fc03 	bl	8002de8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2101      	movs	r1, #1
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	fa01 f202 	lsl.w	r2, r1, r2
 80025ee:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80025f2:	2201      	movs	r2, #1
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	409a      	lsls	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 80025fc:	2300      	movs	r3, #0
 80025fe:	e006      	b.n	800260e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002604:	f043 0208 	orr.w	r2, r3, #8
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
  }
}
 800260e:	4618      	mov	r0, r3
 8002610:	3718      	adds	r7, #24
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
	...

08002618 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002618:	b480      	push	{r7}
 800261a:	b08b      	sub	sp, #44	@ 0x2c
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
 8002624:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002626:	2300      	movs	r3, #0
 8002628:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002630:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8002632:	7efb      	ldrb	r3, [r7, #27]
 8002634:	2b02      	cmp	r3, #2
 8002636:	f040 80e8 	bne.w	800280a <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	2b40      	cmp	r3, #64	@ 0x40
 800263e:	d137      	bne.n	80026b0 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002648:	f003 030f 	and.w	r3, r3, #15
 800264c:	2b00      	cmp	r3, #0
 800264e:	d107      	bne.n	8002660 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002654:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e0db      	b.n	8002818 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002668:	0e1b      	lsrs	r3, r3, #24
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	2b01      	cmp	r3, #1
 8002670:	d10a      	bne.n	8002688 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800267a:	0a5b      	lsrs	r3, r3, #9
 800267c:	f003 0301 	and.w	r3, r3, #1
 8002680:	2b01      	cmp	r3, #1
 8002682:	d101      	bne.n	8002688 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002684:	2301      	movs	r3, #1
 8002686:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002690:	0a1b      	lsrs	r3, r3, #8
 8002692:	f003 0303 	and.w	r3, r3, #3
 8002696:	69fa      	ldr	r2, [r7, #28]
 8002698:	4413      	add	r3, r2
 800269a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80026a0:	69fa      	ldr	r2, [r7, #28]
 80026a2:	4613      	mov	r3, r2
 80026a4:	00db      	lsls	r3, r3, #3
 80026a6:	4413      	add	r3, r2
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	440b      	add	r3, r1
 80026ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80026ae:	e036      	b.n	800271e <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80026b8:	f003 030f 	and.w	r3, r3, #15
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d107      	bne.n	80026d0 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e0a3      	b.n	8002818 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80026d8:	0e1b      	lsrs	r3, r3, #24
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d10a      	bne.n	80026f8 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80026ea:	0a1b      	lsrs	r3, r3, #8
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d101      	bne.n	80026f8 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80026f4:	2301      	movs	r3, #1
 80026f6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002700:	0a1b      	lsrs	r3, r3, #8
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	69fa      	ldr	r2, [r7, #28]
 8002708:	4413      	add	r3, r2
 800270a:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002710:	69fa      	ldr	r2, [r7, #28]
 8002712:	4613      	mov	r3, r2
 8002714:	00db      	lsls	r3, r3, #3
 8002716:	4413      	add	r3, r2
 8002718:	00db      	lsls	r3, r3, #3
 800271a:	440b      	add	r3, r1
 800271c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800271e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d107      	bne.n	8002742 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8002732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	0c9b      	lsrs	r3, r3, #18
 8002738:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	e005      	b.n	800274e <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8002742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800274e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800275a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002768:	3304      	adds	r3, #4
 800276a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800276c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	b29a      	uxth	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8002776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	0c1b      	lsrs	r3, r3, #16
 800277c:	f003 020f 	and.w	r2, r3, #15
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8002790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800279c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	0e1b      	lsrs	r3, r3, #24
 80027a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80027aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	0fda      	lsrs	r2, r3, #31
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80027b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b6:	3304      	adds	r3, #4
 80027b8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80027ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027bc:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80027be:	2300      	movs	r3, #0
 80027c0:	623b      	str	r3, [r7, #32]
 80027c2:	e00a      	b.n	80027da <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80027c4:	697a      	ldr	r2, [r7, #20]
 80027c6:	6a3b      	ldr	r3, [r7, #32]
 80027c8:	441a      	add	r2, r3
 80027ca:	6839      	ldr	r1, [r7, #0]
 80027cc:	6a3b      	ldr	r3, [r7, #32]
 80027ce:	440b      	add	r3, r1
 80027d0:	7812      	ldrb	r2, [r2, #0]
 80027d2:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80027d4:	6a3b      	ldr	r3, [r7, #32]
 80027d6:	3301      	adds	r3, #1
 80027d8:	623b      	str	r3, [r7, #32]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	4a11      	ldr	r2, [pc, #68]	@ (8002824 <HAL_FDCAN_GetRxMessage+0x20c>)
 80027e0:	5cd3      	ldrb	r3, [r2, r3]
 80027e2:	461a      	mov	r2, r3
 80027e4:	6a3b      	ldr	r3, [r7, #32]
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d3ec      	bcc.n	80027c4 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	2b40      	cmp	r3, #64	@ 0x40
 80027ee:	d105      	bne.n	80027fc <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	69fa      	ldr	r2, [r7, #28]
 80027f6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80027fa:	e004      	b.n	8002806 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	69fa      	ldr	r2, [r7, #28]
 8002802:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8002806:	2300      	movs	r3, #0
 8002808:	e006      	b.n	8002818 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800280e:	f043 0208 	orr.w	r2, r3, #8
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
  }
}
 8002818:	4618      	mov	r0, r3
 800281a:	372c      	adds	r7, #44	@ 0x2c
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr
 8002824:	08007104 	.word	0x08007104

08002828 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8002828:	b480      	push	{r7}
 800282a:	b087      	sub	sp, #28
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800283a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800283c:	7dfb      	ldrb	r3, [r7, #23]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d003      	beq.n	800284a <HAL_FDCAN_ActivateNotification+0x22>
 8002842:	7dfb      	ldrb	r3, [r7, #23]
 8002844:	2b02      	cmp	r3, #2
 8002846:	f040 80c8 	bne.w	80029da <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002850:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	f003 0307 	and.w	r3, r3, #7
 8002858:	2b00      	cmp	r3, #0
 800285a:	d004      	beq.n	8002866 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d03b      	beq.n	80028de <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800286c:	2b00      	cmp	r3, #0
 800286e:	d004      	beq.n	800287a <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d031      	beq.n	80028de <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002880:	2b00      	cmp	r3, #0
 8002882:	d004      	beq.n	800288e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	f003 0304 	and.w	r3, r3, #4
 800288a:	2b00      	cmp	r3, #0
 800288c:	d027      	beq.n	80028de <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002894:	2b00      	cmp	r3, #0
 8002896:	d004      	beq.n	80028a2 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	f003 0308 	and.w	r3, r3, #8
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d01d      	beq.n	80028de <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d004      	beq.n	80028b6 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	f003 0310 	and.w	r3, r3, #16
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d013      	beq.n	80028de <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d004      	beq.n	80028ca <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	f003 0320 	and.w	r3, r3, #32
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d009      	beq.n	80028de <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d00c      	beq.n	80028ee <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d107      	bne.n	80028ee <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f042 0201 	orr.w	r2, r2, #1
 80028ec:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d004      	beq.n	8002902 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d13b      	bne.n	800297a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8002908:	2b00      	cmp	r3, #0
 800290a:	d004      	beq.n	8002916 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d131      	bne.n	800297a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800291c:	2b00      	cmp	r3, #0
 800291e:	d004      	beq.n	800292a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	f003 0304 	and.w	r3, r3, #4
 8002926:	2b00      	cmp	r3, #0
 8002928:	d127      	bne.n	800297a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8002930:	2b00      	cmp	r3, #0
 8002932:	d004      	beq.n	800293e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	f003 0308 	and.w	r3, r3, #8
 800293a:	2b00      	cmp	r3, #0
 800293c:	d11d      	bne.n	800297a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8002944:	2b00      	cmp	r3, #0
 8002946:	d004      	beq.n	8002952 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	f003 0310 	and.w	r3, r3, #16
 800294e:	2b00      	cmp	r3, #0
 8002950:	d113      	bne.n	800297a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8002958:	2b00      	cmp	r3, #0
 800295a:	d004      	beq.n	8002966 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	f003 0320 	and.w	r3, r3, #32
 8002962:	2b00      	cmp	r3, #0
 8002964:	d109      	bne.n	800297a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00c      	beq.n	800298a <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002976:	2b00      	cmp	r3, #0
 8002978:	d007      	beq.n	800298a <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f042 0202 	orr.w	r2, r2, #2
 8002988:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002990:	2b00      	cmp	r3, #0
 8002992:	d009      	beq.n	80029a8 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d009      	beq.n	80029c6 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	430a      	orrs	r2, r1
 80029c2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80029d6:	2300      	movs	r3, #0
 80029d8:	e006      	b.n	80029e8 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029de:	f043 0202 	orr.w	r2, r3, #2
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
  }
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	371c      	adds	r7, #28
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b08c      	sub	sp, #48	@ 0x30
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a02:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8002a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a10:	4013      	ands	r3, r2
 8002a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a1a:	f003 0307 	and.w	r3, r3, #7
 8002a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a28:	4013      	ands	r3, r2
 8002a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a36:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a40:	4013      	ands	r3, r2
 8002a42:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a4a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8002a4e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a56:	6a3a      	ldr	r2, [r7, #32]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a62:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002a66:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a6e:	69fa      	ldr	r2, [r7, #28]
 8002a70:	4013      	ands	r3, r2
 8002a72:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7a:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a82:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00b      	beq.n	8002aa6 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d006      	beq.n	8002aa6 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2240      	movs	r2, #64	@ 0x40
 8002a9e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f000 f916 	bl	8002cd2 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d019      	beq.n	8002ae4 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d014      	beq.n	8002ae4 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002ac2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	4013      	ands	r3, r2
 8002ad0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ada:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8002adc:	6939      	ldr	r1, [r7, #16]
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f8d8 	bl	8002c94 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8002ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d007      	beq.n	8002afa <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002af0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8002af2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f000 f8a2 	bl	8002c3e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8002afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d007      	beq.n	8002b10 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b06:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8002b08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f7fe fb88 	bl	8001220 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8002b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d007      	beq.n	8002b26 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b1c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8002b1e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 f897 	bl	8002c54 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00c      	beq.n	8002b4a <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d007      	beq.n	8002b4a <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b42:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f890 	bl	8002c6a <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d018      	beq.n	8002b86 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d013      	beq.n	8002b86 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002b66:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002b70:	68fa      	ldr	r2, [r7, #12]
 8002b72:	4013      	ands	r3, r2
 8002b74:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2280      	movs	r2, #128	@ 0x80
 8002b7c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8002b7e:	68f9      	ldr	r1, [r7, #12]
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 f87c 	bl	8002c7e <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d00c      	beq.n	8002baa <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d007      	beq.n	8002baa <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ba2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f000 f880 	bl	8002caa <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00c      	beq.n	8002bce <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d007      	beq.n	8002bce <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002bc6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 f878 	bl	8002cbe <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00f      	beq.n	8002bf8 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d00a      	beq.n	8002bf8 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002bea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bf0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d007      	beq.n	8002c0e <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	69fa      	ldr	r2, [r7, #28]
 8002c04:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8002c06:	69f9      	ldr	r1, [r7, #28]
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f000 f876 	bl	8002cfa <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8002c0e:	6a3b      	ldr	r3, [r7, #32]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d009      	beq.n	8002c28 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6a3a      	ldr	r2, [r7, #32]
 8002c1a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002c20:	6a3b      	ldr	r3, [r7, #32]
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d002      	beq.n	8002c36 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f000 f858 	bl	8002ce6 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002c36:	bf00      	nop
 8002c38:	3730      	adds	r7, #48	@ 0x30
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
 8002c46:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
 8002c86:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8002c88:	bf00      	nop
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002caa:	b480      	push	{r7}
 8002cac:	b083      	sub	sp, #12
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr

08002cd2 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b083      	sub	sp, #12
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8002cda:	bf00      	nop
 8002cdc:	370c      	adds	r7, #12
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr

08002ce6 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002ce6:	b480      	push	{r7}
 8002ce8:	b083      	sub	sp, #12
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8002cee:	bf00      	nop
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b083      	sub	sp, #12
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
 8002d02:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002d18:	4b30      	ldr	r3, [pc, #192]	@ (8002ddc <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8002d1a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a2f      	ldr	r2, [pc, #188]	@ (8002de0 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d103      	bne.n	8002d2e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002d2c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a2c      	ldr	r2, [pc, #176]	@ (8002de4 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d103      	bne.n	8002d40 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8002d3e:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	68ba      	ldr	r2, [r7, #8]
 8002d44:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d4e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d56:	041a      	lsls	r2, r3, #16
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d74:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d7c:	061a      	lsls	r2, r3, #24
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	e005      	b.n	8002dc2 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	3304      	adds	r3, #4
 8002dc0:	60fb      	str	r3, [r7, #12]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d3f3      	bcc.n	8002db6 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8002dce:	bf00      	nop
 8002dd0:	bf00      	nop
 8002dd2:	3714      	adds	r7, #20
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr
 8002ddc:	4000a400 	.word	0x4000a400
 8002de0:	40006800 	.word	0x40006800
 8002de4:	40006c00 	.word	0x40006c00

08002de8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b089      	sub	sp, #36	@ 0x24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
 8002df4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d10a      	bne.n	8002e14 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002e06:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	61fb      	str	r3, [r7, #28]
 8002e12:	e00a      	b.n	8002e2a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8002e1c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8002e22:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002e24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002e28:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002e34:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8002e3a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8002e40:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002e50:	683a      	ldr	r2, [r7, #0]
 8002e52:	4613      	mov	r3, r2
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	4413      	add	r3, r2
 8002e58:	00db      	lsls	r3, r3, #3
 8002e5a:	440b      	add	r3, r1
 8002e5c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	3304      	adds	r3, #4
 8002e68:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	3304      	adds	r3, #4
 8002e74:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002e76:	2300      	movs	r3, #0
 8002e78:	617b      	str	r3, [r7, #20]
 8002e7a:	e020      	b.n	8002ebe <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	3303      	adds	r3, #3
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	4413      	add	r3, r2
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	3302      	adds	r3, #2
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	440b      	add	r3, r1
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002e94:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	440b      	add	r3, r1
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002ea2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002ea4:	6879      	ldr	r1, [r7, #4]
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	440a      	add	r2, r1
 8002eaa:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002eac:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	3304      	adds	r3, #4
 8002eb6:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	3304      	adds	r3, #4
 8002ebc:	617b      	str	r3, [r7, #20]
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	4a06      	ldr	r2, [pc, #24]	@ (8002edc <FDCAN_CopyMessageToRAM+0xf4>)
 8002ec4:	5cd3      	ldrb	r3, [r2, r3]
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d3d6      	bcc.n	8002e7c <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8002ece:	bf00      	nop
 8002ed0:	bf00      	nop
 8002ed2:	3724      	adds	r7, #36	@ 0x24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	08007104 	.word	0x08007104

08002ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b087      	sub	sp, #28
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002eee:	e15a      	b.n	80031a6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	2101      	movs	r1, #1
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8002efc:	4013      	ands	r3, r2
 8002efe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 814c 	beq.w	80031a0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 0303 	and.w	r3, r3, #3
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d005      	beq.n	8002f20 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d130      	bne.n	8002f82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	2203      	movs	r2, #3
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	43db      	mvns	r3, r3
 8002f32:	693a      	ldr	r2, [r7, #16]
 8002f34:	4013      	ands	r3, r2
 8002f36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68da      	ldr	r2, [r3, #12]
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f56:	2201      	movs	r2, #1
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	43db      	mvns	r3, r3
 8002f60:	693a      	ldr	r2, [r7, #16]
 8002f62:	4013      	ands	r3, r2
 8002f64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	091b      	lsrs	r3, r3, #4
 8002f6c:	f003 0201 	and.w	r2, r3, #1
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	fa02 f303 	lsl.w	r3, r2, r3
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f003 0303 	and.w	r3, r3, #3
 8002f8a:	2b03      	cmp	r3, #3
 8002f8c:	d017      	beq.n	8002fbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	2203      	movs	r2, #3
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	43db      	mvns	r3, r3
 8002fa0:	693a      	ldr	r2, [r7, #16]
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	689a      	ldr	r2, [r3, #8]
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	693a      	ldr	r2, [r7, #16]
 8002fbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d123      	bne.n	8003012 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	08da      	lsrs	r2, r3, #3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	3208      	adds	r2, #8
 8002fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	f003 0307 	and.w	r3, r3, #7
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	220f      	movs	r2, #15
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	4013      	ands	r3, r2
 8002fec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	691a      	ldr	r2, [r3, #16]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	f003 0307 	and.w	r3, r3, #7
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	4313      	orrs	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	08da      	lsrs	r2, r3, #3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	3208      	adds	r2, #8
 800300c:	6939      	ldr	r1, [r7, #16]
 800300e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	2203      	movs	r2, #3
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43db      	mvns	r3, r3
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	4013      	ands	r3, r2
 8003028:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f003 0203 	and.w	r2, r3, #3
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	4313      	orrs	r3, r2
 800303e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	693a      	ldr	r2, [r7, #16]
 8003044:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800304e:	2b00      	cmp	r3, #0
 8003050:	f000 80a6 	beq.w	80031a0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003054:	4b5b      	ldr	r3, [pc, #364]	@ (80031c4 <HAL_GPIO_Init+0x2e4>)
 8003056:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003058:	4a5a      	ldr	r2, [pc, #360]	@ (80031c4 <HAL_GPIO_Init+0x2e4>)
 800305a:	f043 0301 	orr.w	r3, r3, #1
 800305e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003060:	4b58      	ldr	r3, [pc, #352]	@ (80031c4 <HAL_GPIO_Init+0x2e4>)
 8003062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003064:	f003 0301 	and.w	r3, r3, #1
 8003068:	60bb      	str	r3, [r7, #8]
 800306a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800306c:	4a56      	ldr	r2, [pc, #344]	@ (80031c8 <HAL_GPIO_Init+0x2e8>)
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	089b      	lsrs	r3, r3, #2
 8003072:	3302      	adds	r3, #2
 8003074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003078:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	f003 0303 	and.w	r3, r3, #3
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	220f      	movs	r2, #15
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	43db      	mvns	r3, r3
 800308a:	693a      	ldr	r2, [r7, #16]
 800308c:	4013      	ands	r3, r2
 800308e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003096:	d01f      	beq.n	80030d8 <HAL_GPIO_Init+0x1f8>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	4a4c      	ldr	r2, [pc, #304]	@ (80031cc <HAL_GPIO_Init+0x2ec>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d019      	beq.n	80030d4 <HAL_GPIO_Init+0x1f4>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4a4b      	ldr	r2, [pc, #300]	@ (80031d0 <HAL_GPIO_Init+0x2f0>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d013      	beq.n	80030d0 <HAL_GPIO_Init+0x1f0>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a4a      	ldr	r2, [pc, #296]	@ (80031d4 <HAL_GPIO_Init+0x2f4>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d00d      	beq.n	80030cc <HAL_GPIO_Init+0x1ec>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a49      	ldr	r2, [pc, #292]	@ (80031d8 <HAL_GPIO_Init+0x2f8>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d007      	beq.n	80030c8 <HAL_GPIO_Init+0x1e8>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a48      	ldr	r2, [pc, #288]	@ (80031dc <HAL_GPIO_Init+0x2fc>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d101      	bne.n	80030c4 <HAL_GPIO_Init+0x1e4>
 80030c0:	2305      	movs	r3, #5
 80030c2:	e00a      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030c4:	2306      	movs	r3, #6
 80030c6:	e008      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030c8:	2304      	movs	r3, #4
 80030ca:	e006      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030cc:	2303      	movs	r3, #3
 80030ce:	e004      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030d0:	2302      	movs	r3, #2
 80030d2:	e002      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030d4:	2301      	movs	r3, #1
 80030d6:	e000      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030d8:	2300      	movs	r3, #0
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	f002 0203 	and.w	r2, r2, #3
 80030e0:	0092      	lsls	r2, r2, #2
 80030e2:	4093      	lsls	r3, r2
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030ea:	4937      	ldr	r1, [pc, #220]	@ (80031c8 <HAL_GPIO_Init+0x2e8>)
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	089b      	lsrs	r3, r3, #2
 80030f0:	3302      	adds	r3, #2
 80030f2:	693a      	ldr	r2, [r7, #16]
 80030f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030f8:	4b39      	ldr	r3, [pc, #228]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	43db      	mvns	r3, r3
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	4013      	ands	r3, r2
 8003106:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d003      	beq.n	800311c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	4313      	orrs	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800311c:	4a30      	ldr	r2, [pc, #192]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003122:	4b2f      	ldr	r3, [pc, #188]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	43db      	mvns	r3, r3
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	4013      	ands	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4313      	orrs	r3, r2
 8003144:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003146:	4a26      	ldr	r2, [pc, #152]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800314c:	4b24      	ldr	r3, [pc, #144]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	43db      	mvns	r3, r3
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4013      	ands	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003164:	2b00      	cmp	r3, #0
 8003166:	d003      	beq.n	8003170 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	4313      	orrs	r3, r2
 800316e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003170:	4a1b      	ldr	r2, [pc, #108]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003176:	4b1a      	ldr	r3, [pc, #104]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	43db      	mvns	r3, r3
 8003180:	693a      	ldr	r2, [r7, #16]
 8003182:	4013      	ands	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d003      	beq.n	800319a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	4313      	orrs	r3, r2
 8003198:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800319a:	4a11      	ldr	r2, [pc, #68]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	3301      	adds	r3, #1
 80031a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	fa22 f303 	lsr.w	r3, r2, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f47f ae9d 	bne.w	8002ef0 <HAL_GPIO_Init+0x10>
  }
}
 80031b6:	bf00      	nop
 80031b8:	bf00      	nop
 80031ba:	371c      	adds	r7, #28
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	40021000 	.word	0x40021000
 80031c8:	40010000 	.word	0x40010000
 80031cc:	48000400 	.word	0x48000400
 80031d0:	48000800 	.word	0x48000800
 80031d4:	48000c00 	.word	0x48000c00
 80031d8:	48001000 	.word	0x48001000
 80031dc:	48001400 	.word	0x48001400
 80031e0:	40010400 	.word	0x40010400

080031e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d141      	bne.n	8003276 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031f2:	4b4b      	ldr	r3, [pc, #300]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031fe:	d131      	bne.n	8003264 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003200:	4b47      	ldr	r3, [pc, #284]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003202:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003206:	4a46      	ldr	r2, [pc, #280]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800320c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003210:	4b43      	ldr	r3, [pc, #268]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003218:	4a41      	ldr	r2, [pc, #260]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800321a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800321e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003220:	4b40      	ldr	r3, [pc, #256]	@ (8003324 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2232      	movs	r2, #50	@ 0x32
 8003226:	fb02 f303 	mul.w	r3, r2, r3
 800322a:	4a3f      	ldr	r2, [pc, #252]	@ (8003328 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800322c:	fba2 2303 	umull	r2, r3, r2, r3
 8003230:	0c9b      	lsrs	r3, r3, #18
 8003232:	3301      	adds	r3, #1
 8003234:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003236:	e002      	b.n	800323e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	3b01      	subs	r3, #1
 800323c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800323e:	4b38      	ldr	r3, [pc, #224]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800324a:	d102      	bne.n	8003252 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1f2      	bne.n	8003238 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003252:	4b33      	ldr	r3, [pc, #204]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800325a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800325e:	d158      	bne.n	8003312 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e057      	b.n	8003314 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003264:	4b2e      	ldr	r3, [pc, #184]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003266:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800326a:	4a2d      	ldr	r2, [pc, #180]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800326c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003270:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003274:	e04d      	b.n	8003312 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800327c:	d141      	bne.n	8003302 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800327e:	4b28      	ldr	r3, [pc, #160]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003286:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800328a:	d131      	bne.n	80032f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800328c:	4b24      	ldr	r3, [pc, #144]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800328e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003292:	4a23      	ldr	r2, [pc, #140]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003294:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003298:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800329c:	4b20      	ldr	r3, [pc, #128]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80032a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80032ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003324 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2232      	movs	r2, #50	@ 0x32
 80032b2:	fb02 f303 	mul.w	r3, r2, r3
 80032b6:	4a1c      	ldr	r2, [pc, #112]	@ (8003328 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80032b8:	fba2 2303 	umull	r2, r3, r2, r3
 80032bc:	0c9b      	lsrs	r3, r3, #18
 80032be:	3301      	adds	r3, #1
 80032c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032c2:	e002      	b.n	80032ca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	3b01      	subs	r3, #1
 80032c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032ca:	4b15      	ldr	r3, [pc, #84]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032d6:	d102      	bne.n	80032de <HAL_PWREx_ControlVoltageScaling+0xfa>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f2      	bne.n	80032c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80032de:	4b10      	ldr	r3, [pc, #64]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032ea:	d112      	bne.n	8003312 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e011      	b.n	8003314 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003300:	e007      	b.n	8003312 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003302:	4b07      	ldr	r3, [pc, #28]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800330a:	4a05      	ldr	r2, [pc, #20]	@ (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800330c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003310:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	4618      	mov	r0, r3
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	40007000 	.word	0x40007000
 8003324:	20000098 	.word	0x20000098
 8003328:	431bde83 	.word	0x431bde83

0800332c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003330:	4b05      	ldr	r3, [pc, #20]	@ (8003348 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	4a04      	ldr	r2, [pc, #16]	@ (8003348 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003336:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800333a:	6093      	str	r3, [r2, #8]
}
 800333c:	bf00      	nop
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	40007000 	.word	0x40007000

0800334c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b088      	sub	sp, #32
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e2fe      	b.n	800395c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	2b00      	cmp	r3, #0
 8003368:	d075      	beq.n	8003456 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800336a:	4b97      	ldr	r3, [pc, #604]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 030c 	and.w	r3, r3, #12
 8003372:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003374:	4b94      	ldr	r3, [pc, #592]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	f003 0303 	and.w	r3, r3, #3
 800337c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	2b0c      	cmp	r3, #12
 8003382:	d102      	bne.n	800338a <HAL_RCC_OscConfig+0x3e>
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	2b03      	cmp	r3, #3
 8003388:	d002      	beq.n	8003390 <HAL_RCC_OscConfig+0x44>
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	2b08      	cmp	r3, #8
 800338e:	d10b      	bne.n	80033a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003390:	4b8d      	ldr	r3, [pc, #564]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d05b      	beq.n	8003454 <HAL_RCC_OscConfig+0x108>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d157      	bne.n	8003454 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e2d9      	b.n	800395c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033b0:	d106      	bne.n	80033c0 <HAL_RCC_OscConfig+0x74>
 80033b2:	4b85      	ldr	r3, [pc, #532]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a84      	ldr	r2, [pc, #528]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033bc:	6013      	str	r3, [r2, #0]
 80033be:	e01d      	b.n	80033fc <HAL_RCC_OscConfig+0xb0>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033c8:	d10c      	bne.n	80033e4 <HAL_RCC_OscConfig+0x98>
 80033ca:	4b7f      	ldr	r3, [pc, #508]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a7e      	ldr	r2, [pc, #504]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033d4:	6013      	str	r3, [r2, #0]
 80033d6:	4b7c      	ldr	r3, [pc, #496]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a7b      	ldr	r2, [pc, #492]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033e0:	6013      	str	r3, [r2, #0]
 80033e2:	e00b      	b.n	80033fc <HAL_RCC_OscConfig+0xb0>
 80033e4:	4b78      	ldr	r3, [pc, #480]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a77      	ldr	r2, [pc, #476]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033ee:	6013      	str	r3, [r2, #0]
 80033f0:	4b75      	ldr	r3, [pc, #468]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a74      	ldr	r2, [pc, #464]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d013      	beq.n	800342c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003404:	f7fe fcb8 	bl	8001d78 <HAL_GetTick>
 8003408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800340a:	e008      	b.n	800341e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800340c:	f7fe fcb4 	bl	8001d78 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	2b64      	cmp	r3, #100	@ 0x64
 8003418:	d901      	bls.n	800341e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e29e      	b.n	800395c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800341e:	4b6a      	ldr	r3, [pc, #424]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d0f0      	beq.n	800340c <HAL_RCC_OscConfig+0xc0>
 800342a:	e014      	b.n	8003456 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342c:	f7fe fca4 	bl	8001d78 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003434:	f7fe fca0 	bl	8001d78 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b64      	cmp	r3, #100	@ 0x64
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e28a      	b.n	800395c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003446:	4b60      	ldr	r3, [pc, #384]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1f0      	bne.n	8003434 <HAL_RCC_OscConfig+0xe8>
 8003452:	e000      	b.n	8003456 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d075      	beq.n	800354e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003462:	4b59      	ldr	r3, [pc, #356]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f003 030c 	and.w	r3, r3, #12
 800346a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800346c:	4b56      	ldr	r3, [pc, #344]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	f003 0303 	and.w	r3, r3, #3
 8003474:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	2b0c      	cmp	r3, #12
 800347a:	d102      	bne.n	8003482 <HAL_RCC_OscConfig+0x136>
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2b02      	cmp	r3, #2
 8003480:	d002      	beq.n	8003488 <HAL_RCC_OscConfig+0x13c>
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	2b04      	cmp	r3, #4
 8003486:	d11f      	bne.n	80034c8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003488:	4b4f      	ldr	r3, [pc, #316]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003490:	2b00      	cmp	r3, #0
 8003492:	d005      	beq.n	80034a0 <HAL_RCC_OscConfig+0x154>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d101      	bne.n	80034a0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e25d      	b.n	800395c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a0:	4b49      	ldr	r3, [pc, #292]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	061b      	lsls	r3, r3, #24
 80034ae:	4946      	ldr	r1, [pc, #280]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80034b4:	4b45      	ldr	r3, [pc, #276]	@ (80035cc <HAL_RCC_OscConfig+0x280>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7fe fc11 	bl	8001ce0 <HAL_InitTick>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d043      	beq.n	800354c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e249      	b.n	800395c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d023      	beq.n	8003518 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034d0:	4b3d      	ldr	r3, [pc, #244]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a3c      	ldr	r2, [pc, #240]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80034d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034dc:	f7fe fc4c 	bl	8001d78 <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034e2:	e008      	b.n	80034f6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034e4:	f7fe fc48 	bl	8001d78 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e232      	b.n	800395c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034f6:	4b34      	ldr	r3, [pc, #208]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d0f0      	beq.n	80034e4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003502:	4b31      	ldr	r3, [pc, #196]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	061b      	lsls	r3, r3, #24
 8003510:	492d      	ldr	r1, [pc, #180]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003512:	4313      	orrs	r3, r2
 8003514:	604b      	str	r3, [r1, #4]
 8003516:	e01a      	b.n	800354e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003518:	4b2b      	ldr	r3, [pc, #172]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a2a      	ldr	r2, [pc, #168]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800351e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003522:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003524:	f7fe fc28 	bl	8001d78 <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800352c:	f7fe fc24 	bl	8001d78 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e20e      	b.n	800395c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800353e:	4b22      	ldr	r3, [pc, #136]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f0      	bne.n	800352c <HAL_RCC_OscConfig+0x1e0>
 800354a:	e000      	b.n	800354e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800354c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0308 	and.w	r3, r3, #8
 8003556:	2b00      	cmp	r3, #0
 8003558:	d041      	beq.n	80035de <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d01c      	beq.n	800359c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003562:	4b19      	ldr	r3, [pc, #100]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003564:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003568:	4a17      	ldr	r2, [pc, #92]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800356a:	f043 0301 	orr.w	r3, r3, #1
 800356e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003572:	f7fe fc01 	bl	8001d78 <HAL_GetTick>
 8003576:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003578:	e008      	b.n	800358c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800357a:	f7fe fbfd 	bl	8001d78 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d901      	bls.n	800358c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e1e7      	b.n	800395c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800358c:	4b0e      	ldr	r3, [pc, #56]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800358e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0ef      	beq.n	800357a <HAL_RCC_OscConfig+0x22e>
 800359a:	e020      	b.n	80035de <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800359c:	4b0a      	ldr	r3, [pc, #40]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800359e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035a2:	4a09      	ldr	r2, [pc, #36]	@ (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80035a4:	f023 0301 	bic.w	r3, r3, #1
 80035a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ac:	f7fe fbe4 	bl	8001d78 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035b2:	e00d      	b.n	80035d0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b4:	f7fe fbe0 	bl	8001d78 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d906      	bls.n	80035d0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e1ca      	b.n	800395c <HAL_RCC_OscConfig+0x610>
 80035c6:	bf00      	nop
 80035c8:	40021000 	.word	0x40021000
 80035cc:	2000009c 	.word	0x2000009c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035d0:	4b8c      	ldr	r3, [pc, #560]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80035d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1ea      	bne.n	80035b4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0304 	and.w	r3, r3, #4
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	f000 80a6 	beq.w	8003738 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ec:	2300      	movs	r3, #0
 80035ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80035f0:	4b84      	ldr	r3, [pc, #528]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80035f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d101      	bne.n	8003600 <HAL_RCC_OscConfig+0x2b4>
 80035fc:	2301      	movs	r3, #1
 80035fe:	e000      	b.n	8003602 <HAL_RCC_OscConfig+0x2b6>
 8003600:	2300      	movs	r3, #0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00d      	beq.n	8003622 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003606:	4b7f      	ldr	r3, [pc, #508]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800360a:	4a7e      	ldr	r2, [pc, #504]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800360c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003610:	6593      	str	r3, [r2, #88]	@ 0x58
 8003612:	4b7c      	ldr	r3, [pc, #496]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800361a:	60fb      	str	r3, [r7, #12]
 800361c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800361e:	2301      	movs	r3, #1
 8003620:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003622:	4b79      	ldr	r3, [pc, #484]	@ (8003808 <HAL_RCC_OscConfig+0x4bc>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800362a:	2b00      	cmp	r3, #0
 800362c:	d118      	bne.n	8003660 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800362e:	4b76      	ldr	r3, [pc, #472]	@ (8003808 <HAL_RCC_OscConfig+0x4bc>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a75      	ldr	r2, [pc, #468]	@ (8003808 <HAL_RCC_OscConfig+0x4bc>)
 8003634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003638:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800363a:	f7fe fb9d 	bl	8001d78 <HAL_GetTick>
 800363e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003640:	e008      	b.n	8003654 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003642:	f7fe fb99 	bl	8001d78 <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b02      	cmp	r3, #2
 800364e:	d901      	bls.n	8003654 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e183      	b.n	800395c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003654:	4b6c      	ldr	r3, [pc, #432]	@ (8003808 <HAL_RCC_OscConfig+0x4bc>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365c:	2b00      	cmp	r3, #0
 800365e:	d0f0      	beq.n	8003642 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d108      	bne.n	800367a <HAL_RCC_OscConfig+0x32e>
 8003668:	4b66      	ldr	r3, [pc, #408]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366e:	4a65      	ldr	r2, [pc, #404]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003670:	f043 0301 	orr.w	r3, r3, #1
 8003674:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003678:	e024      	b.n	80036c4 <HAL_RCC_OscConfig+0x378>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	2b05      	cmp	r3, #5
 8003680:	d110      	bne.n	80036a4 <HAL_RCC_OscConfig+0x358>
 8003682:	4b60      	ldr	r3, [pc, #384]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003688:	4a5e      	ldr	r2, [pc, #376]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800368a:	f043 0304 	orr.w	r3, r3, #4
 800368e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003692:	4b5c      	ldr	r3, [pc, #368]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003698:	4a5a      	ldr	r2, [pc, #360]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800369a:	f043 0301 	orr.w	r3, r3, #1
 800369e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036a2:	e00f      	b.n	80036c4 <HAL_RCC_OscConfig+0x378>
 80036a4:	4b57      	ldr	r3, [pc, #348]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80036a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036aa:	4a56      	ldr	r2, [pc, #344]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80036ac:	f023 0301 	bic.w	r3, r3, #1
 80036b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036b4:	4b53      	ldr	r3, [pc, #332]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80036b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ba:	4a52      	ldr	r2, [pc, #328]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80036bc:	f023 0304 	bic.w	r3, r3, #4
 80036c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d016      	beq.n	80036fa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036cc:	f7fe fb54 	bl	8001d78 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036d2:	e00a      	b.n	80036ea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036d4:	f7fe fb50 	bl	8001d78 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e138      	b.n	800395c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036ea:	4b46      	ldr	r3, [pc, #280]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80036ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0ed      	beq.n	80036d4 <HAL_RCC_OscConfig+0x388>
 80036f8:	e015      	b.n	8003726 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036fa:	f7fe fb3d 	bl	8001d78 <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003700:	e00a      	b.n	8003718 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003702:	f7fe fb39 	bl	8001d78 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003710:	4293      	cmp	r3, r2
 8003712:	d901      	bls.n	8003718 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e121      	b.n	800395c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003718:	4b3a      	ldr	r3, [pc, #232]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800371a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1ed      	bne.n	8003702 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003726:	7ffb      	ldrb	r3, [r7, #31]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d105      	bne.n	8003738 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800372c:	4b35      	ldr	r3, [pc, #212]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800372e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003730:	4a34      	ldr	r2, [pc, #208]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003732:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003736:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0320 	and.w	r3, r3, #32
 8003740:	2b00      	cmp	r3, #0
 8003742:	d03c      	beq.n	80037be <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01c      	beq.n	8003786 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800374c:	4b2d      	ldr	r3, [pc, #180]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800374e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003752:	4a2c      	ldr	r2, [pc, #176]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003754:	f043 0301 	orr.w	r3, r3, #1
 8003758:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800375c:	f7fe fb0c 	bl	8001d78 <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003762:	e008      	b.n	8003776 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003764:	f7fe fb08 	bl	8001d78 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e0f2      	b.n	800395c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003776:	4b23      	ldr	r3, [pc, #140]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003778:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800377c:	f003 0302 	and.w	r3, r3, #2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d0ef      	beq.n	8003764 <HAL_RCC_OscConfig+0x418>
 8003784:	e01b      	b.n	80037be <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003786:	4b1f      	ldr	r3, [pc, #124]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003788:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800378c:	4a1d      	ldr	r2, [pc, #116]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800378e:	f023 0301 	bic.w	r3, r3, #1
 8003792:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003796:	f7fe faef 	bl	8001d78 <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800379c:	e008      	b.n	80037b0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800379e:	f7fe faeb 	bl	8001d78 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d901      	bls.n	80037b0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e0d5      	b.n	800395c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037b0:	4b14      	ldr	r3, [pc, #80]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80037b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1ef      	bne.n	800379e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f000 80c9 	beq.w	800395a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f003 030c 	and.w	r3, r3, #12
 80037d0:	2b0c      	cmp	r3, #12
 80037d2:	f000 8083 	beq.w	80038dc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d15e      	bne.n	800389c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037de:	4b09      	ldr	r3, [pc, #36]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a08      	ldr	r2, [pc, #32]	@ (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80037e4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ea:	f7fe fac5 	bl	8001d78 <HAL_GetTick>
 80037ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037f0:	e00c      	b.n	800380c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037f2:	f7fe fac1 	bl	8001d78 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d905      	bls.n	800380c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e0ab      	b.n	800395c <HAL_RCC_OscConfig+0x610>
 8003804:	40021000 	.word	0x40021000
 8003808:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800380c:	4b55      	ldr	r3, [pc, #340]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d1ec      	bne.n	80037f2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003818:	4b52      	ldr	r3, [pc, #328]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 800381a:	68da      	ldr	r2, [r3, #12]
 800381c:	4b52      	ldr	r3, [pc, #328]	@ (8003968 <HAL_RCC_OscConfig+0x61c>)
 800381e:	4013      	ands	r3, r2
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	6a11      	ldr	r1, [r2, #32]
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003828:	3a01      	subs	r2, #1
 800382a:	0112      	lsls	r2, r2, #4
 800382c:	4311      	orrs	r1, r2
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003832:	0212      	lsls	r2, r2, #8
 8003834:	4311      	orrs	r1, r2
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800383a:	0852      	lsrs	r2, r2, #1
 800383c:	3a01      	subs	r2, #1
 800383e:	0552      	lsls	r2, r2, #21
 8003840:	4311      	orrs	r1, r2
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003846:	0852      	lsrs	r2, r2, #1
 8003848:	3a01      	subs	r2, #1
 800384a:	0652      	lsls	r2, r2, #25
 800384c:	4311      	orrs	r1, r2
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003852:	06d2      	lsls	r2, r2, #27
 8003854:	430a      	orrs	r2, r1
 8003856:	4943      	ldr	r1, [pc, #268]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 8003858:	4313      	orrs	r3, r2
 800385a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800385c:	4b41      	ldr	r3, [pc, #260]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a40      	ldr	r2, [pc, #256]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 8003862:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003866:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003868:	4b3e      	ldr	r3, [pc, #248]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	4a3d      	ldr	r2, [pc, #244]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 800386e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003872:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003874:	f7fe fa80 	bl	8001d78 <HAL_GetTick>
 8003878:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800387a:	e008      	b.n	800388e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800387c:	f7fe fa7c 	bl	8001d78 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b02      	cmp	r3, #2
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e066      	b.n	800395c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800388e:	4b35      	ldr	r3, [pc, #212]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0f0      	beq.n	800387c <HAL_RCC_OscConfig+0x530>
 800389a:	e05e      	b.n	800395a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800389c:	4b31      	ldr	r3, [pc, #196]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a30      	ldr	r2, [pc, #192]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 80038a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a8:	f7fe fa66 	bl	8001d78 <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b0:	f7fe fa62 	bl	8001d78 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e04c      	b.n	800395c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038c2:	4b28      	ldr	r3, [pc, #160]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1f0      	bne.n	80038b0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80038ce:	4b25      	ldr	r3, [pc, #148]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 80038d0:	68da      	ldr	r2, [r3, #12]
 80038d2:	4924      	ldr	r1, [pc, #144]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 80038d4:	4b25      	ldr	r3, [pc, #148]	@ (800396c <HAL_RCC_OscConfig+0x620>)
 80038d6:	4013      	ands	r3, r2
 80038d8:	60cb      	str	r3, [r1, #12]
 80038da:	e03e      	b.n	800395a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	69db      	ldr	r3, [r3, #28]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d101      	bne.n	80038e8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e039      	b.n	800395c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80038e8:	4b1e      	ldr	r3, [pc, #120]	@ (8003964 <HAL_RCC_OscConfig+0x618>)
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	f003 0203 	and.w	r2, r3, #3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a1b      	ldr	r3, [r3, #32]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d12c      	bne.n	8003956 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003906:	3b01      	subs	r3, #1
 8003908:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800390a:	429a      	cmp	r2, r3
 800390c:	d123      	bne.n	8003956 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003918:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800391a:	429a      	cmp	r2, r3
 800391c:	d11b      	bne.n	8003956 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003928:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800392a:	429a      	cmp	r2, r3
 800392c:	d113      	bne.n	8003956 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003938:	085b      	lsrs	r3, r3, #1
 800393a:	3b01      	subs	r3, #1
 800393c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800393e:	429a      	cmp	r2, r3
 8003940:	d109      	bne.n	8003956 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800394c:	085b      	lsrs	r3, r3, #1
 800394e:	3b01      	subs	r3, #1
 8003950:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003952:	429a      	cmp	r2, r3
 8003954:	d001      	beq.n	800395a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e000      	b.n	800395c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	4618      	mov	r0, r3
 800395e:	3720      	adds	r7, #32
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40021000 	.word	0x40021000
 8003968:	019f800c 	.word	0x019f800c
 800396c:	feeefffc 	.word	0xfeeefffc

08003970 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b086      	sub	sp, #24
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800397a:	2300      	movs	r3, #0
 800397c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d101      	bne.n	8003988 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e11e      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003988:	4b91      	ldr	r3, [pc, #580]	@ (8003bd0 <HAL_RCC_ClockConfig+0x260>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 030f 	and.w	r3, r3, #15
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	429a      	cmp	r2, r3
 8003994:	d910      	bls.n	80039b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003996:	4b8e      	ldr	r3, [pc, #568]	@ (8003bd0 <HAL_RCC_ClockConfig+0x260>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f023 020f 	bic.w	r2, r3, #15
 800399e:	498c      	ldr	r1, [pc, #560]	@ (8003bd0 <HAL_RCC_ClockConfig+0x260>)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039a6:	4b8a      	ldr	r3, [pc, #552]	@ (8003bd0 <HAL_RCC_ClockConfig+0x260>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 030f 	and.w	r3, r3, #15
 80039ae:	683a      	ldr	r2, [r7, #0]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d001      	beq.n	80039b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e106      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d073      	beq.n	8003aac <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	2b03      	cmp	r3, #3
 80039ca:	d129      	bne.n	8003a20 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039cc:	4b81      	ldr	r3, [pc, #516]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d101      	bne.n	80039dc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e0f4      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80039dc:	f000 f99e 	bl	8003d1c <RCC_GetSysClockFreqFromPLLSource>
 80039e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	4a7c      	ldr	r2, [pc, #496]	@ (8003bd8 <HAL_RCC_ClockConfig+0x268>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d93f      	bls.n	8003a6a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80039ea:	4b7a      	ldr	r3, [pc, #488]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d009      	beq.n	8003a0a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d033      	beq.n	8003a6a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d12f      	bne.n	8003a6a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a0a:	4b72      	ldr	r3, [pc, #456]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a12:	4a70      	ldr	r2, [pc, #448]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003a14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a18:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003a1a:	2380      	movs	r3, #128	@ 0x80
 8003a1c:	617b      	str	r3, [r7, #20]
 8003a1e:	e024      	b.n	8003a6a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d107      	bne.n	8003a38 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a28:	4b6a      	ldr	r3, [pc, #424]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d109      	bne.n	8003a48 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e0c6      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a38:	4b66      	ldr	r3, [pc, #408]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e0be      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003a48:	f000 f8ce 	bl	8003be8 <HAL_RCC_GetSysClockFreq>
 8003a4c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	4a61      	ldr	r2, [pc, #388]	@ (8003bd8 <HAL_RCC_ClockConfig+0x268>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d909      	bls.n	8003a6a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a56:	4b5f      	ldr	r3, [pc, #380]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a5e:	4a5d      	ldr	r2, [pc, #372]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003a60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a64:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003a66:	2380      	movs	r3, #128	@ 0x80
 8003a68:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a6a:	4b5a      	ldr	r3, [pc, #360]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f023 0203 	bic.w	r2, r3, #3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	4957      	ldr	r1, [pc, #348]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a7c:	f7fe f97c 	bl	8001d78 <HAL_GetTick>
 8003a80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a82:	e00a      	b.n	8003a9a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a84:	f7fe f978 	bl	8001d78 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e095      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a9a:	4b4e      	ldr	r3, [pc, #312]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 020c 	and.w	r2, r3, #12
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d1eb      	bne.n	8003a84 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d023      	beq.n	8003b00 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d005      	beq.n	8003ad0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ac4:	4b43      	ldr	r3, [pc, #268]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	4a42      	ldr	r2, [pc, #264]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003aca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003ace:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0308 	and.w	r3, r3, #8
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d007      	beq.n	8003aec <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003adc:	4b3d      	ldr	r3, [pc, #244]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003ae4:	4a3b      	ldr	r2, [pc, #236]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003ae6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003aea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003aec:	4b39      	ldr	r3, [pc, #228]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	4936      	ldr	r1, [pc, #216]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	608b      	str	r3, [r1, #8]
 8003afe:	e008      	b.n	8003b12 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	2b80      	cmp	r3, #128	@ 0x80
 8003b04:	d105      	bne.n	8003b12 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003b06:	4b33      	ldr	r3, [pc, #204]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	4a32      	ldr	r2, [pc, #200]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003b0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b10:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b12:	4b2f      	ldr	r3, [pc, #188]	@ (8003bd0 <HAL_RCC_ClockConfig+0x260>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 030f 	and.w	r3, r3, #15
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d21d      	bcs.n	8003b5c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b20:	4b2b      	ldr	r3, [pc, #172]	@ (8003bd0 <HAL_RCC_ClockConfig+0x260>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f023 020f 	bic.w	r2, r3, #15
 8003b28:	4929      	ldr	r1, [pc, #164]	@ (8003bd0 <HAL_RCC_ClockConfig+0x260>)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003b30:	f7fe f922 	bl	8001d78 <HAL_GetTick>
 8003b34:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b36:	e00a      	b.n	8003b4e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b38:	f7fe f91e 	bl	8001d78 <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e03b      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b4e:	4b20      	ldr	r3, [pc, #128]	@ (8003bd0 <HAL_RCC_ClockConfig+0x260>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 030f 	and.w	r3, r3, #15
 8003b56:	683a      	ldr	r2, [r7, #0]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d1ed      	bne.n	8003b38 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0304 	and.w	r3, r3, #4
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d008      	beq.n	8003b7a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b68:	4b1a      	ldr	r3, [pc, #104]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	4917      	ldr	r1, [pc, #92]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0308 	and.w	r3, r3, #8
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d009      	beq.n	8003b9a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b86:	4b13      	ldr	r3, [pc, #76]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	490f      	ldr	r1, [pc, #60]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b9a:	f000 f825 	bl	8003be8 <HAL_RCC_GetSysClockFreq>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd4 <HAL_RCC_ClockConfig+0x264>)
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	091b      	lsrs	r3, r3, #4
 8003ba6:	f003 030f 	and.w	r3, r3, #15
 8003baa:	490c      	ldr	r1, [pc, #48]	@ (8003bdc <HAL_RCC_ClockConfig+0x26c>)
 8003bac:	5ccb      	ldrb	r3, [r1, r3]
 8003bae:	f003 031f 	and.w	r3, r3, #31
 8003bb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8003be0 <HAL_RCC_ClockConfig+0x270>)
 8003bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003bba:	4b0a      	ldr	r3, [pc, #40]	@ (8003be4 <HAL_RCC_ClockConfig+0x274>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fe f88e 	bl	8001ce0 <HAL_InitTick>
 8003bc4:	4603      	mov	r3, r0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3718      	adds	r7, #24
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40022000 	.word	0x40022000
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	04c4b400 	.word	0x04c4b400
 8003bdc:	080070ec 	.word	0x080070ec
 8003be0:	20000098 	.word	0x20000098
 8003be4:	2000009c 	.word	0x2000009c

08003be8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b087      	sub	sp, #28
 8003bec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003bee:	4b2c      	ldr	r3, [pc, #176]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f003 030c 	and.w	r3, r3, #12
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	d102      	bne.n	8003c00 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003bfa:	4b2a      	ldr	r3, [pc, #168]	@ (8003ca4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003bfc:	613b      	str	r3, [r7, #16]
 8003bfe:	e047      	b.n	8003c90 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003c00:	4b27      	ldr	r3, [pc, #156]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f003 030c 	and.w	r3, r3, #12
 8003c08:	2b08      	cmp	r3, #8
 8003c0a:	d102      	bne.n	8003c12 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c0c:	4b26      	ldr	r3, [pc, #152]	@ (8003ca8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c0e:	613b      	str	r3, [r7, #16]
 8003c10:	e03e      	b.n	8003c90 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003c12:	4b23      	ldr	r3, [pc, #140]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 030c 	and.w	r3, r3, #12
 8003c1a:	2b0c      	cmp	r3, #12
 8003c1c:	d136      	bne.n	8003c8c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c1e:	4b20      	ldr	r3, [pc, #128]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	f003 0303 	and.w	r3, r3, #3
 8003c26:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c28:	4b1d      	ldr	r3, [pc, #116]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	091b      	lsrs	r3, r3, #4
 8003c2e:	f003 030f 	and.w	r3, r3, #15
 8003c32:	3301      	adds	r3, #1
 8003c34:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2b03      	cmp	r3, #3
 8003c3a:	d10c      	bne.n	8003c56 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c3c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ca8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c44:	4a16      	ldr	r2, [pc, #88]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c46:	68d2      	ldr	r2, [r2, #12]
 8003c48:	0a12      	lsrs	r2, r2, #8
 8003c4a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c4e:	fb02 f303 	mul.w	r3, r2, r3
 8003c52:	617b      	str	r3, [r7, #20]
      break;
 8003c54:	e00c      	b.n	8003c70 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c56:	4a13      	ldr	r2, [pc, #76]	@ (8003ca4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5e:	4a10      	ldr	r2, [pc, #64]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c60:	68d2      	ldr	r2, [r2, #12]
 8003c62:	0a12      	lsrs	r2, r2, #8
 8003c64:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c68:	fb02 f303 	mul.w	r3, r2, r3
 8003c6c:	617b      	str	r3, [r7, #20]
      break;
 8003c6e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c70:	4b0b      	ldr	r3, [pc, #44]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	0e5b      	lsrs	r3, r3, #25
 8003c76:	f003 0303 	and.w	r3, r3, #3
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003c80:	697a      	ldr	r2, [r7, #20]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c88:	613b      	str	r3, [r7, #16]
 8003c8a:	e001      	b.n	8003c90 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003c90:	693b      	ldr	r3, [r7, #16]
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	371c      	adds	r7, #28
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	40021000 	.word	0x40021000
 8003ca4:	00f42400 	.word	0x00f42400
 8003ca8:	007a1200 	.word	0x007a1200

08003cac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cb0:	4b03      	ldr	r3, [pc, #12]	@ (8003cc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
 8003cbe:	bf00      	nop
 8003cc0:	20000098 	.word	0x20000098

08003cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003cc8:	f7ff fff0 	bl	8003cac <HAL_RCC_GetHCLKFreq>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	4b06      	ldr	r3, [pc, #24]	@ (8003ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	0a1b      	lsrs	r3, r3, #8
 8003cd4:	f003 0307 	and.w	r3, r3, #7
 8003cd8:	4904      	ldr	r1, [pc, #16]	@ (8003cec <HAL_RCC_GetPCLK1Freq+0x28>)
 8003cda:	5ccb      	ldrb	r3, [r1, r3]
 8003cdc:	f003 031f 	and.w	r3, r3, #31
 8003ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	40021000 	.word	0x40021000
 8003cec:	080070fc 	.word	0x080070fc

08003cf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003cf4:	f7ff ffda 	bl	8003cac <HAL_RCC_GetHCLKFreq>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	4b06      	ldr	r3, [pc, #24]	@ (8003d14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	0adb      	lsrs	r3, r3, #11
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	4904      	ldr	r1, [pc, #16]	@ (8003d18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d06:	5ccb      	ldrb	r3, [r1, r3]
 8003d08:	f003 031f 	and.w	r3, r3, #31
 8003d0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	40021000 	.word	0x40021000
 8003d18:	080070fc 	.word	0x080070fc

08003d1c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b087      	sub	sp, #28
 8003d20:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d22:	4b1e      	ldr	r3, [pc, #120]	@ (8003d9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f003 0303 	and.w	r3, r3, #3
 8003d2a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003d9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	091b      	lsrs	r3, r3, #4
 8003d32:	f003 030f 	and.w	r3, r3, #15
 8003d36:	3301      	adds	r3, #1
 8003d38:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	2b03      	cmp	r3, #3
 8003d3e:	d10c      	bne.n	8003d5a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d40:	4a17      	ldr	r2, [pc, #92]	@ (8003da0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d48:	4a14      	ldr	r2, [pc, #80]	@ (8003d9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d4a:	68d2      	ldr	r2, [r2, #12]
 8003d4c:	0a12      	lsrs	r2, r2, #8
 8003d4e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003d52:	fb02 f303 	mul.w	r3, r2, r3
 8003d56:	617b      	str	r3, [r7, #20]
    break;
 8003d58:	e00c      	b.n	8003d74 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d5a:	4a12      	ldr	r2, [pc, #72]	@ (8003da4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d62:	4a0e      	ldr	r2, [pc, #56]	@ (8003d9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d64:	68d2      	ldr	r2, [r2, #12]
 8003d66:	0a12      	lsrs	r2, r2, #8
 8003d68:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003d6c:	fb02 f303 	mul.w	r3, r2, r3
 8003d70:	617b      	str	r3, [r7, #20]
    break;
 8003d72:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d74:	4b09      	ldr	r3, [pc, #36]	@ (8003d9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	0e5b      	lsrs	r3, r3, #25
 8003d7a:	f003 0303 	and.w	r3, r3, #3
 8003d7e:	3301      	adds	r3, #1
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d8c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003d8e:	687b      	ldr	r3, [r7, #4]
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	371c      	adds	r7, #28
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	007a1200 	.word	0x007a1200
 8003da4:	00f42400 	.word	0x00f42400

08003da8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003db0:	2300      	movs	r3, #0
 8003db2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003db4:	2300      	movs	r3, #0
 8003db6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f000 8098 	beq.w	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dca:	4b43      	ldr	r3, [pc, #268]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d10d      	bne.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dd6:	4b40      	ldr	r3, [pc, #256]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dda:	4a3f      	ldr	r2, [pc, #252]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003de0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003de2:	4b3d      	ldr	r3, [pc, #244]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dea:	60bb      	str	r3, [r7, #8]
 8003dec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dee:	2301      	movs	r3, #1
 8003df0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003df2:	4b3a      	ldr	r3, [pc, #232]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a39      	ldr	r2, [pc, #228]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dfc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003dfe:	f7fd ffbb 	bl	8001d78 <HAL_GetTick>
 8003e02:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e04:	e009      	b.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e06:	f7fd ffb7 	bl	8001d78 <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d902      	bls.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	74fb      	strb	r3, [r7, #19]
        break;
 8003e18:	e005      	b.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e1a:	4b30      	ldr	r3, [pc, #192]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d0ef      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003e26:	7cfb      	ldrb	r3, [r7, #19]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d159      	bne.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e2c:	4b2a      	ldr	r3, [pc, #168]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e36:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d01e      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d019      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e48:	4b23      	ldr	r3, [pc, #140]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e52:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e54:	4b20      	ldr	r3, [pc, #128]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e5a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e64:	4b1c      	ldr	r3, [pc, #112]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e6a:	4a1b      	ldr	r2, [pc, #108]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e74:	4a18      	ldr	r2, [pc, #96]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d016      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e86:	f7fd ff77 	bl	8001d78 <HAL_GetTick>
 8003e8a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e8c:	e00b      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e8e:	f7fd ff73 	bl	8001d78 <HAL_GetTick>
 8003e92:	4602      	mov	r2, r0
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	1ad3      	subs	r3, r2, r3
 8003e98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d902      	bls.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	74fb      	strb	r3, [r7, #19]
            break;
 8003ea4:	e006      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eac:	f003 0302 	and.w	r3, r3, #2
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d0ec      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003eb4:	7cfb      	ldrb	r3, [r7, #19]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10b      	bne.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003eba:	4b07      	ldr	r3, [pc, #28]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ec8:	4903      	ldr	r1, [pc, #12]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003ed0:	e008      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ed2:	7cfb      	ldrb	r3, [r7, #19]
 8003ed4:	74bb      	strb	r3, [r7, #18]
 8003ed6:	e005      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003ed8:	40021000 	.word	0x40021000
 8003edc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ee0:	7cfb      	ldrb	r3, [r7, #19]
 8003ee2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ee4:	7c7b      	ldrb	r3, [r7, #17]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d105      	bne.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eea:	4ba7      	ldr	r3, [pc, #668]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eee:	4aa6      	ldr	r2, [pc, #664]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ef0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ef4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00a      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f02:	4ba1      	ldr	r3, [pc, #644]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f08:	f023 0203 	bic.w	r2, r3, #3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	499d      	ldr	r1, [pc, #628]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00a      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f24:	4b98      	ldr	r3, [pc, #608]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f2a:	f023 020c 	bic.w	r2, r3, #12
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	4995      	ldr	r1, [pc, #596]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0304 	and.w	r3, r3, #4
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00a      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f46:	4b90      	ldr	r3, [pc, #576]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f4c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	498c      	ldr	r1, [pc, #560]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0308 	and.w	r3, r3, #8
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d00a      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f68:	4b87      	ldr	r3, [pc, #540]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	4984      	ldr	r1, [pc, #528]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0310 	and.w	r3, r3, #16
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d00a      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f8a:	4b7f      	ldr	r3, [pc, #508]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f90:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	695b      	ldr	r3, [r3, #20]
 8003f98:	497b      	ldr	r1, [pc, #492]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0320 	and.w	r3, r3, #32
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00a      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fac:	4b76      	ldr	r3, [pc, #472]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	4973      	ldr	r1, [pc, #460]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00a      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fce:	4b6e      	ldr	r3, [pc, #440]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	69db      	ldr	r3, [r3, #28]
 8003fdc:	496a      	ldr	r1, [pc, #424]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00a      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ff0:	4b65      	ldr	r3, [pc, #404]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a1b      	ldr	r3, [r3, #32]
 8003ffe:	4962      	ldr	r1, [pc, #392]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004000:	4313      	orrs	r3, r2
 8004002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00a      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004012:	4b5d      	ldr	r3, [pc, #372]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004018:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004020:	4959      	ldr	r1, [pc, #356]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004022:	4313      	orrs	r3, r2
 8004024:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d00a      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004034:	4b54      	ldr	r3, [pc, #336]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004036:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800403a:	f023 0203 	bic.w	r2, r3, #3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004042:	4951      	ldr	r1, [pc, #324]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004044:	4313      	orrs	r3, r2
 8004046:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00a      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004056:	4b4c      	ldr	r3, [pc, #304]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800405c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004064:	4948      	ldr	r1, [pc, #288]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004066:	4313      	orrs	r3, r2
 8004068:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004074:	2b00      	cmp	r3, #0
 8004076:	d015      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004078:	4b43      	ldr	r3, [pc, #268]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800407a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800407e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004086:	4940      	ldr	r1, [pc, #256]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004088:	4313      	orrs	r3, r2
 800408a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004092:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004096:	d105      	bne.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004098:	4b3b      	ldr	r3, [pc, #236]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	4a3a      	ldr	r2, [pc, #232]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800409e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040a2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d015      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80040b0:	4b35      	ldr	r3, [pc, #212]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040be:	4932      	ldr	r1, [pc, #200]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040ce:	d105      	bne.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	4a2c      	ldr	r2, [pc, #176]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040da:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d015      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80040e8:	4b27      	ldr	r3, [pc, #156]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f6:	4924      	ldr	r1, [pc, #144]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004102:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004106:	d105      	bne.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004108:	4b1f      	ldr	r3, [pc, #124]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	4a1e      	ldr	r2, [pc, #120]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800410e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004112:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d015      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004120:	4b19      	ldr	r3, [pc, #100]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004126:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800412e:	4916      	ldr	r1, [pc, #88]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800413a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800413e:	d105      	bne.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004140:	4b11      	ldr	r3, [pc, #68]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	4a10      	ldr	r2, [pc, #64]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004146:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800414a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d019      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004158:	4b0b      	ldr	r3, [pc, #44]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800415a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800415e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004166:	4908      	ldr	r1, [pc, #32]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004168:	4313      	orrs	r3, r2
 800416a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004172:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004176:	d109      	bne.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004178:	4b03      	ldr	r3, [pc, #12]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	4a02      	ldr	r2, [pc, #8]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800417e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004182:	60d3      	str	r3, [r2, #12]
 8004184:	e002      	b.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004186:	bf00      	nop
 8004188:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d015      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004198:	4b29      	ldr	r3, [pc, #164]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800419a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a6:	4926      	ldr	r1, [pc, #152]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041a8:	4313      	orrs	r3, r2
 80041aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041b6:	d105      	bne.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80041b8:	4b21      	ldr	r3, [pc, #132]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	4a20      	ldr	r2, [pc, #128]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041c2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d015      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80041d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041d6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041de:	4918      	ldr	r1, [pc, #96]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041e0:	4313      	orrs	r3, r2
 80041e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041ee:	d105      	bne.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80041f0:	4b13      	ldr	r3, [pc, #76]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	4a12      	ldr	r2, [pc, #72]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041fa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d015      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004208:	4b0d      	ldr	r3, [pc, #52]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800420a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800420e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004216:	490a      	ldr	r1, [pc, #40]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004218:	4313      	orrs	r3, r2
 800421a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004222:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004226:	d105      	bne.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004228:	4b05      	ldr	r3, [pc, #20]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	4a04      	ldr	r2, [pc, #16]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800422e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004232:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004234:	7cbb      	ldrb	r3, [r7, #18]
}
 8004236:	4618      	mov	r0, r3
 8004238:	3718      	adds	r7, #24
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	40021000 	.word	0x40021000

08004244 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d101      	bne.n	8004256 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e049      	b.n	80042ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d106      	bne.n	8004270 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7fd fb58 	bl	8001920 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2202      	movs	r2, #2
 8004274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	3304      	adds	r3, #4
 8004280:	4619      	mov	r1, r3
 8004282:	4610      	mov	r0, r2
 8004284:	f000 fa26 	bl	80046d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
	...

080042f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004302:	b2db      	uxtb	r3, r3
 8004304:	2b01      	cmp	r3, #1
 8004306:	d001      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e054      	b.n	80043b6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2202      	movs	r2, #2
 8004310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68da      	ldr	r2, [r3, #12]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f042 0201 	orr.w	r2, r2, #1
 8004322:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a26      	ldr	r2, [pc, #152]	@ (80043c4 <HAL_TIM_Base_Start_IT+0xd0>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d022      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x80>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004336:	d01d      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x80>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a22      	ldr	r2, [pc, #136]	@ (80043c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d018      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x80>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a21      	ldr	r2, [pc, #132]	@ (80043cc <HAL_TIM_Base_Start_IT+0xd8>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d013      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x80>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a1f      	ldr	r2, [pc, #124]	@ (80043d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d00e      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x80>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a1e      	ldr	r2, [pc, #120]	@ (80043d4 <HAL_TIM_Base_Start_IT+0xe0>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d009      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x80>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a1c      	ldr	r2, [pc, #112]	@ (80043d8 <HAL_TIM_Base_Start_IT+0xe4>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d004      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x80>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a1b      	ldr	r2, [pc, #108]	@ (80043dc <HAL_TIM_Base_Start_IT+0xe8>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d115      	bne.n	80043a0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	689a      	ldr	r2, [r3, #8]
 800437a:	4b19      	ldr	r3, [pc, #100]	@ (80043e0 <HAL_TIM_Base_Start_IT+0xec>)
 800437c:	4013      	ands	r3, r2
 800437e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2b06      	cmp	r3, #6
 8004384:	d015      	beq.n	80043b2 <HAL_TIM_Base_Start_IT+0xbe>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800438c:	d011      	beq.n	80043b2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f042 0201 	orr.w	r2, r2, #1
 800439c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800439e:	e008      	b.n	80043b2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f042 0201 	orr.w	r2, r2, #1
 80043ae:	601a      	str	r2, [r3, #0]
 80043b0:	e000      	b.n	80043b4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3714      	adds	r7, #20
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	40012c00 	.word	0x40012c00
 80043c8:	40000400 	.word	0x40000400
 80043cc:	40000800 	.word	0x40000800
 80043d0:	40000c00 	.word	0x40000c00
 80043d4:	40013400 	.word	0x40013400
 80043d8:	40014000 	.word	0x40014000
 80043dc:	40015000 	.word	0x40015000
 80043e0:	00010007 	.word	0x00010007

080043e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d020      	beq.n	8004448 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d01b      	beq.n	8004448 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f06f 0202 	mvn.w	r2, #2
 8004418:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	f003 0303 	and.w	r3, r3, #3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 f931 	bl	8004696 <HAL_TIM_IC_CaptureCallback>
 8004434:	e005      	b.n	8004442 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 f923 	bl	8004682 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 f934 	bl	80046aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	f003 0304 	and.w	r3, r3, #4
 800444e:	2b00      	cmp	r3, #0
 8004450:	d020      	beq.n	8004494 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	d01b      	beq.n	8004494 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f06f 0204 	mvn.w	r2, #4
 8004464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2202      	movs	r2, #2
 800446a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004476:	2b00      	cmp	r3, #0
 8004478:	d003      	beq.n	8004482 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 f90b 	bl	8004696 <HAL_TIM_IC_CaptureCallback>
 8004480:	e005      	b.n	800448e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f8fd 	bl	8004682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f000 f90e 	bl	80046aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d020      	beq.n	80044e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f003 0308 	and.w	r3, r3, #8
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d01b      	beq.n	80044e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f06f 0208 	mvn.w	r2, #8
 80044b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2204      	movs	r2, #4
 80044b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	f003 0303 	and.w	r3, r3, #3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 f8e5 	bl	8004696 <HAL_TIM_IC_CaptureCallback>
 80044cc:	e005      	b.n	80044da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f8d7 	bl	8004682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f8e8 	bl	80046aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f003 0310 	and.w	r3, r3, #16
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d020      	beq.n	800452c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f003 0310 	and.w	r3, r3, #16
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d01b      	beq.n	800452c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f06f 0210 	mvn.w	r2, #16
 80044fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2208      	movs	r2, #8
 8004502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f8bf 	bl	8004696 <HAL_TIM_IC_CaptureCallback>
 8004518:	e005      	b.n	8004526 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f8b1 	bl	8004682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 f8c2 	bl	80046aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f003 0301 	and.w	r3, r3, #1
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00c      	beq.n	8004550 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0301 	and.w	r3, r3, #1
 800453c:	2b00      	cmp	r3, #0
 800453e:	d007      	beq.n	8004550 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f06f 0201 	mvn.w	r2, #1
 8004548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7fc fc50 	bl	8000df0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004556:	2b00      	cmp	r3, #0
 8004558:	d104      	bne.n	8004564 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00c      	beq.n	800457e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800456a:	2b00      	cmp	r3, #0
 800456c:	d007      	beq.n	800457e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004576:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 f9ff 	bl	800497c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004584:	2b00      	cmp	r3, #0
 8004586:	d00c      	beq.n	80045a2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800458e:	2b00      	cmp	r3, #0
 8004590:	d007      	beq.n	80045a2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800459a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 f9f7 	bl	8004990 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00c      	beq.n	80045c6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d007      	beq.n	80045c6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f87c 	bl	80046be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	f003 0320 	and.w	r3, r3, #32
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00c      	beq.n	80045ea <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f003 0320 	and.w	r3, r3, #32
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d007      	beq.n	80045ea <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f06f 0220 	mvn.w	r2, #32
 80045e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 f9bf 	bl	8004968 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d00c      	beq.n	800460e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d007      	beq.n	800460e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004606:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f000 f9cb 	bl	80049a4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00c      	beq.n	8004632 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d007      	beq.n	8004632 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800462a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 f9c3 	bl	80049b8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00c      	beq.n	8004656 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d007      	beq.n	8004656 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800464e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f000 f9bb 	bl	80049cc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00c      	beq.n	800467a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d007      	beq.n	800467a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004672:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f000 f9b3 	bl	80049e0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800467a:	bf00      	nop
 800467c:	3710      	adds	r7, #16
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004682:	b480      	push	{r7}
 8004684:	b083      	sub	sp, #12
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800468a:	bf00      	nop
 800468c:	370c      	adds	r7, #12
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr

08004696 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004696:	b480      	push	{r7}
 8004698:	b083      	sub	sp, #12
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800469e:	bf00      	nop
 80046a0:	370c      	adds	r7, #12
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr

080046aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046aa:	b480      	push	{r7}
 80046ac:	b083      	sub	sp, #12
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046b2:	bf00      	nop
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr

080046be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
	...

080046d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a4c      	ldr	r2, [pc, #304]	@ (8004818 <TIM_Base_SetConfig+0x144>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d017      	beq.n	800471c <TIM_Base_SetConfig+0x48>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046f2:	d013      	beq.n	800471c <TIM_Base_SetConfig+0x48>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a49      	ldr	r2, [pc, #292]	@ (800481c <TIM_Base_SetConfig+0x148>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d00f      	beq.n	800471c <TIM_Base_SetConfig+0x48>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a48      	ldr	r2, [pc, #288]	@ (8004820 <TIM_Base_SetConfig+0x14c>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d00b      	beq.n	800471c <TIM_Base_SetConfig+0x48>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a47      	ldr	r2, [pc, #284]	@ (8004824 <TIM_Base_SetConfig+0x150>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d007      	beq.n	800471c <TIM_Base_SetConfig+0x48>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a46      	ldr	r2, [pc, #280]	@ (8004828 <TIM_Base_SetConfig+0x154>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d003      	beq.n	800471c <TIM_Base_SetConfig+0x48>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a45      	ldr	r2, [pc, #276]	@ (800482c <TIM_Base_SetConfig+0x158>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d108      	bne.n	800472e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004722:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	4313      	orrs	r3, r2
 800472c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a39      	ldr	r2, [pc, #228]	@ (8004818 <TIM_Base_SetConfig+0x144>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d023      	beq.n	800477e <TIM_Base_SetConfig+0xaa>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800473c:	d01f      	beq.n	800477e <TIM_Base_SetConfig+0xaa>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a36      	ldr	r2, [pc, #216]	@ (800481c <TIM_Base_SetConfig+0x148>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d01b      	beq.n	800477e <TIM_Base_SetConfig+0xaa>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a35      	ldr	r2, [pc, #212]	@ (8004820 <TIM_Base_SetConfig+0x14c>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d017      	beq.n	800477e <TIM_Base_SetConfig+0xaa>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a34      	ldr	r2, [pc, #208]	@ (8004824 <TIM_Base_SetConfig+0x150>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d013      	beq.n	800477e <TIM_Base_SetConfig+0xaa>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a33      	ldr	r2, [pc, #204]	@ (8004828 <TIM_Base_SetConfig+0x154>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d00f      	beq.n	800477e <TIM_Base_SetConfig+0xaa>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a33      	ldr	r2, [pc, #204]	@ (8004830 <TIM_Base_SetConfig+0x15c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d00b      	beq.n	800477e <TIM_Base_SetConfig+0xaa>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a32      	ldr	r2, [pc, #200]	@ (8004834 <TIM_Base_SetConfig+0x160>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d007      	beq.n	800477e <TIM_Base_SetConfig+0xaa>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a31      	ldr	r2, [pc, #196]	@ (8004838 <TIM_Base_SetConfig+0x164>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d003      	beq.n	800477e <TIM_Base_SetConfig+0xaa>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a2c      	ldr	r2, [pc, #176]	@ (800482c <TIM_Base_SetConfig+0x158>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d108      	bne.n	8004790 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004784:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	68fa      	ldr	r2, [r7, #12]
 800478c:	4313      	orrs	r3, r2
 800478e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	4313      	orrs	r3, r2
 800479c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a18      	ldr	r2, [pc, #96]	@ (8004818 <TIM_Base_SetConfig+0x144>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d013      	beq.n	80047e4 <TIM_Base_SetConfig+0x110>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a1a      	ldr	r2, [pc, #104]	@ (8004828 <TIM_Base_SetConfig+0x154>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d00f      	beq.n	80047e4 <TIM_Base_SetConfig+0x110>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a1a      	ldr	r2, [pc, #104]	@ (8004830 <TIM_Base_SetConfig+0x15c>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d00b      	beq.n	80047e4 <TIM_Base_SetConfig+0x110>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a19      	ldr	r2, [pc, #100]	@ (8004834 <TIM_Base_SetConfig+0x160>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d007      	beq.n	80047e4 <TIM_Base_SetConfig+0x110>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a18      	ldr	r2, [pc, #96]	@ (8004838 <TIM_Base_SetConfig+0x164>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d003      	beq.n	80047e4 <TIM_Base_SetConfig+0x110>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4a13      	ldr	r2, [pc, #76]	@ (800482c <TIM_Base_SetConfig+0x158>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d103      	bne.n	80047ec <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	691a      	ldr	r2, [r3, #16]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d105      	bne.n	800480a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	f023 0201 	bic.w	r2, r3, #1
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	611a      	str	r2, [r3, #16]
  }
}
 800480a:	bf00      	nop
 800480c:	3714      	adds	r7, #20
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr
 8004816:	bf00      	nop
 8004818:	40012c00 	.word	0x40012c00
 800481c:	40000400 	.word	0x40000400
 8004820:	40000800 	.word	0x40000800
 8004824:	40000c00 	.word	0x40000c00
 8004828:	40013400 	.word	0x40013400
 800482c:	40015000 	.word	0x40015000
 8004830:	40014000 	.word	0x40014000
 8004834:	40014400 	.word	0x40014400
 8004838:	40014800 	.word	0x40014800

0800483c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800484c:	2b01      	cmp	r3, #1
 800484e:	d101      	bne.n	8004854 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004850:	2302      	movs	r3, #2
 8004852:	e074      	b.n	800493e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2202      	movs	r2, #2
 8004860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a34      	ldr	r2, [pc, #208]	@ (800494c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d009      	beq.n	8004892 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a33      	ldr	r2, [pc, #204]	@ (8004950 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d004      	beq.n	8004892 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a31      	ldr	r2, [pc, #196]	@ (8004954 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d108      	bne.n	80048a4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004898:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80048aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a21      	ldr	r2, [pc, #132]	@ (800494c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d022      	beq.n	8004912 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048d4:	d01d      	beq.n	8004912 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a1f      	ldr	r2, [pc, #124]	@ (8004958 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d018      	beq.n	8004912 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a1d      	ldr	r2, [pc, #116]	@ (800495c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d013      	beq.n	8004912 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a1c      	ldr	r2, [pc, #112]	@ (8004960 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d00e      	beq.n	8004912 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a15      	ldr	r2, [pc, #84]	@ (8004950 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d009      	beq.n	8004912 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a18      	ldr	r2, [pc, #96]	@ (8004964 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d004      	beq.n	8004912 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a11      	ldr	r2, [pc, #68]	@ (8004954 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d10c      	bne.n	800492c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004918:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	4313      	orrs	r3, r2
 8004922:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68ba      	ldr	r2, [r7, #8]
 800492a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3714      	adds	r7, #20
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	40012c00 	.word	0x40012c00
 8004950:	40013400 	.word	0x40013400
 8004954:	40015000 	.word	0x40015000
 8004958:	40000400 	.word	0x40000400
 800495c:	40000800 	.word	0x40000800
 8004960:	40000c00 	.word	0x40000c00
 8004964:	40014000 	.word	0x40014000

08004968 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004984:	bf00      	nop
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80049d4:	bf00      	nop
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr

080049e0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e042      	b.n	8004a8c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d106      	bne.n	8004a1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f7fc ffc3 	bl	80019a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2224      	movs	r2, #36	@ 0x24
 8004a22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0201 	bic.w	r2, r2, #1
 8004a34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d002      	beq.n	8004a44 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 fef6 	bl	8005830 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 fbf7 	bl	8005238 <UART_SetConfig>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d101      	bne.n	8004a54 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e01b      	b.n	8004a8c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689a      	ldr	r2, [r3, #8]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f042 0201 	orr.w	r2, r2, #1
 8004a82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 ff75 	bl	8005974 <UART_CheckIdleState>
 8004a8a:	4603      	mov	r3, r0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b08a      	sub	sp, #40	@ 0x28
 8004a98:	af02      	add	r7, sp, #8
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	603b      	str	r3, [r7, #0]
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aaa:	2b20      	cmp	r3, #32
 8004aac:	d17b      	bne.n	8004ba6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d002      	beq.n	8004aba <HAL_UART_Transmit+0x26>
 8004ab4:	88fb      	ldrh	r3, [r7, #6]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e074      	b.n	8004ba8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2221      	movs	r2, #33	@ 0x21
 8004aca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ace:	f7fd f953 	bl	8001d78 <HAL_GetTick>
 8004ad2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	88fa      	ldrh	r2, [r7, #6]
 8004ad8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	88fa      	ldrh	r2, [r7, #6]
 8004ae0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004aec:	d108      	bne.n	8004b00 <HAL_UART_Transmit+0x6c>
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	691b      	ldr	r3, [r3, #16]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d104      	bne.n	8004b00 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004af6:	2300      	movs	r3, #0
 8004af8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	61bb      	str	r3, [r7, #24]
 8004afe:	e003      	b.n	8004b08 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b04:	2300      	movs	r3, #0
 8004b06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b08:	e030      	b.n	8004b6c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	2200      	movs	r2, #0
 8004b12:	2180      	movs	r1, #128	@ 0x80
 8004b14:	68f8      	ldr	r0, [r7, #12]
 8004b16:	f000 ffd7 	bl	8005ac8 <UART_WaitOnFlagUntilTimeout>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d005      	beq.n	8004b2c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2220      	movs	r2, #32
 8004b24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	e03d      	b.n	8004ba8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10b      	bne.n	8004b4a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	881b      	ldrh	r3, [r3, #0]
 8004b36:	461a      	mov	r2, r3
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b40:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	3302      	adds	r3, #2
 8004b46:	61bb      	str	r3, [r7, #24]
 8004b48:	e007      	b.n	8004b5a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	781a      	ldrb	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	3301      	adds	r3, #1
 8004b58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	3b01      	subs	r3, #1
 8004b64:	b29a      	uxth	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d1c8      	bne.n	8004b0a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	2140      	movs	r1, #64	@ 0x40
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f000 ffa0 	bl	8005ac8 <UART_WaitOnFlagUntilTimeout>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d005      	beq.n	8004b9a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2220      	movs	r2, #32
 8004b92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e006      	b.n	8004ba8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	e000      	b.n	8004ba8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004ba6:	2302      	movs	r3, #2
  }
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3720      	adds	r7, #32
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b0ba      	sub	sp, #232	@ 0xe8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	69db      	ldr	r3, [r3, #28]
 8004bbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004bd6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004bda:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004bde:	4013      	ands	r3, r2
 8004be0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004be4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d11b      	bne.n	8004c24 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004bec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bf0:	f003 0320 	and.w	r3, r3, #32
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d015      	beq.n	8004c24 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bfc:	f003 0320 	and.w	r3, r3, #32
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d105      	bne.n	8004c10 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004c04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d009      	beq.n	8004c24 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f000 82e3 	beq.w	80051e0 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	4798      	blx	r3
      }
      return;
 8004c22:	e2dd      	b.n	80051e0 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004c24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f000 8123 	beq.w	8004e74 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004c2e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004c32:	4b8d      	ldr	r3, [pc, #564]	@ (8004e68 <HAL_UART_IRQHandler+0x2b8>)
 8004c34:	4013      	ands	r3, r2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d106      	bne.n	8004c48 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004c3a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004c3e:	4b8b      	ldr	r3, [pc, #556]	@ (8004e6c <HAL_UART_IRQHandler+0x2bc>)
 8004c40:	4013      	ands	r3, r2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	f000 8116 	beq.w	8004e74 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004c48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c4c:	f003 0301 	and.w	r3, r3, #1
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d011      	beq.n	8004c78 <HAL_UART_IRQHandler+0xc8>
 8004c54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00b      	beq.n	8004c78 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2201      	movs	r2, #1
 8004c66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c6e:	f043 0201 	orr.w	r2, r3, #1
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d011      	beq.n	8004ca8 <HAL_UART_IRQHandler+0xf8>
 8004c84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c88:	f003 0301 	and.w	r3, r3, #1
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00b      	beq.n	8004ca8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2202      	movs	r2, #2
 8004c96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c9e:	f043 0204 	orr.w	r2, r3, #4
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ca8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cac:	f003 0304 	and.w	r3, r3, #4
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d011      	beq.n	8004cd8 <HAL_UART_IRQHandler+0x128>
 8004cb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00b      	beq.n	8004cd8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2204      	movs	r2, #4
 8004cc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cce:	f043 0202 	orr.w	r2, r3, #2
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004cd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cdc:	f003 0308 	and.w	r3, r3, #8
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d017      	beq.n	8004d14 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ce8:	f003 0320 	and.w	r3, r3, #32
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d105      	bne.n	8004cfc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004cf0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004cf4:	4b5c      	ldr	r3, [pc, #368]	@ (8004e68 <HAL_UART_IRQHandler+0x2b8>)
 8004cf6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00b      	beq.n	8004d14 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2208      	movs	r2, #8
 8004d02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d0a:	f043 0208 	orr.w	r2, r3, #8
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d012      	beq.n	8004d46 <HAL_UART_IRQHandler+0x196>
 8004d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00c      	beq.n	8004d46 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d3c:	f043 0220 	orr.w	r2, r3, #32
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 8249 	beq.w	80051e4 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d56:	f003 0320 	and.w	r3, r3, #32
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d013      	beq.n	8004d86 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004d5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d62:	f003 0320 	and.w	r3, r3, #32
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d105      	bne.n	8004d76 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004d6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d007      	beq.n	8004d86 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d8c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d9a:	2b40      	cmp	r3, #64	@ 0x40
 8004d9c:	d005      	beq.n	8004daa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004d9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004da2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d054      	beq.n	8004e54 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 fef9 	bl	8005ba2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dba:	2b40      	cmp	r3, #64	@ 0x40
 8004dbc:	d146      	bne.n	8004e4c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	3308      	adds	r3, #8
 8004dc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004dcc:	e853 3f00 	ldrex	r3, [r3]
 8004dd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004dd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004dd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ddc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	3308      	adds	r3, #8
 8004de6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004dea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004dee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004df6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004dfa:	e841 2300 	strex	r3, r2, [r1]
 8004dfe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004e02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1d9      	bne.n	8004dbe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d017      	beq.n	8004e44 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e1a:	4a15      	ldr	r2, [pc, #84]	@ (8004e70 <HAL_UART_IRQHandler+0x2c0>)
 8004e1c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7fd f93d 	bl	80020a4 <HAL_DMA_Abort_IT>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d019      	beq.n	8004e64 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004e3e:	4610      	mov	r0, r2
 8004e40:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e42:	e00f      	b.n	8004e64 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f000 f9e1 	bl	800520c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e4a:	e00b      	b.n	8004e64 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f000 f9dd 	bl	800520c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e52:	e007      	b.n	8004e64 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f000 f9d9 	bl	800520c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004e62:	e1bf      	b.n	80051e4 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e64:	bf00      	nop
    return;
 8004e66:	e1bd      	b.n	80051e4 <HAL_UART_IRQHandler+0x634>
 8004e68:	10000001 	.word	0x10000001
 8004e6c:	04000120 	.word	0x04000120
 8004e70:	08005c6f 	.word	0x08005c6f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	f040 8153 	bne.w	8005124 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004e7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e82:	f003 0310 	and.w	r3, r3, #16
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f000 814c 	beq.w	8005124 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004e8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e90:	f003 0310 	and.w	r3, r3, #16
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	f000 8145 	beq.w	8005124 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2210      	movs	r2, #16
 8004ea0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eac:	2b40      	cmp	r3, #64	@ 0x40
 8004eae:	f040 80bb 	bne.w	8005028 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ec0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	f000 818f 	beq.w	80051e8 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004ed0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	f080 8187 	bcs.w	80051e8 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ee0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0320 	and.w	r3, r3, #32
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	f040 8087 	bne.w	8005006 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004f04:	e853 3f00 	ldrex	r3, [r3]
 8004f08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004f0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004f10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004f22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004f26:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004f2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004f32:	e841 2300 	strex	r3, r2, [r1]
 8004f36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004f3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1da      	bne.n	8004ef8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	3308      	adds	r3, #8
 8004f48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f4c:	e853 3f00 	ldrex	r3, [r3]
 8004f50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004f52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f54:	f023 0301 	bic.w	r3, r3, #1
 8004f58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	3308      	adds	r3, #8
 8004f62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004f66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004f6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004f6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004f72:	e841 2300 	strex	r3, r2, [r1]
 8004f76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004f78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1e1      	bne.n	8004f42 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	3308      	adds	r3, #8
 8004f84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f88:	e853 3f00 	ldrex	r3, [r3]
 8004f8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004f8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	3308      	adds	r3, #8
 8004f9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004fa2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004fa4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004fa8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004faa:	e841 2300 	strex	r3, r2, [r1]
 8004fae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004fb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d1e3      	bne.n	8004f7e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2220      	movs	r2, #32
 8004fba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fcc:	e853 3f00 	ldrex	r3, [r3]
 8004fd0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004fd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fd4:	f023 0310 	bic.w	r3, r3, #16
 8004fd8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fe6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004fe8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004fec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004fee:	e841 2300 	strex	r3, r2, [r1]
 8004ff2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ff4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1e4      	bne.n	8004fc4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005000:	4618      	mov	r0, r3
 8005002:	f7fc fff6 	bl	8001ff2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2202      	movs	r2, #2
 800500a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005018:	b29b      	uxth	r3, r3
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	b29b      	uxth	r3, r3
 800501e:	4619      	mov	r1, r3
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 f8fd 	bl	8005220 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005026:	e0df      	b.n	80051e8 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005034:	b29b      	uxth	r3, r3
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005042:	b29b      	uxth	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	f000 80d1 	beq.w	80051ec <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800504a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 80cc 	beq.w	80051ec <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505c:	e853 3f00 	ldrex	r3, [r3]
 8005060:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005062:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005064:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005068:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	461a      	mov	r2, r3
 8005072:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005076:	647b      	str	r3, [r7, #68]	@ 0x44
 8005078:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800507c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800507e:	e841 2300 	strex	r3, r2, [r1]
 8005082:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005084:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1e4      	bne.n	8005054 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	3308      	adds	r3, #8
 8005090:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	e853 3f00 	ldrex	r3, [r3]
 8005098:	623b      	str	r3, [r7, #32]
   return(result);
 800509a:	6a3b      	ldr	r3, [r7, #32]
 800509c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050a0:	f023 0301 	bic.w	r3, r3, #1
 80050a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	3308      	adds	r3, #8
 80050ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80050b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80050b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050ba:	e841 2300 	strex	r3, r2, [r1]
 80050be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1e1      	bne.n	800508a <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2220      	movs	r2, #32
 80050ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	e853 3f00 	ldrex	r3, [r3]
 80050e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f023 0310 	bic.w	r3, r3, #16
 80050ee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	461a      	mov	r2, r3
 80050f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80050fc:	61fb      	str	r3, [r7, #28]
 80050fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005100:	69b9      	ldr	r1, [r7, #24]
 8005102:	69fa      	ldr	r2, [r7, #28]
 8005104:	e841 2300 	strex	r3, r2, [r1]
 8005108:	617b      	str	r3, [r7, #20]
   return(result);
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1e4      	bne.n	80050da <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2202      	movs	r2, #2
 8005114:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005116:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800511a:	4619      	mov	r1, r3
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 f87f 	bl	8005220 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005122:	e063      	b.n	80051ec <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005128:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00e      	beq.n	800514e <HAL_UART_IRQHandler+0x59e>
 8005130:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005134:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005138:	2b00      	cmp	r3, #0
 800513a:	d008      	beq.n	800514e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005144:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 fdd2 	bl	8005cf0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800514c:	e051      	b.n	80051f2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800514e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005152:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005156:	2b00      	cmp	r3, #0
 8005158:	d014      	beq.n	8005184 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800515a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800515e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005162:	2b00      	cmp	r3, #0
 8005164:	d105      	bne.n	8005172 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005166:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800516a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800516e:	2b00      	cmp	r3, #0
 8005170:	d008      	beq.n	8005184 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005176:	2b00      	cmp	r3, #0
 8005178:	d03a      	beq.n	80051f0 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	4798      	blx	r3
    }
    return;
 8005182:	e035      	b.n	80051f0 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800518c:	2b00      	cmp	r3, #0
 800518e:	d009      	beq.n	80051a4 <HAL_UART_IRQHandler+0x5f4>
 8005190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005198:	2b00      	cmp	r3, #0
 800519a:	d003      	beq.n	80051a4 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 fd7c 	bl	8005c9a <UART_EndTransmit_IT>
    return;
 80051a2:	e026      	b.n	80051f2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80051a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d009      	beq.n	80051c4 <HAL_UART_IRQHandler+0x614>
 80051b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d003      	beq.n	80051c4 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 fdab 	bl	8005d18 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80051c2:	e016      	b.n	80051f2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80051c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d010      	beq.n	80051f2 <HAL_UART_IRQHandler+0x642>
 80051d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	da0c      	bge.n	80051f2 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 fd93 	bl	8005d04 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80051de:	e008      	b.n	80051f2 <HAL_UART_IRQHandler+0x642>
      return;
 80051e0:	bf00      	nop
 80051e2:	e006      	b.n	80051f2 <HAL_UART_IRQHandler+0x642>
    return;
 80051e4:	bf00      	nop
 80051e6:	e004      	b.n	80051f2 <HAL_UART_IRQHandler+0x642>
      return;
 80051e8:	bf00      	nop
 80051ea:	e002      	b.n	80051f2 <HAL_UART_IRQHandler+0x642>
      return;
 80051ec:	bf00      	nop
 80051ee:	e000      	b.n	80051f2 <HAL_UART_IRQHandler+0x642>
    return;
 80051f0:	bf00      	nop
  }
}
 80051f2:	37e8      	adds	r7, #232	@ 0xe8
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005200:	bf00      	nop
 8005202:	370c      	adds	r7, #12
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr

0800520c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005220:	b480      	push	{r7}
 8005222:	b083      	sub	sp, #12
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	460b      	mov	r3, r1
 800522a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800522c:	bf00      	nop
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005238:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800523c:	b08c      	sub	sp, #48	@ 0x30
 800523e:	af00      	add	r7, sp, #0
 8005240:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005242:	2300      	movs	r3, #0
 8005244:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	689a      	ldr	r2, [r3, #8]
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	431a      	orrs	r2, r3
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	695b      	ldr	r3, [r3, #20]
 8005256:	431a      	orrs	r2, r3
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	69db      	ldr	r3, [r3, #28]
 800525c:	4313      	orrs	r3, r2
 800525e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	4baa      	ldr	r3, [pc, #680]	@ (8005510 <UART_SetConfig+0x2d8>)
 8005268:	4013      	ands	r3, r2
 800526a:	697a      	ldr	r2, [r7, #20]
 800526c:	6812      	ldr	r2, [r2, #0]
 800526e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005270:	430b      	orrs	r3, r1
 8005272:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	430a      	orrs	r2, r1
 8005288:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a9f      	ldr	r2, [pc, #636]	@ (8005514 <UART_SetConfig+0x2dc>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d004      	beq.n	80052a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	6a1b      	ldr	r3, [r3, #32]
 800529e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052a0:	4313      	orrs	r3, r2
 80052a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80052ae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	6812      	ldr	r2, [r2, #0]
 80052b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052b8:	430b      	orrs	r3, r1
 80052ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c2:	f023 010f 	bic.w	r1, r3, #15
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	430a      	orrs	r2, r1
 80052d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a90      	ldr	r2, [pc, #576]	@ (8005518 <UART_SetConfig+0x2e0>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d125      	bne.n	8005328 <UART_SetConfig+0xf0>
 80052dc:	4b8f      	ldr	r3, [pc, #572]	@ (800551c <UART_SetConfig+0x2e4>)
 80052de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e2:	f003 0303 	and.w	r3, r3, #3
 80052e6:	2b03      	cmp	r3, #3
 80052e8:	d81a      	bhi.n	8005320 <UART_SetConfig+0xe8>
 80052ea:	a201      	add	r2, pc, #4	@ (adr r2, 80052f0 <UART_SetConfig+0xb8>)
 80052ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f0:	08005301 	.word	0x08005301
 80052f4:	08005311 	.word	0x08005311
 80052f8:	08005309 	.word	0x08005309
 80052fc:	08005319 	.word	0x08005319
 8005300:	2301      	movs	r3, #1
 8005302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005306:	e116      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005308:	2302      	movs	r3, #2
 800530a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800530e:	e112      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005310:	2304      	movs	r3, #4
 8005312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005316:	e10e      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005318:	2308      	movs	r3, #8
 800531a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800531e:	e10a      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005320:	2310      	movs	r3, #16
 8005322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005326:	e106      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a7c      	ldr	r2, [pc, #496]	@ (8005520 <UART_SetConfig+0x2e8>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d138      	bne.n	80053a4 <UART_SetConfig+0x16c>
 8005332:	4b7a      	ldr	r3, [pc, #488]	@ (800551c <UART_SetConfig+0x2e4>)
 8005334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005338:	f003 030c 	and.w	r3, r3, #12
 800533c:	2b0c      	cmp	r3, #12
 800533e:	d82d      	bhi.n	800539c <UART_SetConfig+0x164>
 8005340:	a201      	add	r2, pc, #4	@ (adr r2, 8005348 <UART_SetConfig+0x110>)
 8005342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005346:	bf00      	nop
 8005348:	0800537d 	.word	0x0800537d
 800534c:	0800539d 	.word	0x0800539d
 8005350:	0800539d 	.word	0x0800539d
 8005354:	0800539d 	.word	0x0800539d
 8005358:	0800538d 	.word	0x0800538d
 800535c:	0800539d 	.word	0x0800539d
 8005360:	0800539d 	.word	0x0800539d
 8005364:	0800539d 	.word	0x0800539d
 8005368:	08005385 	.word	0x08005385
 800536c:	0800539d 	.word	0x0800539d
 8005370:	0800539d 	.word	0x0800539d
 8005374:	0800539d 	.word	0x0800539d
 8005378:	08005395 	.word	0x08005395
 800537c:	2300      	movs	r3, #0
 800537e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005382:	e0d8      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005384:	2302      	movs	r3, #2
 8005386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800538a:	e0d4      	b.n	8005536 <UART_SetConfig+0x2fe>
 800538c:	2304      	movs	r3, #4
 800538e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005392:	e0d0      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005394:	2308      	movs	r3, #8
 8005396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800539a:	e0cc      	b.n	8005536 <UART_SetConfig+0x2fe>
 800539c:	2310      	movs	r3, #16
 800539e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053a2:	e0c8      	b.n	8005536 <UART_SetConfig+0x2fe>
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a5e      	ldr	r2, [pc, #376]	@ (8005524 <UART_SetConfig+0x2ec>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d125      	bne.n	80053fa <UART_SetConfig+0x1c2>
 80053ae:	4b5b      	ldr	r3, [pc, #364]	@ (800551c <UART_SetConfig+0x2e4>)
 80053b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80053b8:	2b30      	cmp	r3, #48	@ 0x30
 80053ba:	d016      	beq.n	80053ea <UART_SetConfig+0x1b2>
 80053bc:	2b30      	cmp	r3, #48	@ 0x30
 80053be:	d818      	bhi.n	80053f2 <UART_SetConfig+0x1ba>
 80053c0:	2b20      	cmp	r3, #32
 80053c2:	d00a      	beq.n	80053da <UART_SetConfig+0x1a2>
 80053c4:	2b20      	cmp	r3, #32
 80053c6:	d814      	bhi.n	80053f2 <UART_SetConfig+0x1ba>
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d002      	beq.n	80053d2 <UART_SetConfig+0x19a>
 80053cc:	2b10      	cmp	r3, #16
 80053ce:	d008      	beq.n	80053e2 <UART_SetConfig+0x1aa>
 80053d0:	e00f      	b.n	80053f2 <UART_SetConfig+0x1ba>
 80053d2:	2300      	movs	r3, #0
 80053d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053d8:	e0ad      	b.n	8005536 <UART_SetConfig+0x2fe>
 80053da:	2302      	movs	r3, #2
 80053dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053e0:	e0a9      	b.n	8005536 <UART_SetConfig+0x2fe>
 80053e2:	2304      	movs	r3, #4
 80053e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053e8:	e0a5      	b.n	8005536 <UART_SetConfig+0x2fe>
 80053ea:	2308      	movs	r3, #8
 80053ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053f0:	e0a1      	b.n	8005536 <UART_SetConfig+0x2fe>
 80053f2:	2310      	movs	r3, #16
 80053f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053f8:	e09d      	b.n	8005536 <UART_SetConfig+0x2fe>
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a4a      	ldr	r2, [pc, #296]	@ (8005528 <UART_SetConfig+0x2f0>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d125      	bne.n	8005450 <UART_SetConfig+0x218>
 8005404:	4b45      	ldr	r3, [pc, #276]	@ (800551c <UART_SetConfig+0x2e4>)
 8005406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800540a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800540e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005410:	d016      	beq.n	8005440 <UART_SetConfig+0x208>
 8005412:	2bc0      	cmp	r3, #192	@ 0xc0
 8005414:	d818      	bhi.n	8005448 <UART_SetConfig+0x210>
 8005416:	2b80      	cmp	r3, #128	@ 0x80
 8005418:	d00a      	beq.n	8005430 <UART_SetConfig+0x1f8>
 800541a:	2b80      	cmp	r3, #128	@ 0x80
 800541c:	d814      	bhi.n	8005448 <UART_SetConfig+0x210>
 800541e:	2b00      	cmp	r3, #0
 8005420:	d002      	beq.n	8005428 <UART_SetConfig+0x1f0>
 8005422:	2b40      	cmp	r3, #64	@ 0x40
 8005424:	d008      	beq.n	8005438 <UART_SetConfig+0x200>
 8005426:	e00f      	b.n	8005448 <UART_SetConfig+0x210>
 8005428:	2300      	movs	r3, #0
 800542a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800542e:	e082      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005430:	2302      	movs	r3, #2
 8005432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005436:	e07e      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005438:	2304      	movs	r3, #4
 800543a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800543e:	e07a      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005440:	2308      	movs	r3, #8
 8005442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005446:	e076      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005448:	2310      	movs	r3, #16
 800544a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800544e:	e072      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a35      	ldr	r2, [pc, #212]	@ (800552c <UART_SetConfig+0x2f4>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d12a      	bne.n	80054b0 <UART_SetConfig+0x278>
 800545a:	4b30      	ldr	r3, [pc, #192]	@ (800551c <UART_SetConfig+0x2e4>)
 800545c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005460:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005464:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005468:	d01a      	beq.n	80054a0 <UART_SetConfig+0x268>
 800546a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800546e:	d81b      	bhi.n	80054a8 <UART_SetConfig+0x270>
 8005470:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005474:	d00c      	beq.n	8005490 <UART_SetConfig+0x258>
 8005476:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800547a:	d815      	bhi.n	80054a8 <UART_SetConfig+0x270>
 800547c:	2b00      	cmp	r3, #0
 800547e:	d003      	beq.n	8005488 <UART_SetConfig+0x250>
 8005480:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005484:	d008      	beq.n	8005498 <UART_SetConfig+0x260>
 8005486:	e00f      	b.n	80054a8 <UART_SetConfig+0x270>
 8005488:	2300      	movs	r3, #0
 800548a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800548e:	e052      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005490:	2302      	movs	r3, #2
 8005492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005496:	e04e      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005498:	2304      	movs	r3, #4
 800549a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800549e:	e04a      	b.n	8005536 <UART_SetConfig+0x2fe>
 80054a0:	2308      	movs	r3, #8
 80054a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054a6:	e046      	b.n	8005536 <UART_SetConfig+0x2fe>
 80054a8:	2310      	movs	r3, #16
 80054aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054ae:	e042      	b.n	8005536 <UART_SetConfig+0x2fe>
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a17      	ldr	r2, [pc, #92]	@ (8005514 <UART_SetConfig+0x2dc>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d13a      	bne.n	8005530 <UART_SetConfig+0x2f8>
 80054ba:	4b18      	ldr	r3, [pc, #96]	@ (800551c <UART_SetConfig+0x2e4>)
 80054bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80054c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80054c8:	d01a      	beq.n	8005500 <UART_SetConfig+0x2c8>
 80054ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80054ce:	d81b      	bhi.n	8005508 <UART_SetConfig+0x2d0>
 80054d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054d4:	d00c      	beq.n	80054f0 <UART_SetConfig+0x2b8>
 80054d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054da:	d815      	bhi.n	8005508 <UART_SetConfig+0x2d0>
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d003      	beq.n	80054e8 <UART_SetConfig+0x2b0>
 80054e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054e4:	d008      	beq.n	80054f8 <UART_SetConfig+0x2c0>
 80054e6:	e00f      	b.n	8005508 <UART_SetConfig+0x2d0>
 80054e8:	2300      	movs	r3, #0
 80054ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054ee:	e022      	b.n	8005536 <UART_SetConfig+0x2fe>
 80054f0:	2302      	movs	r3, #2
 80054f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054f6:	e01e      	b.n	8005536 <UART_SetConfig+0x2fe>
 80054f8:	2304      	movs	r3, #4
 80054fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054fe:	e01a      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005500:	2308      	movs	r3, #8
 8005502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005506:	e016      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005508:	2310      	movs	r3, #16
 800550a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800550e:	e012      	b.n	8005536 <UART_SetConfig+0x2fe>
 8005510:	cfff69f3 	.word	0xcfff69f3
 8005514:	40008000 	.word	0x40008000
 8005518:	40013800 	.word	0x40013800
 800551c:	40021000 	.word	0x40021000
 8005520:	40004400 	.word	0x40004400
 8005524:	40004800 	.word	0x40004800
 8005528:	40004c00 	.word	0x40004c00
 800552c:	40005000 	.word	0x40005000
 8005530:	2310      	movs	r3, #16
 8005532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4aae      	ldr	r2, [pc, #696]	@ (80057f4 <UART_SetConfig+0x5bc>)
 800553c:	4293      	cmp	r3, r2
 800553e:	f040 8097 	bne.w	8005670 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005542:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005546:	2b08      	cmp	r3, #8
 8005548:	d823      	bhi.n	8005592 <UART_SetConfig+0x35a>
 800554a:	a201      	add	r2, pc, #4	@ (adr r2, 8005550 <UART_SetConfig+0x318>)
 800554c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005550:	08005575 	.word	0x08005575
 8005554:	08005593 	.word	0x08005593
 8005558:	0800557d 	.word	0x0800557d
 800555c:	08005593 	.word	0x08005593
 8005560:	08005583 	.word	0x08005583
 8005564:	08005593 	.word	0x08005593
 8005568:	08005593 	.word	0x08005593
 800556c:	08005593 	.word	0x08005593
 8005570:	0800558b 	.word	0x0800558b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005574:	f7fe fba6 	bl	8003cc4 <HAL_RCC_GetPCLK1Freq>
 8005578:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800557a:	e010      	b.n	800559e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800557c:	4b9e      	ldr	r3, [pc, #632]	@ (80057f8 <UART_SetConfig+0x5c0>)
 800557e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005580:	e00d      	b.n	800559e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005582:	f7fe fb31 	bl	8003be8 <HAL_RCC_GetSysClockFreq>
 8005586:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005588:	e009      	b.n	800559e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800558a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800558e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005590:	e005      	b.n	800559e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005592:	2300      	movs	r3, #0
 8005594:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800559c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800559e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f000 8130 	beq.w	8005806 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055aa:	4a94      	ldr	r2, [pc, #592]	@ (80057fc <UART_SetConfig+0x5c4>)
 80055ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055b0:	461a      	mov	r2, r3
 80055b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80055b8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	4613      	mov	r3, r2
 80055c0:	005b      	lsls	r3, r3, #1
 80055c2:	4413      	add	r3, r2
 80055c4:	69ba      	ldr	r2, [r7, #24]
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d305      	bcc.n	80055d6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80055d0:	69ba      	ldr	r2, [r7, #24]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d903      	bls.n	80055de <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80055dc:	e113      	b.n	8005806 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e0:	2200      	movs	r2, #0
 80055e2:	60bb      	str	r3, [r7, #8]
 80055e4:	60fa      	str	r2, [r7, #12]
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ea:	4a84      	ldr	r2, [pc, #528]	@ (80057fc <UART_SetConfig+0x5c4>)
 80055ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	2200      	movs	r2, #0
 80055f4:	603b      	str	r3, [r7, #0]
 80055f6:	607a      	str	r2, [r7, #4]
 80055f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005600:	f7fb fa7c 	bl	8000afc <__aeabi_uldivmod>
 8005604:	4602      	mov	r2, r0
 8005606:	460b      	mov	r3, r1
 8005608:	4610      	mov	r0, r2
 800560a:	4619      	mov	r1, r3
 800560c:	f04f 0200 	mov.w	r2, #0
 8005610:	f04f 0300 	mov.w	r3, #0
 8005614:	020b      	lsls	r3, r1, #8
 8005616:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800561a:	0202      	lsls	r2, r0, #8
 800561c:	6979      	ldr	r1, [r7, #20]
 800561e:	6849      	ldr	r1, [r1, #4]
 8005620:	0849      	lsrs	r1, r1, #1
 8005622:	2000      	movs	r0, #0
 8005624:	460c      	mov	r4, r1
 8005626:	4605      	mov	r5, r0
 8005628:	eb12 0804 	adds.w	r8, r2, r4
 800562c:	eb43 0905 	adc.w	r9, r3, r5
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	469a      	mov	sl, r3
 8005638:	4693      	mov	fp, r2
 800563a:	4652      	mov	r2, sl
 800563c:	465b      	mov	r3, fp
 800563e:	4640      	mov	r0, r8
 8005640:	4649      	mov	r1, r9
 8005642:	f7fb fa5b 	bl	8000afc <__aeabi_uldivmod>
 8005646:	4602      	mov	r2, r0
 8005648:	460b      	mov	r3, r1
 800564a:	4613      	mov	r3, r2
 800564c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800564e:	6a3b      	ldr	r3, [r7, #32]
 8005650:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005654:	d308      	bcc.n	8005668 <UART_SetConfig+0x430>
 8005656:	6a3b      	ldr	r3, [r7, #32]
 8005658:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800565c:	d204      	bcs.n	8005668 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	6a3a      	ldr	r2, [r7, #32]
 8005664:	60da      	str	r2, [r3, #12]
 8005666:	e0ce      	b.n	8005806 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800566e:	e0ca      	b.n	8005806 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	69db      	ldr	r3, [r3, #28]
 8005674:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005678:	d166      	bne.n	8005748 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800567a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800567e:	2b08      	cmp	r3, #8
 8005680:	d827      	bhi.n	80056d2 <UART_SetConfig+0x49a>
 8005682:	a201      	add	r2, pc, #4	@ (adr r2, 8005688 <UART_SetConfig+0x450>)
 8005684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005688:	080056ad 	.word	0x080056ad
 800568c:	080056b5 	.word	0x080056b5
 8005690:	080056bd 	.word	0x080056bd
 8005694:	080056d3 	.word	0x080056d3
 8005698:	080056c3 	.word	0x080056c3
 800569c:	080056d3 	.word	0x080056d3
 80056a0:	080056d3 	.word	0x080056d3
 80056a4:	080056d3 	.word	0x080056d3
 80056a8:	080056cb 	.word	0x080056cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056ac:	f7fe fb0a 	bl	8003cc4 <HAL_RCC_GetPCLK1Freq>
 80056b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056b2:	e014      	b.n	80056de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056b4:	f7fe fb1c 	bl	8003cf0 <HAL_RCC_GetPCLK2Freq>
 80056b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056ba:	e010      	b.n	80056de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056bc:	4b4e      	ldr	r3, [pc, #312]	@ (80057f8 <UART_SetConfig+0x5c0>)
 80056be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056c0:	e00d      	b.n	80056de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056c2:	f7fe fa91 	bl	8003be8 <HAL_RCC_GetSysClockFreq>
 80056c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056c8:	e009      	b.n	80056de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056d0:	e005      	b.n	80056de <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80056d2:	2300      	movs	r3, #0
 80056d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80056dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80056de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 8090 	beq.w	8005806 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ea:	4a44      	ldr	r2, [pc, #272]	@ (80057fc <UART_SetConfig+0x5c4>)
 80056ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056f0:	461a      	mov	r2, r3
 80056f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80056f8:	005a      	lsls	r2, r3, #1
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	085b      	lsrs	r3, r3, #1
 8005700:	441a      	add	r2, r3
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	fbb2 f3f3 	udiv	r3, r2, r3
 800570a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	2b0f      	cmp	r3, #15
 8005710:	d916      	bls.n	8005740 <UART_SetConfig+0x508>
 8005712:	6a3b      	ldr	r3, [r7, #32]
 8005714:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005718:	d212      	bcs.n	8005740 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800571a:	6a3b      	ldr	r3, [r7, #32]
 800571c:	b29b      	uxth	r3, r3
 800571e:	f023 030f 	bic.w	r3, r3, #15
 8005722:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005724:	6a3b      	ldr	r3, [r7, #32]
 8005726:	085b      	lsrs	r3, r3, #1
 8005728:	b29b      	uxth	r3, r3
 800572a:	f003 0307 	and.w	r3, r3, #7
 800572e:	b29a      	uxth	r2, r3
 8005730:	8bfb      	ldrh	r3, [r7, #30]
 8005732:	4313      	orrs	r3, r2
 8005734:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	8bfa      	ldrh	r2, [r7, #30]
 800573c:	60da      	str	r2, [r3, #12]
 800573e:	e062      	b.n	8005806 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005746:	e05e      	b.n	8005806 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005748:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800574c:	2b08      	cmp	r3, #8
 800574e:	d828      	bhi.n	80057a2 <UART_SetConfig+0x56a>
 8005750:	a201      	add	r2, pc, #4	@ (adr r2, 8005758 <UART_SetConfig+0x520>)
 8005752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005756:	bf00      	nop
 8005758:	0800577d 	.word	0x0800577d
 800575c:	08005785 	.word	0x08005785
 8005760:	0800578d 	.word	0x0800578d
 8005764:	080057a3 	.word	0x080057a3
 8005768:	08005793 	.word	0x08005793
 800576c:	080057a3 	.word	0x080057a3
 8005770:	080057a3 	.word	0x080057a3
 8005774:	080057a3 	.word	0x080057a3
 8005778:	0800579b 	.word	0x0800579b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800577c:	f7fe faa2 	bl	8003cc4 <HAL_RCC_GetPCLK1Freq>
 8005780:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005782:	e014      	b.n	80057ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005784:	f7fe fab4 	bl	8003cf0 <HAL_RCC_GetPCLK2Freq>
 8005788:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800578a:	e010      	b.n	80057ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800578c:	4b1a      	ldr	r3, [pc, #104]	@ (80057f8 <UART_SetConfig+0x5c0>)
 800578e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005790:	e00d      	b.n	80057ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005792:	f7fe fa29 	bl	8003be8 <HAL_RCC_GetSysClockFreq>
 8005796:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005798:	e009      	b.n	80057ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800579a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800579e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80057a0:	e005      	b.n	80057ae <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80057a2:	2300      	movs	r3, #0
 80057a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80057ac:	bf00      	nop
    }

    if (pclk != 0U)
 80057ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d028      	beq.n	8005806 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b8:	4a10      	ldr	r2, [pc, #64]	@ (80057fc <UART_SetConfig+0x5c4>)
 80057ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057be:	461a      	mov	r2, r3
 80057c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	085b      	lsrs	r3, r3, #1
 80057cc:	441a      	add	r2, r3
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057d8:	6a3b      	ldr	r3, [r7, #32]
 80057da:	2b0f      	cmp	r3, #15
 80057dc:	d910      	bls.n	8005800 <UART_SetConfig+0x5c8>
 80057de:	6a3b      	ldr	r3, [r7, #32]
 80057e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057e4:	d20c      	bcs.n	8005800 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	b29a      	uxth	r2, r3
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	60da      	str	r2, [r3, #12]
 80057f0:	e009      	b.n	8005806 <UART_SetConfig+0x5ce>
 80057f2:	bf00      	nop
 80057f4:	40008000 	.word	0x40008000
 80057f8:	00f42400 	.word	0x00f42400
 80057fc:	08007114 	.word	0x08007114
      }
      else
      {
        ret = HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2201      	movs	r2, #1
 800580a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	2201      	movs	r2, #1
 8005812:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	2200      	movs	r2, #0
 800581a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	2200      	movs	r2, #0
 8005820:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005822:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005826:	4618      	mov	r0, r3
 8005828:	3730      	adds	r7, #48	@ 0x30
 800582a:	46bd      	mov	sp, r7
 800582c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005830 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005830:	b480      	push	{r7}
 8005832:	b083      	sub	sp, #12
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800583c:	f003 0308 	and.w	r3, r3, #8
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00a      	beq.n	800585a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	430a      	orrs	r2, r1
 8005858:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00a      	beq.n	800587c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	430a      	orrs	r2, r1
 800587a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005880:	f003 0302 	and.w	r3, r3, #2
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00a      	beq.n	800589e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	430a      	orrs	r2, r1
 800589c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a2:	f003 0304 	and.w	r3, r3, #4
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00a      	beq.n	80058c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	430a      	orrs	r2, r1
 80058be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c4:	f003 0310 	and.w	r3, r3, #16
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00a      	beq.n	80058e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	430a      	orrs	r2, r1
 80058e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e6:	f003 0320 	and.w	r3, r3, #32
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00a      	beq.n	8005904 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	430a      	orrs	r2, r1
 8005902:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005908:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800590c:	2b00      	cmp	r3, #0
 800590e:	d01a      	beq.n	8005946 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	430a      	orrs	r2, r1
 8005924:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800592a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800592e:	d10a      	bne.n	8005946 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	430a      	orrs	r2, r1
 8005944:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800594a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00a      	beq.n	8005968 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	430a      	orrs	r2, r1
 8005966:	605a      	str	r2, [r3, #4]
  }
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b098      	sub	sp, #96	@ 0x60
 8005978:	af02      	add	r7, sp, #8
 800597a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005984:	f7fc f9f8 	bl	8001d78 <HAL_GetTick>
 8005988:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0308 	and.w	r3, r3, #8
 8005994:	2b08      	cmp	r3, #8
 8005996:	d12f      	bne.n	80059f8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005998:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800599c:	9300      	str	r3, [sp, #0]
 800599e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059a0:	2200      	movs	r2, #0
 80059a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 f88e 	bl	8005ac8 <UART_WaitOnFlagUntilTimeout>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d022      	beq.n	80059f8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ba:	e853 3f00 	ldrex	r3, [r3]
 80059be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	461a      	mov	r2, r3
 80059ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80059d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059d8:	e841 2300 	strex	r3, r2, [r1]
 80059dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80059de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1e6      	bne.n	80059b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2220      	movs	r2, #32
 80059e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e063      	b.n	8005ac0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 0304 	and.w	r3, r3, #4
 8005a02:	2b04      	cmp	r3, #4
 8005a04:	d149      	bne.n	8005a9a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a06:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a0a:	9300      	str	r3, [sp, #0]
 8005a0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f000 f857 	bl	8005ac8 <UART_WaitOnFlagUntilTimeout>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d03c      	beq.n	8005a9a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a28:	e853 3f00 	ldrex	r3, [r3]
 8005a2c:	623b      	str	r3, [r7, #32]
   return(result);
 8005a2e:	6a3b      	ldr	r3, [r7, #32]
 8005a30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a40:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a46:	e841 2300 	strex	r3, r2, [r1]
 8005a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1e6      	bne.n	8005a20 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	3308      	adds	r3, #8
 8005a58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	e853 3f00 	ldrex	r3, [r3]
 8005a60:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f023 0301 	bic.w	r3, r3, #1
 8005a68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	3308      	adds	r3, #8
 8005a70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a72:	61fa      	str	r2, [r7, #28]
 8005a74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a76:	69b9      	ldr	r1, [r7, #24]
 8005a78:	69fa      	ldr	r2, [r7, #28]
 8005a7a:	e841 2300 	strex	r3, r2, [r1]
 8005a7e:	617b      	str	r3, [r7, #20]
   return(result);
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d1e5      	bne.n	8005a52 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2220      	movs	r2, #32
 8005a8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a96:	2303      	movs	r3, #3
 8005a98:	e012      	b.n	8005ac0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2220      	movs	r2, #32
 8005aa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3758      	adds	r7, #88	@ 0x58
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	60b9      	str	r1, [r7, #8]
 8005ad2:	603b      	str	r3, [r7, #0]
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ad8:	e04f      	b.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae0:	d04b      	beq.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ae2:	f7fc f949 	bl	8001d78 <HAL_GetTick>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	1ad3      	subs	r3, r2, r3
 8005aec:	69ba      	ldr	r2, [r7, #24]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d302      	bcc.n	8005af8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d101      	bne.n	8005afc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e04e      	b.n	8005b9a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0304 	and.w	r3, r3, #4
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d037      	beq.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	2b80      	cmp	r3, #128	@ 0x80
 8005b0e:	d034      	beq.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2b40      	cmp	r3, #64	@ 0x40
 8005b14:	d031      	beq.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	69db      	ldr	r3, [r3, #28]
 8005b1c:	f003 0308 	and.w	r3, r3, #8
 8005b20:	2b08      	cmp	r3, #8
 8005b22:	d110      	bne.n	8005b46 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2208      	movs	r2, #8
 8005b2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f000 f838 	bl	8005ba2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2208      	movs	r2, #8
 8005b36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e029      	b.n	8005b9a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	69db      	ldr	r3, [r3, #28]
 8005b4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b54:	d111      	bne.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005b5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b60:	68f8      	ldr	r0, [r7, #12]
 8005b62:	f000 f81e 	bl	8005ba2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2220      	movs	r2, #32
 8005b6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e00f      	b.n	8005b9a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	69da      	ldr	r2, [r3, #28]
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	4013      	ands	r3, r2
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	bf0c      	ite	eq
 8005b8a:	2301      	moveq	r3, #1
 8005b8c:	2300      	movne	r3, #0
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	461a      	mov	r2, r3
 8005b92:	79fb      	ldrb	r3, [r7, #7]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d0a0      	beq.n	8005ada <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}

08005ba2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	b095      	sub	sp, #84	@ 0x54
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bb2:	e853 3f00 	ldrex	r3, [r3]
 8005bb6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bcc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005bce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bd0:	e841 2300 	strex	r3, r2, [r1]
 8005bd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d1e6      	bne.n	8005baa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	3308      	adds	r3, #8
 8005be2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be4:	6a3b      	ldr	r3, [r7, #32]
 8005be6:	e853 3f00 	ldrex	r3, [r3]
 8005bea:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bf2:	f023 0301 	bic.w	r3, r3, #1
 8005bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	3308      	adds	r3, #8
 8005bfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c08:	e841 2300 	strex	r3, r2, [r1]
 8005c0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d1e3      	bne.n	8005bdc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d118      	bne.n	8005c4e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	e853 3f00 	ldrex	r3, [r3]
 8005c28:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	f023 0310 	bic.w	r3, r3, #16
 8005c30:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	461a      	mov	r2, r3
 8005c38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c3a:	61bb      	str	r3, [r7, #24]
 8005c3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3e:	6979      	ldr	r1, [r7, #20]
 8005c40:	69ba      	ldr	r2, [r7, #24]
 8005c42:	e841 2300 	strex	r3, r2, [r1]
 8005c46:	613b      	str	r3, [r7, #16]
   return(result);
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1e6      	bne.n	8005c1c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2220      	movs	r2, #32
 8005c52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005c62:	bf00      	nop
 8005c64:	3754      	adds	r7, #84	@ 0x54
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	b084      	sub	sp, #16
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c7a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2200      	movs	r2, #0
 8005c88:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f7ff fabd 	bl	800520c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c92:	bf00      	nop
 8005c94:	3710      	adds	r7, #16
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}

08005c9a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c9a:	b580      	push	{r7, lr}
 8005c9c:	b088      	sub	sp, #32
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	e853 3f00 	ldrex	r3, [r3]
 8005cae:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cb6:	61fb      	str	r3, [r7, #28]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	61bb      	str	r3, [r7, #24]
 8005cc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc4:	6979      	ldr	r1, [r7, #20]
 8005cc6:	69ba      	ldr	r2, [r7, #24]
 8005cc8:	e841 2300 	strex	r3, r2, [r1]
 8005ccc:	613b      	str	r3, [r7, #16]
   return(result);
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1e6      	bne.n	8005ca2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2220      	movs	r2, #32
 8005cd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f7ff fa88 	bl	80051f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ce8:	bf00      	nop
 8005cea:	3720      	adds	r7, #32
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005cf8:	bf00      	nop
 8005cfa:	370c      	adds	r7, #12
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d101      	bne.n	8005d42 <HAL_UARTEx_DisableFifoMode+0x16>
 8005d3e:	2302      	movs	r3, #2
 8005d40:	e027      	b.n	8005d92 <HAL_UARTEx_DisableFifoMode+0x66>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2224      	movs	r2, #36	@ 0x24
 8005d4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f022 0201 	bic.w	r2, r2, #1
 8005d68:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005d70:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2220      	movs	r2, #32
 8005d84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3714      	adds	r7, #20
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr

08005d9e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005d9e:	b580      	push	{r7, lr}
 8005da0:	b084      	sub	sp, #16
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
 8005da6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d101      	bne.n	8005db6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005db2:	2302      	movs	r3, #2
 8005db4:	e02d      	b.n	8005e12 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2224      	movs	r2, #36	@ 0x24
 8005dc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f022 0201 	bic.w	r2, r2, #1
 8005ddc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	683a      	ldr	r2, [r7, #0]
 8005dee:	430a      	orrs	r2, r1
 8005df0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f000 f850 	bl	8005e98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68fa      	ldr	r2, [r7, #12]
 8005dfe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2220      	movs	r2, #32
 8005e04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}

08005e1a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e1a:	b580      	push	{r7, lr}
 8005e1c:	b084      	sub	sp, #16
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
 8005e22:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d101      	bne.n	8005e32 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005e2e:	2302      	movs	r3, #2
 8005e30:	e02d      	b.n	8005e8e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2224      	movs	r2, #36	@ 0x24
 8005e3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f022 0201 	bic.w	r2, r2, #1
 8005e58:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f812 	bl	8005e98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3710      	adds	r7, #16
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
	...

08005e98 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b085      	sub	sp, #20
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d108      	bne.n	8005eba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005eb8:	e031      	b.n	8005f1e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005eba:	2308      	movs	r3, #8
 8005ebc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005ebe:	2308      	movs	r3, #8
 8005ec0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	0e5b      	lsrs	r3, r3, #25
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	f003 0307 	and.w	r3, r3, #7
 8005ed0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	0f5b      	lsrs	r3, r3, #29
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	f003 0307 	and.w	r3, r3, #7
 8005ee0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005ee2:	7bbb      	ldrb	r3, [r7, #14]
 8005ee4:	7b3a      	ldrb	r2, [r7, #12]
 8005ee6:	4911      	ldr	r1, [pc, #68]	@ (8005f2c <UARTEx_SetNbDataToProcess+0x94>)
 8005ee8:	5c8a      	ldrb	r2, [r1, r2]
 8005eea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005eee:	7b3a      	ldrb	r2, [r7, #12]
 8005ef0:	490f      	ldr	r1, [pc, #60]	@ (8005f30 <UARTEx_SetNbDataToProcess+0x98>)
 8005ef2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005ef4:	fb93 f3f2 	sdiv	r3, r3, r2
 8005ef8:	b29a      	uxth	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f00:	7bfb      	ldrb	r3, [r7, #15]
 8005f02:	7b7a      	ldrb	r2, [r7, #13]
 8005f04:	4909      	ldr	r1, [pc, #36]	@ (8005f2c <UARTEx_SetNbDataToProcess+0x94>)
 8005f06:	5c8a      	ldrb	r2, [r1, r2]
 8005f08:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005f0c:	7b7a      	ldrb	r2, [r7, #13]
 8005f0e:	4908      	ldr	r1, [pc, #32]	@ (8005f30 <UARTEx_SetNbDataToProcess+0x98>)
 8005f10:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f12:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005f1e:	bf00      	nop
 8005f20:	3714      	adds	r7, #20
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop
 8005f2c:	0800712c 	.word	0x0800712c
 8005f30:	08007134 	.word	0x08007134

08005f34 <std>:
 8005f34:	2300      	movs	r3, #0
 8005f36:	b510      	push	{r4, lr}
 8005f38:	4604      	mov	r4, r0
 8005f3a:	e9c0 3300 	strd	r3, r3, [r0]
 8005f3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f42:	6083      	str	r3, [r0, #8]
 8005f44:	8181      	strh	r1, [r0, #12]
 8005f46:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f48:	81c2      	strh	r2, [r0, #14]
 8005f4a:	6183      	str	r3, [r0, #24]
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	2208      	movs	r2, #8
 8005f50:	305c      	adds	r0, #92	@ 0x5c
 8005f52:	f000 fab5 	bl	80064c0 <memset>
 8005f56:	4b0d      	ldr	r3, [pc, #52]	@ (8005f8c <std+0x58>)
 8005f58:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f90 <std+0x5c>)
 8005f5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8005f94 <std+0x60>)
 8005f60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f62:	4b0d      	ldr	r3, [pc, #52]	@ (8005f98 <std+0x64>)
 8005f64:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f66:	4b0d      	ldr	r3, [pc, #52]	@ (8005f9c <std+0x68>)
 8005f68:	6224      	str	r4, [r4, #32]
 8005f6a:	429c      	cmp	r4, r3
 8005f6c:	d006      	beq.n	8005f7c <std+0x48>
 8005f6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005f72:	4294      	cmp	r4, r2
 8005f74:	d002      	beq.n	8005f7c <std+0x48>
 8005f76:	33d0      	adds	r3, #208	@ 0xd0
 8005f78:	429c      	cmp	r4, r3
 8005f7a:	d105      	bne.n	8005f88 <std+0x54>
 8005f7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f84:	f000 bb14 	b.w	80065b0 <__retarget_lock_init_recursive>
 8005f88:	bd10      	pop	{r4, pc}
 8005f8a:	bf00      	nop
 8005f8c:	08006311 	.word	0x08006311
 8005f90:	08006333 	.word	0x08006333
 8005f94:	0800636b 	.word	0x0800636b
 8005f98:	0800638f 	.word	0x0800638f
 8005f9c:	20000320 	.word	0x20000320

08005fa0 <stdio_exit_handler>:
 8005fa0:	4a02      	ldr	r2, [pc, #8]	@ (8005fac <stdio_exit_handler+0xc>)
 8005fa2:	4903      	ldr	r1, [pc, #12]	@ (8005fb0 <stdio_exit_handler+0x10>)
 8005fa4:	4803      	ldr	r0, [pc, #12]	@ (8005fb4 <stdio_exit_handler+0x14>)
 8005fa6:	f000 b869 	b.w	800607c <_fwalk_sglue>
 8005faa:	bf00      	nop
 8005fac:	200000a4 	.word	0x200000a4
 8005fb0:	08006e61 	.word	0x08006e61
 8005fb4:	200000b4 	.word	0x200000b4

08005fb8 <cleanup_stdio>:
 8005fb8:	6841      	ldr	r1, [r0, #4]
 8005fba:	4b0c      	ldr	r3, [pc, #48]	@ (8005fec <cleanup_stdio+0x34>)
 8005fbc:	4299      	cmp	r1, r3
 8005fbe:	b510      	push	{r4, lr}
 8005fc0:	4604      	mov	r4, r0
 8005fc2:	d001      	beq.n	8005fc8 <cleanup_stdio+0x10>
 8005fc4:	f000 ff4c 	bl	8006e60 <_fflush_r>
 8005fc8:	68a1      	ldr	r1, [r4, #8]
 8005fca:	4b09      	ldr	r3, [pc, #36]	@ (8005ff0 <cleanup_stdio+0x38>)
 8005fcc:	4299      	cmp	r1, r3
 8005fce:	d002      	beq.n	8005fd6 <cleanup_stdio+0x1e>
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	f000 ff45 	bl	8006e60 <_fflush_r>
 8005fd6:	68e1      	ldr	r1, [r4, #12]
 8005fd8:	4b06      	ldr	r3, [pc, #24]	@ (8005ff4 <cleanup_stdio+0x3c>)
 8005fda:	4299      	cmp	r1, r3
 8005fdc:	d004      	beq.n	8005fe8 <cleanup_stdio+0x30>
 8005fde:	4620      	mov	r0, r4
 8005fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fe4:	f000 bf3c 	b.w	8006e60 <_fflush_r>
 8005fe8:	bd10      	pop	{r4, pc}
 8005fea:	bf00      	nop
 8005fec:	20000320 	.word	0x20000320
 8005ff0:	20000388 	.word	0x20000388
 8005ff4:	200003f0 	.word	0x200003f0

08005ff8 <global_stdio_init.part.0>:
 8005ff8:	b510      	push	{r4, lr}
 8005ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8006028 <global_stdio_init.part.0+0x30>)
 8005ffc:	4c0b      	ldr	r4, [pc, #44]	@ (800602c <global_stdio_init.part.0+0x34>)
 8005ffe:	4a0c      	ldr	r2, [pc, #48]	@ (8006030 <global_stdio_init.part.0+0x38>)
 8006000:	601a      	str	r2, [r3, #0]
 8006002:	4620      	mov	r0, r4
 8006004:	2200      	movs	r2, #0
 8006006:	2104      	movs	r1, #4
 8006008:	f7ff ff94 	bl	8005f34 <std>
 800600c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006010:	2201      	movs	r2, #1
 8006012:	2109      	movs	r1, #9
 8006014:	f7ff ff8e 	bl	8005f34 <std>
 8006018:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800601c:	2202      	movs	r2, #2
 800601e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006022:	2112      	movs	r1, #18
 8006024:	f7ff bf86 	b.w	8005f34 <std>
 8006028:	20000458 	.word	0x20000458
 800602c:	20000320 	.word	0x20000320
 8006030:	08005fa1 	.word	0x08005fa1

08006034 <__sfp_lock_acquire>:
 8006034:	4801      	ldr	r0, [pc, #4]	@ (800603c <__sfp_lock_acquire+0x8>)
 8006036:	f000 babc 	b.w	80065b2 <__retarget_lock_acquire_recursive>
 800603a:	bf00      	nop
 800603c:	20000461 	.word	0x20000461

08006040 <__sfp_lock_release>:
 8006040:	4801      	ldr	r0, [pc, #4]	@ (8006048 <__sfp_lock_release+0x8>)
 8006042:	f000 bab7 	b.w	80065b4 <__retarget_lock_release_recursive>
 8006046:	bf00      	nop
 8006048:	20000461 	.word	0x20000461

0800604c <__sinit>:
 800604c:	b510      	push	{r4, lr}
 800604e:	4604      	mov	r4, r0
 8006050:	f7ff fff0 	bl	8006034 <__sfp_lock_acquire>
 8006054:	6a23      	ldr	r3, [r4, #32]
 8006056:	b11b      	cbz	r3, 8006060 <__sinit+0x14>
 8006058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800605c:	f7ff bff0 	b.w	8006040 <__sfp_lock_release>
 8006060:	4b04      	ldr	r3, [pc, #16]	@ (8006074 <__sinit+0x28>)
 8006062:	6223      	str	r3, [r4, #32]
 8006064:	4b04      	ldr	r3, [pc, #16]	@ (8006078 <__sinit+0x2c>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1f5      	bne.n	8006058 <__sinit+0xc>
 800606c:	f7ff ffc4 	bl	8005ff8 <global_stdio_init.part.0>
 8006070:	e7f2      	b.n	8006058 <__sinit+0xc>
 8006072:	bf00      	nop
 8006074:	08005fb9 	.word	0x08005fb9
 8006078:	20000458 	.word	0x20000458

0800607c <_fwalk_sglue>:
 800607c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006080:	4607      	mov	r7, r0
 8006082:	4688      	mov	r8, r1
 8006084:	4614      	mov	r4, r2
 8006086:	2600      	movs	r6, #0
 8006088:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800608c:	f1b9 0901 	subs.w	r9, r9, #1
 8006090:	d505      	bpl.n	800609e <_fwalk_sglue+0x22>
 8006092:	6824      	ldr	r4, [r4, #0]
 8006094:	2c00      	cmp	r4, #0
 8006096:	d1f7      	bne.n	8006088 <_fwalk_sglue+0xc>
 8006098:	4630      	mov	r0, r6
 800609a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800609e:	89ab      	ldrh	r3, [r5, #12]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d907      	bls.n	80060b4 <_fwalk_sglue+0x38>
 80060a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80060a8:	3301      	adds	r3, #1
 80060aa:	d003      	beq.n	80060b4 <_fwalk_sglue+0x38>
 80060ac:	4629      	mov	r1, r5
 80060ae:	4638      	mov	r0, r7
 80060b0:	47c0      	blx	r8
 80060b2:	4306      	orrs	r6, r0
 80060b4:	3568      	adds	r5, #104	@ 0x68
 80060b6:	e7e9      	b.n	800608c <_fwalk_sglue+0x10>

080060b8 <iprintf>:
 80060b8:	b40f      	push	{r0, r1, r2, r3}
 80060ba:	b507      	push	{r0, r1, r2, lr}
 80060bc:	4906      	ldr	r1, [pc, #24]	@ (80060d8 <iprintf+0x20>)
 80060be:	ab04      	add	r3, sp, #16
 80060c0:	6808      	ldr	r0, [r1, #0]
 80060c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80060c6:	6881      	ldr	r1, [r0, #8]
 80060c8:	9301      	str	r3, [sp, #4]
 80060ca:	f000 fb9f 	bl	800680c <_vfiprintf_r>
 80060ce:	b003      	add	sp, #12
 80060d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80060d4:	b004      	add	sp, #16
 80060d6:	4770      	bx	lr
 80060d8:	200000b0 	.word	0x200000b0

080060dc <_puts_r>:
 80060dc:	6a03      	ldr	r3, [r0, #32]
 80060de:	b570      	push	{r4, r5, r6, lr}
 80060e0:	6884      	ldr	r4, [r0, #8]
 80060e2:	4605      	mov	r5, r0
 80060e4:	460e      	mov	r6, r1
 80060e6:	b90b      	cbnz	r3, 80060ec <_puts_r+0x10>
 80060e8:	f7ff ffb0 	bl	800604c <__sinit>
 80060ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80060ee:	07db      	lsls	r3, r3, #31
 80060f0:	d405      	bmi.n	80060fe <_puts_r+0x22>
 80060f2:	89a3      	ldrh	r3, [r4, #12]
 80060f4:	0598      	lsls	r0, r3, #22
 80060f6:	d402      	bmi.n	80060fe <_puts_r+0x22>
 80060f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80060fa:	f000 fa5a 	bl	80065b2 <__retarget_lock_acquire_recursive>
 80060fe:	89a3      	ldrh	r3, [r4, #12]
 8006100:	0719      	lsls	r1, r3, #28
 8006102:	d502      	bpl.n	800610a <_puts_r+0x2e>
 8006104:	6923      	ldr	r3, [r4, #16]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d135      	bne.n	8006176 <_puts_r+0x9a>
 800610a:	4621      	mov	r1, r4
 800610c:	4628      	mov	r0, r5
 800610e:	f000 f981 	bl	8006414 <__swsetup_r>
 8006112:	b380      	cbz	r0, 8006176 <_puts_r+0x9a>
 8006114:	f04f 35ff 	mov.w	r5, #4294967295
 8006118:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800611a:	07da      	lsls	r2, r3, #31
 800611c:	d405      	bmi.n	800612a <_puts_r+0x4e>
 800611e:	89a3      	ldrh	r3, [r4, #12]
 8006120:	059b      	lsls	r3, r3, #22
 8006122:	d402      	bmi.n	800612a <_puts_r+0x4e>
 8006124:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006126:	f000 fa45 	bl	80065b4 <__retarget_lock_release_recursive>
 800612a:	4628      	mov	r0, r5
 800612c:	bd70      	pop	{r4, r5, r6, pc}
 800612e:	2b00      	cmp	r3, #0
 8006130:	da04      	bge.n	800613c <_puts_r+0x60>
 8006132:	69a2      	ldr	r2, [r4, #24]
 8006134:	429a      	cmp	r2, r3
 8006136:	dc17      	bgt.n	8006168 <_puts_r+0x8c>
 8006138:	290a      	cmp	r1, #10
 800613a:	d015      	beq.n	8006168 <_puts_r+0x8c>
 800613c:	6823      	ldr	r3, [r4, #0]
 800613e:	1c5a      	adds	r2, r3, #1
 8006140:	6022      	str	r2, [r4, #0]
 8006142:	7019      	strb	r1, [r3, #0]
 8006144:	68a3      	ldr	r3, [r4, #8]
 8006146:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800614a:	3b01      	subs	r3, #1
 800614c:	60a3      	str	r3, [r4, #8]
 800614e:	2900      	cmp	r1, #0
 8006150:	d1ed      	bne.n	800612e <_puts_r+0x52>
 8006152:	2b00      	cmp	r3, #0
 8006154:	da11      	bge.n	800617a <_puts_r+0x9e>
 8006156:	4622      	mov	r2, r4
 8006158:	210a      	movs	r1, #10
 800615a:	4628      	mov	r0, r5
 800615c:	f000 f91b 	bl	8006396 <__swbuf_r>
 8006160:	3001      	adds	r0, #1
 8006162:	d0d7      	beq.n	8006114 <_puts_r+0x38>
 8006164:	250a      	movs	r5, #10
 8006166:	e7d7      	b.n	8006118 <_puts_r+0x3c>
 8006168:	4622      	mov	r2, r4
 800616a:	4628      	mov	r0, r5
 800616c:	f000 f913 	bl	8006396 <__swbuf_r>
 8006170:	3001      	adds	r0, #1
 8006172:	d1e7      	bne.n	8006144 <_puts_r+0x68>
 8006174:	e7ce      	b.n	8006114 <_puts_r+0x38>
 8006176:	3e01      	subs	r6, #1
 8006178:	e7e4      	b.n	8006144 <_puts_r+0x68>
 800617a:	6823      	ldr	r3, [r4, #0]
 800617c:	1c5a      	adds	r2, r3, #1
 800617e:	6022      	str	r2, [r4, #0]
 8006180:	220a      	movs	r2, #10
 8006182:	701a      	strb	r2, [r3, #0]
 8006184:	e7ee      	b.n	8006164 <_puts_r+0x88>
	...

08006188 <puts>:
 8006188:	4b02      	ldr	r3, [pc, #8]	@ (8006194 <puts+0xc>)
 800618a:	4601      	mov	r1, r0
 800618c:	6818      	ldr	r0, [r3, #0]
 800618e:	f7ff bfa5 	b.w	80060dc <_puts_r>
 8006192:	bf00      	nop
 8006194:	200000b0 	.word	0x200000b0

08006198 <setbuf>:
 8006198:	fab1 f281 	clz	r2, r1
 800619c:	0952      	lsrs	r2, r2, #5
 800619e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80061a2:	0052      	lsls	r2, r2, #1
 80061a4:	f000 b800 	b.w	80061a8 <setvbuf>

080061a8 <setvbuf>:
 80061a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80061ac:	461d      	mov	r5, r3
 80061ae:	4b57      	ldr	r3, [pc, #348]	@ (800630c <setvbuf+0x164>)
 80061b0:	681f      	ldr	r7, [r3, #0]
 80061b2:	4604      	mov	r4, r0
 80061b4:	460e      	mov	r6, r1
 80061b6:	4690      	mov	r8, r2
 80061b8:	b127      	cbz	r7, 80061c4 <setvbuf+0x1c>
 80061ba:	6a3b      	ldr	r3, [r7, #32]
 80061bc:	b913      	cbnz	r3, 80061c4 <setvbuf+0x1c>
 80061be:	4638      	mov	r0, r7
 80061c0:	f7ff ff44 	bl	800604c <__sinit>
 80061c4:	f1b8 0f02 	cmp.w	r8, #2
 80061c8:	d006      	beq.n	80061d8 <setvbuf+0x30>
 80061ca:	f1b8 0f01 	cmp.w	r8, #1
 80061ce:	f200 809a 	bhi.w	8006306 <setvbuf+0x15e>
 80061d2:	2d00      	cmp	r5, #0
 80061d4:	f2c0 8097 	blt.w	8006306 <setvbuf+0x15e>
 80061d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061da:	07d9      	lsls	r1, r3, #31
 80061dc:	d405      	bmi.n	80061ea <setvbuf+0x42>
 80061de:	89a3      	ldrh	r3, [r4, #12]
 80061e0:	059a      	lsls	r2, r3, #22
 80061e2:	d402      	bmi.n	80061ea <setvbuf+0x42>
 80061e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061e6:	f000 f9e4 	bl	80065b2 <__retarget_lock_acquire_recursive>
 80061ea:	4621      	mov	r1, r4
 80061ec:	4638      	mov	r0, r7
 80061ee:	f000 fe37 	bl	8006e60 <_fflush_r>
 80061f2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061f4:	b141      	cbz	r1, 8006208 <setvbuf+0x60>
 80061f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061fa:	4299      	cmp	r1, r3
 80061fc:	d002      	beq.n	8006204 <setvbuf+0x5c>
 80061fe:	4638      	mov	r0, r7
 8006200:	f000 f9da 	bl	80065b8 <_free_r>
 8006204:	2300      	movs	r3, #0
 8006206:	6363      	str	r3, [r4, #52]	@ 0x34
 8006208:	2300      	movs	r3, #0
 800620a:	61a3      	str	r3, [r4, #24]
 800620c:	6063      	str	r3, [r4, #4]
 800620e:	89a3      	ldrh	r3, [r4, #12]
 8006210:	061b      	lsls	r3, r3, #24
 8006212:	d503      	bpl.n	800621c <setvbuf+0x74>
 8006214:	6921      	ldr	r1, [r4, #16]
 8006216:	4638      	mov	r0, r7
 8006218:	f000 f9ce 	bl	80065b8 <_free_r>
 800621c:	89a3      	ldrh	r3, [r4, #12]
 800621e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8006222:	f023 0303 	bic.w	r3, r3, #3
 8006226:	f1b8 0f02 	cmp.w	r8, #2
 800622a:	81a3      	strh	r3, [r4, #12]
 800622c:	d061      	beq.n	80062f2 <setvbuf+0x14a>
 800622e:	ab01      	add	r3, sp, #4
 8006230:	466a      	mov	r2, sp
 8006232:	4621      	mov	r1, r4
 8006234:	4638      	mov	r0, r7
 8006236:	f000 fe3b 	bl	8006eb0 <__swhatbuf_r>
 800623a:	89a3      	ldrh	r3, [r4, #12]
 800623c:	4318      	orrs	r0, r3
 800623e:	81a0      	strh	r0, [r4, #12]
 8006240:	bb2d      	cbnz	r5, 800628e <setvbuf+0xe6>
 8006242:	9d00      	ldr	r5, [sp, #0]
 8006244:	4628      	mov	r0, r5
 8006246:	f000 fa01 	bl	800664c <malloc>
 800624a:	4606      	mov	r6, r0
 800624c:	2800      	cmp	r0, #0
 800624e:	d152      	bne.n	80062f6 <setvbuf+0x14e>
 8006250:	f8dd 9000 	ldr.w	r9, [sp]
 8006254:	45a9      	cmp	r9, r5
 8006256:	d140      	bne.n	80062da <setvbuf+0x132>
 8006258:	f04f 35ff 	mov.w	r5, #4294967295
 800625c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006260:	f043 0202 	orr.w	r2, r3, #2
 8006264:	81a2      	strh	r2, [r4, #12]
 8006266:	2200      	movs	r2, #0
 8006268:	60a2      	str	r2, [r4, #8]
 800626a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800626e:	6022      	str	r2, [r4, #0]
 8006270:	6122      	str	r2, [r4, #16]
 8006272:	2201      	movs	r2, #1
 8006274:	6162      	str	r2, [r4, #20]
 8006276:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006278:	07d6      	lsls	r6, r2, #31
 800627a:	d404      	bmi.n	8006286 <setvbuf+0xde>
 800627c:	0598      	lsls	r0, r3, #22
 800627e:	d402      	bmi.n	8006286 <setvbuf+0xde>
 8006280:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006282:	f000 f997 	bl	80065b4 <__retarget_lock_release_recursive>
 8006286:	4628      	mov	r0, r5
 8006288:	b003      	add	sp, #12
 800628a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800628e:	2e00      	cmp	r6, #0
 8006290:	d0d8      	beq.n	8006244 <setvbuf+0x9c>
 8006292:	6a3b      	ldr	r3, [r7, #32]
 8006294:	b913      	cbnz	r3, 800629c <setvbuf+0xf4>
 8006296:	4638      	mov	r0, r7
 8006298:	f7ff fed8 	bl	800604c <__sinit>
 800629c:	f1b8 0f01 	cmp.w	r8, #1
 80062a0:	bf08      	it	eq
 80062a2:	89a3      	ldrheq	r3, [r4, #12]
 80062a4:	6026      	str	r6, [r4, #0]
 80062a6:	bf04      	itt	eq
 80062a8:	f043 0301 	orreq.w	r3, r3, #1
 80062ac:	81a3      	strheq	r3, [r4, #12]
 80062ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062b2:	f013 0208 	ands.w	r2, r3, #8
 80062b6:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80062ba:	d01e      	beq.n	80062fa <setvbuf+0x152>
 80062bc:	07d9      	lsls	r1, r3, #31
 80062be:	bf41      	itttt	mi
 80062c0:	2200      	movmi	r2, #0
 80062c2:	426d      	negmi	r5, r5
 80062c4:	60a2      	strmi	r2, [r4, #8]
 80062c6:	61a5      	strmi	r5, [r4, #24]
 80062c8:	bf58      	it	pl
 80062ca:	60a5      	strpl	r5, [r4, #8]
 80062cc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80062ce:	07d2      	lsls	r2, r2, #31
 80062d0:	d401      	bmi.n	80062d6 <setvbuf+0x12e>
 80062d2:	059b      	lsls	r3, r3, #22
 80062d4:	d513      	bpl.n	80062fe <setvbuf+0x156>
 80062d6:	2500      	movs	r5, #0
 80062d8:	e7d5      	b.n	8006286 <setvbuf+0xde>
 80062da:	4648      	mov	r0, r9
 80062dc:	f000 f9b6 	bl	800664c <malloc>
 80062e0:	4606      	mov	r6, r0
 80062e2:	2800      	cmp	r0, #0
 80062e4:	d0b8      	beq.n	8006258 <setvbuf+0xb0>
 80062e6:	89a3      	ldrh	r3, [r4, #12]
 80062e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062ec:	81a3      	strh	r3, [r4, #12]
 80062ee:	464d      	mov	r5, r9
 80062f0:	e7cf      	b.n	8006292 <setvbuf+0xea>
 80062f2:	2500      	movs	r5, #0
 80062f4:	e7b2      	b.n	800625c <setvbuf+0xb4>
 80062f6:	46a9      	mov	r9, r5
 80062f8:	e7f5      	b.n	80062e6 <setvbuf+0x13e>
 80062fa:	60a2      	str	r2, [r4, #8]
 80062fc:	e7e6      	b.n	80062cc <setvbuf+0x124>
 80062fe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006300:	f000 f958 	bl	80065b4 <__retarget_lock_release_recursive>
 8006304:	e7e7      	b.n	80062d6 <setvbuf+0x12e>
 8006306:	f04f 35ff 	mov.w	r5, #4294967295
 800630a:	e7bc      	b.n	8006286 <setvbuf+0xde>
 800630c:	200000b0 	.word	0x200000b0

08006310 <__sread>:
 8006310:	b510      	push	{r4, lr}
 8006312:	460c      	mov	r4, r1
 8006314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006318:	f000 f8fc 	bl	8006514 <_read_r>
 800631c:	2800      	cmp	r0, #0
 800631e:	bfab      	itete	ge
 8006320:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006322:	89a3      	ldrhlt	r3, [r4, #12]
 8006324:	181b      	addge	r3, r3, r0
 8006326:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800632a:	bfac      	ite	ge
 800632c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800632e:	81a3      	strhlt	r3, [r4, #12]
 8006330:	bd10      	pop	{r4, pc}

08006332 <__swrite>:
 8006332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006336:	461f      	mov	r7, r3
 8006338:	898b      	ldrh	r3, [r1, #12]
 800633a:	05db      	lsls	r3, r3, #23
 800633c:	4605      	mov	r5, r0
 800633e:	460c      	mov	r4, r1
 8006340:	4616      	mov	r6, r2
 8006342:	d505      	bpl.n	8006350 <__swrite+0x1e>
 8006344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006348:	2302      	movs	r3, #2
 800634a:	2200      	movs	r2, #0
 800634c:	f000 f8d0 	bl	80064f0 <_lseek_r>
 8006350:	89a3      	ldrh	r3, [r4, #12]
 8006352:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006356:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800635a:	81a3      	strh	r3, [r4, #12]
 800635c:	4632      	mov	r2, r6
 800635e:	463b      	mov	r3, r7
 8006360:	4628      	mov	r0, r5
 8006362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006366:	f000 b8e7 	b.w	8006538 <_write_r>

0800636a <__sseek>:
 800636a:	b510      	push	{r4, lr}
 800636c:	460c      	mov	r4, r1
 800636e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006372:	f000 f8bd 	bl	80064f0 <_lseek_r>
 8006376:	1c43      	adds	r3, r0, #1
 8006378:	89a3      	ldrh	r3, [r4, #12]
 800637a:	bf15      	itete	ne
 800637c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800637e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006382:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006386:	81a3      	strheq	r3, [r4, #12]
 8006388:	bf18      	it	ne
 800638a:	81a3      	strhne	r3, [r4, #12]
 800638c:	bd10      	pop	{r4, pc}

0800638e <__sclose>:
 800638e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006392:	f000 b89d 	b.w	80064d0 <_close_r>

08006396 <__swbuf_r>:
 8006396:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006398:	460e      	mov	r6, r1
 800639a:	4614      	mov	r4, r2
 800639c:	4605      	mov	r5, r0
 800639e:	b118      	cbz	r0, 80063a8 <__swbuf_r+0x12>
 80063a0:	6a03      	ldr	r3, [r0, #32]
 80063a2:	b90b      	cbnz	r3, 80063a8 <__swbuf_r+0x12>
 80063a4:	f7ff fe52 	bl	800604c <__sinit>
 80063a8:	69a3      	ldr	r3, [r4, #24]
 80063aa:	60a3      	str	r3, [r4, #8]
 80063ac:	89a3      	ldrh	r3, [r4, #12]
 80063ae:	071a      	lsls	r2, r3, #28
 80063b0:	d501      	bpl.n	80063b6 <__swbuf_r+0x20>
 80063b2:	6923      	ldr	r3, [r4, #16]
 80063b4:	b943      	cbnz	r3, 80063c8 <__swbuf_r+0x32>
 80063b6:	4621      	mov	r1, r4
 80063b8:	4628      	mov	r0, r5
 80063ba:	f000 f82b 	bl	8006414 <__swsetup_r>
 80063be:	b118      	cbz	r0, 80063c8 <__swbuf_r+0x32>
 80063c0:	f04f 37ff 	mov.w	r7, #4294967295
 80063c4:	4638      	mov	r0, r7
 80063c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063c8:	6823      	ldr	r3, [r4, #0]
 80063ca:	6922      	ldr	r2, [r4, #16]
 80063cc:	1a98      	subs	r0, r3, r2
 80063ce:	6963      	ldr	r3, [r4, #20]
 80063d0:	b2f6      	uxtb	r6, r6
 80063d2:	4283      	cmp	r3, r0
 80063d4:	4637      	mov	r7, r6
 80063d6:	dc05      	bgt.n	80063e4 <__swbuf_r+0x4e>
 80063d8:	4621      	mov	r1, r4
 80063da:	4628      	mov	r0, r5
 80063dc:	f000 fd40 	bl	8006e60 <_fflush_r>
 80063e0:	2800      	cmp	r0, #0
 80063e2:	d1ed      	bne.n	80063c0 <__swbuf_r+0x2a>
 80063e4:	68a3      	ldr	r3, [r4, #8]
 80063e6:	3b01      	subs	r3, #1
 80063e8:	60a3      	str	r3, [r4, #8]
 80063ea:	6823      	ldr	r3, [r4, #0]
 80063ec:	1c5a      	adds	r2, r3, #1
 80063ee:	6022      	str	r2, [r4, #0]
 80063f0:	701e      	strb	r6, [r3, #0]
 80063f2:	6962      	ldr	r2, [r4, #20]
 80063f4:	1c43      	adds	r3, r0, #1
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d004      	beq.n	8006404 <__swbuf_r+0x6e>
 80063fa:	89a3      	ldrh	r3, [r4, #12]
 80063fc:	07db      	lsls	r3, r3, #31
 80063fe:	d5e1      	bpl.n	80063c4 <__swbuf_r+0x2e>
 8006400:	2e0a      	cmp	r6, #10
 8006402:	d1df      	bne.n	80063c4 <__swbuf_r+0x2e>
 8006404:	4621      	mov	r1, r4
 8006406:	4628      	mov	r0, r5
 8006408:	f000 fd2a 	bl	8006e60 <_fflush_r>
 800640c:	2800      	cmp	r0, #0
 800640e:	d0d9      	beq.n	80063c4 <__swbuf_r+0x2e>
 8006410:	e7d6      	b.n	80063c0 <__swbuf_r+0x2a>
	...

08006414 <__swsetup_r>:
 8006414:	b538      	push	{r3, r4, r5, lr}
 8006416:	4b29      	ldr	r3, [pc, #164]	@ (80064bc <__swsetup_r+0xa8>)
 8006418:	4605      	mov	r5, r0
 800641a:	6818      	ldr	r0, [r3, #0]
 800641c:	460c      	mov	r4, r1
 800641e:	b118      	cbz	r0, 8006428 <__swsetup_r+0x14>
 8006420:	6a03      	ldr	r3, [r0, #32]
 8006422:	b90b      	cbnz	r3, 8006428 <__swsetup_r+0x14>
 8006424:	f7ff fe12 	bl	800604c <__sinit>
 8006428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800642c:	0719      	lsls	r1, r3, #28
 800642e:	d422      	bmi.n	8006476 <__swsetup_r+0x62>
 8006430:	06da      	lsls	r2, r3, #27
 8006432:	d407      	bmi.n	8006444 <__swsetup_r+0x30>
 8006434:	2209      	movs	r2, #9
 8006436:	602a      	str	r2, [r5, #0]
 8006438:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800643c:	81a3      	strh	r3, [r4, #12]
 800643e:	f04f 30ff 	mov.w	r0, #4294967295
 8006442:	e033      	b.n	80064ac <__swsetup_r+0x98>
 8006444:	0758      	lsls	r0, r3, #29
 8006446:	d512      	bpl.n	800646e <__swsetup_r+0x5a>
 8006448:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800644a:	b141      	cbz	r1, 800645e <__swsetup_r+0x4a>
 800644c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006450:	4299      	cmp	r1, r3
 8006452:	d002      	beq.n	800645a <__swsetup_r+0x46>
 8006454:	4628      	mov	r0, r5
 8006456:	f000 f8af 	bl	80065b8 <_free_r>
 800645a:	2300      	movs	r3, #0
 800645c:	6363      	str	r3, [r4, #52]	@ 0x34
 800645e:	89a3      	ldrh	r3, [r4, #12]
 8006460:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006464:	81a3      	strh	r3, [r4, #12]
 8006466:	2300      	movs	r3, #0
 8006468:	6063      	str	r3, [r4, #4]
 800646a:	6923      	ldr	r3, [r4, #16]
 800646c:	6023      	str	r3, [r4, #0]
 800646e:	89a3      	ldrh	r3, [r4, #12]
 8006470:	f043 0308 	orr.w	r3, r3, #8
 8006474:	81a3      	strh	r3, [r4, #12]
 8006476:	6923      	ldr	r3, [r4, #16]
 8006478:	b94b      	cbnz	r3, 800648e <__swsetup_r+0x7a>
 800647a:	89a3      	ldrh	r3, [r4, #12]
 800647c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006480:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006484:	d003      	beq.n	800648e <__swsetup_r+0x7a>
 8006486:	4621      	mov	r1, r4
 8006488:	4628      	mov	r0, r5
 800648a:	f000 fd37 	bl	8006efc <__smakebuf_r>
 800648e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006492:	f013 0201 	ands.w	r2, r3, #1
 8006496:	d00a      	beq.n	80064ae <__swsetup_r+0x9a>
 8006498:	2200      	movs	r2, #0
 800649a:	60a2      	str	r2, [r4, #8]
 800649c:	6962      	ldr	r2, [r4, #20]
 800649e:	4252      	negs	r2, r2
 80064a0:	61a2      	str	r2, [r4, #24]
 80064a2:	6922      	ldr	r2, [r4, #16]
 80064a4:	b942      	cbnz	r2, 80064b8 <__swsetup_r+0xa4>
 80064a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80064aa:	d1c5      	bne.n	8006438 <__swsetup_r+0x24>
 80064ac:	bd38      	pop	{r3, r4, r5, pc}
 80064ae:	0799      	lsls	r1, r3, #30
 80064b0:	bf58      	it	pl
 80064b2:	6962      	ldrpl	r2, [r4, #20]
 80064b4:	60a2      	str	r2, [r4, #8]
 80064b6:	e7f4      	b.n	80064a2 <__swsetup_r+0x8e>
 80064b8:	2000      	movs	r0, #0
 80064ba:	e7f7      	b.n	80064ac <__swsetup_r+0x98>
 80064bc:	200000b0 	.word	0x200000b0

080064c0 <memset>:
 80064c0:	4402      	add	r2, r0
 80064c2:	4603      	mov	r3, r0
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d100      	bne.n	80064ca <memset+0xa>
 80064c8:	4770      	bx	lr
 80064ca:	f803 1b01 	strb.w	r1, [r3], #1
 80064ce:	e7f9      	b.n	80064c4 <memset+0x4>

080064d0 <_close_r>:
 80064d0:	b538      	push	{r3, r4, r5, lr}
 80064d2:	4d06      	ldr	r5, [pc, #24]	@ (80064ec <_close_r+0x1c>)
 80064d4:	2300      	movs	r3, #0
 80064d6:	4604      	mov	r4, r0
 80064d8:	4608      	mov	r0, r1
 80064da:	602b      	str	r3, [r5, #0]
 80064dc:	f7fb fb41 	bl	8001b62 <_close>
 80064e0:	1c43      	adds	r3, r0, #1
 80064e2:	d102      	bne.n	80064ea <_close_r+0x1a>
 80064e4:	682b      	ldr	r3, [r5, #0]
 80064e6:	b103      	cbz	r3, 80064ea <_close_r+0x1a>
 80064e8:	6023      	str	r3, [r4, #0]
 80064ea:	bd38      	pop	{r3, r4, r5, pc}
 80064ec:	2000045c 	.word	0x2000045c

080064f0 <_lseek_r>:
 80064f0:	b538      	push	{r3, r4, r5, lr}
 80064f2:	4d07      	ldr	r5, [pc, #28]	@ (8006510 <_lseek_r+0x20>)
 80064f4:	4604      	mov	r4, r0
 80064f6:	4608      	mov	r0, r1
 80064f8:	4611      	mov	r1, r2
 80064fa:	2200      	movs	r2, #0
 80064fc:	602a      	str	r2, [r5, #0]
 80064fe:	461a      	mov	r2, r3
 8006500:	f7fb fb56 	bl	8001bb0 <_lseek>
 8006504:	1c43      	adds	r3, r0, #1
 8006506:	d102      	bne.n	800650e <_lseek_r+0x1e>
 8006508:	682b      	ldr	r3, [r5, #0]
 800650a:	b103      	cbz	r3, 800650e <_lseek_r+0x1e>
 800650c:	6023      	str	r3, [r4, #0]
 800650e:	bd38      	pop	{r3, r4, r5, pc}
 8006510:	2000045c 	.word	0x2000045c

08006514 <_read_r>:
 8006514:	b538      	push	{r3, r4, r5, lr}
 8006516:	4d07      	ldr	r5, [pc, #28]	@ (8006534 <_read_r+0x20>)
 8006518:	4604      	mov	r4, r0
 800651a:	4608      	mov	r0, r1
 800651c:	4611      	mov	r1, r2
 800651e:	2200      	movs	r2, #0
 8006520:	602a      	str	r2, [r5, #0]
 8006522:	461a      	mov	r2, r3
 8006524:	f7fb fb00 	bl	8001b28 <_read>
 8006528:	1c43      	adds	r3, r0, #1
 800652a:	d102      	bne.n	8006532 <_read_r+0x1e>
 800652c:	682b      	ldr	r3, [r5, #0]
 800652e:	b103      	cbz	r3, 8006532 <_read_r+0x1e>
 8006530:	6023      	str	r3, [r4, #0]
 8006532:	bd38      	pop	{r3, r4, r5, pc}
 8006534:	2000045c 	.word	0x2000045c

08006538 <_write_r>:
 8006538:	b538      	push	{r3, r4, r5, lr}
 800653a:	4d07      	ldr	r5, [pc, #28]	@ (8006558 <_write_r+0x20>)
 800653c:	4604      	mov	r4, r0
 800653e:	4608      	mov	r0, r1
 8006540:	4611      	mov	r1, r2
 8006542:	2200      	movs	r2, #0
 8006544:	602a      	str	r2, [r5, #0]
 8006546:	461a      	mov	r2, r3
 8006548:	f7fa ff50 	bl	80013ec <_write>
 800654c:	1c43      	adds	r3, r0, #1
 800654e:	d102      	bne.n	8006556 <_write_r+0x1e>
 8006550:	682b      	ldr	r3, [r5, #0]
 8006552:	b103      	cbz	r3, 8006556 <_write_r+0x1e>
 8006554:	6023      	str	r3, [r4, #0]
 8006556:	bd38      	pop	{r3, r4, r5, pc}
 8006558:	2000045c 	.word	0x2000045c

0800655c <__errno>:
 800655c:	4b01      	ldr	r3, [pc, #4]	@ (8006564 <__errno+0x8>)
 800655e:	6818      	ldr	r0, [r3, #0]
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	200000b0 	.word	0x200000b0

08006568 <__libc_init_array>:
 8006568:	b570      	push	{r4, r5, r6, lr}
 800656a:	4d0d      	ldr	r5, [pc, #52]	@ (80065a0 <__libc_init_array+0x38>)
 800656c:	4c0d      	ldr	r4, [pc, #52]	@ (80065a4 <__libc_init_array+0x3c>)
 800656e:	1b64      	subs	r4, r4, r5
 8006570:	10a4      	asrs	r4, r4, #2
 8006572:	2600      	movs	r6, #0
 8006574:	42a6      	cmp	r6, r4
 8006576:	d109      	bne.n	800658c <__libc_init_array+0x24>
 8006578:	4d0b      	ldr	r5, [pc, #44]	@ (80065a8 <__libc_init_array+0x40>)
 800657a:	4c0c      	ldr	r4, [pc, #48]	@ (80065ac <__libc_init_array+0x44>)
 800657c:	f000 fd2c 	bl	8006fd8 <_init>
 8006580:	1b64      	subs	r4, r4, r5
 8006582:	10a4      	asrs	r4, r4, #2
 8006584:	2600      	movs	r6, #0
 8006586:	42a6      	cmp	r6, r4
 8006588:	d105      	bne.n	8006596 <__libc_init_array+0x2e>
 800658a:	bd70      	pop	{r4, r5, r6, pc}
 800658c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006590:	4798      	blx	r3
 8006592:	3601      	adds	r6, #1
 8006594:	e7ee      	b.n	8006574 <__libc_init_array+0xc>
 8006596:	f855 3b04 	ldr.w	r3, [r5], #4
 800659a:	4798      	blx	r3
 800659c:	3601      	adds	r6, #1
 800659e:	e7f2      	b.n	8006586 <__libc_init_array+0x1e>
 80065a0:	08007178 	.word	0x08007178
 80065a4:	08007178 	.word	0x08007178
 80065a8:	08007178 	.word	0x08007178
 80065ac:	0800717c 	.word	0x0800717c

080065b0 <__retarget_lock_init_recursive>:
 80065b0:	4770      	bx	lr

080065b2 <__retarget_lock_acquire_recursive>:
 80065b2:	4770      	bx	lr

080065b4 <__retarget_lock_release_recursive>:
 80065b4:	4770      	bx	lr
	...

080065b8 <_free_r>:
 80065b8:	b538      	push	{r3, r4, r5, lr}
 80065ba:	4605      	mov	r5, r0
 80065bc:	2900      	cmp	r1, #0
 80065be:	d041      	beq.n	8006644 <_free_r+0x8c>
 80065c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065c4:	1f0c      	subs	r4, r1, #4
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	bfb8      	it	lt
 80065ca:	18e4      	addlt	r4, r4, r3
 80065cc:	f000 f8e8 	bl	80067a0 <__malloc_lock>
 80065d0:	4a1d      	ldr	r2, [pc, #116]	@ (8006648 <_free_r+0x90>)
 80065d2:	6813      	ldr	r3, [r2, #0]
 80065d4:	b933      	cbnz	r3, 80065e4 <_free_r+0x2c>
 80065d6:	6063      	str	r3, [r4, #4]
 80065d8:	6014      	str	r4, [r2, #0]
 80065da:	4628      	mov	r0, r5
 80065dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065e0:	f000 b8e4 	b.w	80067ac <__malloc_unlock>
 80065e4:	42a3      	cmp	r3, r4
 80065e6:	d908      	bls.n	80065fa <_free_r+0x42>
 80065e8:	6820      	ldr	r0, [r4, #0]
 80065ea:	1821      	adds	r1, r4, r0
 80065ec:	428b      	cmp	r3, r1
 80065ee:	bf01      	itttt	eq
 80065f0:	6819      	ldreq	r1, [r3, #0]
 80065f2:	685b      	ldreq	r3, [r3, #4]
 80065f4:	1809      	addeq	r1, r1, r0
 80065f6:	6021      	streq	r1, [r4, #0]
 80065f8:	e7ed      	b.n	80065d6 <_free_r+0x1e>
 80065fa:	461a      	mov	r2, r3
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	b10b      	cbz	r3, 8006604 <_free_r+0x4c>
 8006600:	42a3      	cmp	r3, r4
 8006602:	d9fa      	bls.n	80065fa <_free_r+0x42>
 8006604:	6811      	ldr	r1, [r2, #0]
 8006606:	1850      	adds	r0, r2, r1
 8006608:	42a0      	cmp	r0, r4
 800660a:	d10b      	bne.n	8006624 <_free_r+0x6c>
 800660c:	6820      	ldr	r0, [r4, #0]
 800660e:	4401      	add	r1, r0
 8006610:	1850      	adds	r0, r2, r1
 8006612:	4283      	cmp	r3, r0
 8006614:	6011      	str	r1, [r2, #0]
 8006616:	d1e0      	bne.n	80065da <_free_r+0x22>
 8006618:	6818      	ldr	r0, [r3, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	6053      	str	r3, [r2, #4]
 800661e:	4408      	add	r0, r1
 8006620:	6010      	str	r0, [r2, #0]
 8006622:	e7da      	b.n	80065da <_free_r+0x22>
 8006624:	d902      	bls.n	800662c <_free_r+0x74>
 8006626:	230c      	movs	r3, #12
 8006628:	602b      	str	r3, [r5, #0]
 800662a:	e7d6      	b.n	80065da <_free_r+0x22>
 800662c:	6820      	ldr	r0, [r4, #0]
 800662e:	1821      	adds	r1, r4, r0
 8006630:	428b      	cmp	r3, r1
 8006632:	bf04      	itt	eq
 8006634:	6819      	ldreq	r1, [r3, #0]
 8006636:	685b      	ldreq	r3, [r3, #4]
 8006638:	6063      	str	r3, [r4, #4]
 800663a:	bf04      	itt	eq
 800663c:	1809      	addeq	r1, r1, r0
 800663e:	6021      	streq	r1, [r4, #0]
 8006640:	6054      	str	r4, [r2, #4]
 8006642:	e7ca      	b.n	80065da <_free_r+0x22>
 8006644:	bd38      	pop	{r3, r4, r5, pc}
 8006646:	bf00      	nop
 8006648:	20000468 	.word	0x20000468

0800664c <malloc>:
 800664c:	4b02      	ldr	r3, [pc, #8]	@ (8006658 <malloc+0xc>)
 800664e:	4601      	mov	r1, r0
 8006650:	6818      	ldr	r0, [r3, #0]
 8006652:	f000 b825 	b.w	80066a0 <_malloc_r>
 8006656:	bf00      	nop
 8006658:	200000b0 	.word	0x200000b0

0800665c <sbrk_aligned>:
 800665c:	b570      	push	{r4, r5, r6, lr}
 800665e:	4e0f      	ldr	r6, [pc, #60]	@ (800669c <sbrk_aligned+0x40>)
 8006660:	460c      	mov	r4, r1
 8006662:	6831      	ldr	r1, [r6, #0]
 8006664:	4605      	mov	r5, r0
 8006666:	b911      	cbnz	r1, 800666e <sbrk_aligned+0x12>
 8006668:	f000 fca6 	bl	8006fb8 <_sbrk_r>
 800666c:	6030      	str	r0, [r6, #0]
 800666e:	4621      	mov	r1, r4
 8006670:	4628      	mov	r0, r5
 8006672:	f000 fca1 	bl	8006fb8 <_sbrk_r>
 8006676:	1c43      	adds	r3, r0, #1
 8006678:	d103      	bne.n	8006682 <sbrk_aligned+0x26>
 800667a:	f04f 34ff 	mov.w	r4, #4294967295
 800667e:	4620      	mov	r0, r4
 8006680:	bd70      	pop	{r4, r5, r6, pc}
 8006682:	1cc4      	adds	r4, r0, #3
 8006684:	f024 0403 	bic.w	r4, r4, #3
 8006688:	42a0      	cmp	r0, r4
 800668a:	d0f8      	beq.n	800667e <sbrk_aligned+0x22>
 800668c:	1a21      	subs	r1, r4, r0
 800668e:	4628      	mov	r0, r5
 8006690:	f000 fc92 	bl	8006fb8 <_sbrk_r>
 8006694:	3001      	adds	r0, #1
 8006696:	d1f2      	bne.n	800667e <sbrk_aligned+0x22>
 8006698:	e7ef      	b.n	800667a <sbrk_aligned+0x1e>
 800669a:	bf00      	nop
 800669c:	20000464 	.word	0x20000464

080066a0 <_malloc_r>:
 80066a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066a4:	1ccd      	adds	r5, r1, #3
 80066a6:	f025 0503 	bic.w	r5, r5, #3
 80066aa:	3508      	adds	r5, #8
 80066ac:	2d0c      	cmp	r5, #12
 80066ae:	bf38      	it	cc
 80066b0:	250c      	movcc	r5, #12
 80066b2:	2d00      	cmp	r5, #0
 80066b4:	4606      	mov	r6, r0
 80066b6:	db01      	blt.n	80066bc <_malloc_r+0x1c>
 80066b8:	42a9      	cmp	r1, r5
 80066ba:	d904      	bls.n	80066c6 <_malloc_r+0x26>
 80066bc:	230c      	movs	r3, #12
 80066be:	6033      	str	r3, [r6, #0]
 80066c0:	2000      	movs	r0, #0
 80066c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800679c <_malloc_r+0xfc>
 80066ca:	f000 f869 	bl	80067a0 <__malloc_lock>
 80066ce:	f8d8 3000 	ldr.w	r3, [r8]
 80066d2:	461c      	mov	r4, r3
 80066d4:	bb44      	cbnz	r4, 8006728 <_malloc_r+0x88>
 80066d6:	4629      	mov	r1, r5
 80066d8:	4630      	mov	r0, r6
 80066da:	f7ff ffbf 	bl	800665c <sbrk_aligned>
 80066de:	1c43      	adds	r3, r0, #1
 80066e0:	4604      	mov	r4, r0
 80066e2:	d158      	bne.n	8006796 <_malloc_r+0xf6>
 80066e4:	f8d8 4000 	ldr.w	r4, [r8]
 80066e8:	4627      	mov	r7, r4
 80066ea:	2f00      	cmp	r7, #0
 80066ec:	d143      	bne.n	8006776 <_malloc_r+0xd6>
 80066ee:	2c00      	cmp	r4, #0
 80066f0:	d04b      	beq.n	800678a <_malloc_r+0xea>
 80066f2:	6823      	ldr	r3, [r4, #0]
 80066f4:	4639      	mov	r1, r7
 80066f6:	4630      	mov	r0, r6
 80066f8:	eb04 0903 	add.w	r9, r4, r3
 80066fc:	f000 fc5c 	bl	8006fb8 <_sbrk_r>
 8006700:	4581      	cmp	r9, r0
 8006702:	d142      	bne.n	800678a <_malloc_r+0xea>
 8006704:	6821      	ldr	r1, [r4, #0]
 8006706:	1a6d      	subs	r5, r5, r1
 8006708:	4629      	mov	r1, r5
 800670a:	4630      	mov	r0, r6
 800670c:	f7ff ffa6 	bl	800665c <sbrk_aligned>
 8006710:	3001      	adds	r0, #1
 8006712:	d03a      	beq.n	800678a <_malloc_r+0xea>
 8006714:	6823      	ldr	r3, [r4, #0]
 8006716:	442b      	add	r3, r5
 8006718:	6023      	str	r3, [r4, #0]
 800671a:	f8d8 3000 	ldr.w	r3, [r8]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	bb62      	cbnz	r2, 800677c <_malloc_r+0xdc>
 8006722:	f8c8 7000 	str.w	r7, [r8]
 8006726:	e00f      	b.n	8006748 <_malloc_r+0xa8>
 8006728:	6822      	ldr	r2, [r4, #0]
 800672a:	1b52      	subs	r2, r2, r5
 800672c:	d420      	bmi.n	8006770 <_malloc_r+0xd0>
 800672e:	2a0b      	cmp	r2, #11
 8006730:	d917      	bls.n	8006762 <_malloc_r+0xc2>
 8006732:	1961      	adds	r1, r4, r5
 8006734:	42a3      	cmp	r3, r4
 8006736:	6025      	str	r5, [r4, #0]
 8006738:	bf18      	it	ne
 800673a:	6059      	strne	r1, [r3, #4]
 800673c:	6863      	ldr	r3, [r4, #4]
 800673e:	bf08      	it	eq
 8006740:	f8c8 1000 	streq.w	r1, [r8]
 8006744:	5162      	str	r2, [r4, r5]
 8006746:	604b      	str	r3, [r1, #4]
 8006748:	4630      	mov	r0, r6
 800674a:	f000 f82f 	bl	80067ac <__malloc_unlock>
 800674e:	f104 000b 	add.w	r0, r4, #11
 8006752:	1d23      	adds	r3, r4, #4
 8006754:	f020 0007 	bic.w	r0, r0, #7
 8006758:	1ac2      	subs	r2, r0, r3
 800675a:	bf1c      	itt	ne
 800675c:	1a1b      	subne	r3, r3, r0
 800675e:	50a3      	strne	r3, [r4, r2]
 8006760:	e7af      	b.n	80066c2 <_malloc_r+0x22>
 8006762:	6862      	ldr	r2, [r4, #4]
 8006764:	42a3      	cmp	r3, r4
 8006766:	bf0c      	ite	eq
 8006768:	f8c8 2000 	streq.w	r2, [r8]
 800676c:	605a      	strne	r2, [r3, #4]
 800676e:	e7eb      	b.n	8006748 <_malloc_r+0xa8>
 8006770:	4623      	mov	r3, r4
 8006772:	6864      	ldr	r4, [r4, #4]
 8006774:	e7ae      	b.n	80066d4 <_malloc_r+0x34>
 8006776:	463c      	mov	r4, r7
 8006778:	687f      	ldr	r7, [r7, #4]
 800677a:	e7b6      	b.n	80066ea <_malloc_r+0x4a>
 800677c:	461a      	mov	r2, r3
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	42a3      	cmp	r3, r4
 8006782:	d1fb      	bne.n	800677c <_malloc_r+0xdc>
 8006784:	2300      	movs	r3, #0
 8006786:	6053      	str	r3, [r2, #4]
 8006788:	e7de      	b.n	8006748 <_malloc_r+0xa8>
 800678a:	230c      	movs	r3, #12
 800678c:	6033      	str	r3, [r6, #0]
 800678e:	4630      	mov	r0, r6
 8006790:	f000 f80c 	bl	80067ac <__malloc_unlock>
 8006794:	e794      	b.n	80066c0 <_malloc_r+0x20>
 8006796:	6005      	str	r5, [r0, #0]
 8006798:	e7d6      	b.n	8006748 <_malloc_r+0xa8>
 800679a:	bf00      	nop
 800679c:	20000468 	.word	0x20000468

080067a0 <__malloc_lock>:
 80067a0:	4801      	ldr	r0, [pc, #4]	@ (80067a8 <__malloc_lock+0x8>)
 80067a2:	f7ff bf06 	b.w	80065b2 <__retarget_lock_acquire_recursive>
 80067a6:	bf00      	nop
 80067a8:	20000460 	.word	0x20000460

080067ac <__malloc_unlock>:
 80067ac:	4801      	ldr	r0, [pc, #4]	@ (80067b4 <__malloc_unlock+0x8>)
 80067ae:	f7ff bf01 	b.w	80065b4 <__retarget_lock_release_recursive>
 80067b2:	bf00      	nop
 80067b4:	20000460 	.word	0x20000460

080067b8 <__sfputc_r>:
 80067b8:	6893      	ldr	r3, [r2, #8]
 80067ba:	3b01      	subs	r3, #1
 80067bc:	2b00      	cmp	r3, #0
 80067be:	b410      	push	{r4}
 80067c0:	6093      	str	r3, [r2, #8]
 80067c2:	da08      	bge.n	80067d6 <__sfputc_r+0x1e>
 80067c4:	6994      	ldr	r4, [r2, #24]
 80067c6:	42a3      	cmp	r3, r4
 80067c8:	db01      	blt.n	80067ce <__sfputc_r+0x16>
 80067ca:	290a      	cmp	r1, #10
 80067cc:	d103      	bne.n	80067d6 <__sfputc_r+0x1e>
 80067ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067d2:	f7ff bde0 	b.w	8006396 <__swbuf_r>
 80067d6:	6813      	ldr	r3, [r2, #0]
 80067d8:	1c58      	adds	r0, r3, #1
 80067da:	6010      	str	r0, [r2, #0]
 80067dc:	7019      	strb	r1, [r3, #0]
 80067de:	4608      	mov	r0, r1
 80067e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067e4:	4770      	bx	lr

080067e6 <__sfputs_r>:
 80067e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e8:	4606      	mov	r6, r0
 80067ea:	460f      	mov	r7, r1
 80067ec:	4614      	mov	r4, r2
 80067ee:	18d5      	adds	r5, r2, r3
 80067f0:	42ac      	cmp	r4, r5
 80067f2:	d101      	bne.n	80067f8 <__sfputs_r+0x12>
 80067f4:	2000      	movs	r0, #0
 80067f6:	e007      	b.n	8006808 <__sfputs_r+0x22>
 80067f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067fc:	463a      	mov	r2, r7
 80067fe:	4630      	mov	r0, r6
 8006800:	f7ff ffda 	bl	80067b8 <__sfputc_r>
 8006804:	1c43      	adds	r3, r0, #1
 8006806:	d1f3      	bne.n	80067f0 <__sfputs_r+0xa>
 8006808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800680c <_vfiprintf_r>:
 800680c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006810:	460d      	mov	r5, r1
 8006812:	b09d      	sub	sp, #116	@ 0x74
 8006814:	4614      	mov	r4, r2
 8006816:	4698      	mov	r8, r3
 8006818:	4606      	mov	r6, r0
 800681a:	b118      	cbz	r0, 8006824 <_vfiprintf_r+0x18>
 800681c:	6a03      	ldr	r3, [r0, #32]
 800681e:	b90b      	cbnz	r3, 8006824 <_vfiprintf_r+0x18>
 8006820:	f7ff fc14 	bl	800604c <__sinit>
 8006824:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006826:	07d9      	lsls	r1, r3, #31
 8006828:	d405      	bmi.n	8006836 <_vfiprintf_r+0x2a>
 800682a:	89ab      	ldrh	r3, [r5, #12]
 800682c:	059a      	lsls	r2, r3, #22
 800682e:	d402      	bmi.n	8006836 <_vfiprintf_r+0x2a>
 8006830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006832:	f7ff febe 	bl	80065b2 <__retarget_lock_acquire_recursive>
 8006836:	89ab      	ldrh	r3, [r5, #12]
 8006838:	071b      	lsls	r3, r3, #28
 800683a:	d501      	bpl.n	8006840 <_vfiprintf_r+0x34>
 800683c:	692b      	ldr	r3, [r5, #16]
 800683e:	b99b      	cbnz	r3, 8006868 <_vfiprintf_r+0x5c>
 8006840:	4629      	mov	r1, r5
 8006842:	4630      	mov	r0, r6
 8006844:	f7ff fde6 	bl	8006414 <__swsetup_r>
 8006848:	b170      	cbz	r0, 8006868 <_vfiprintf_r+0x5c>
 800684a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800684c:	07dc      	lsls	r4, r3, #31
 800684e:	d504      	bpl.n	800685a <_vfiprintf_r+0x4e>
 8006850:	f04f 30ff 	mov.w	r0, #4294967295
 8006854:	b01d      	add	sp, #116	@ 0x74
 8006856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800685a:	89ab      	ldrh	r3, [r5, #12]
 800685c:	0598      	lsls	r0, r3, #22
 800685e:	d4f7      	bmi.n	8006850 <_vfiprintf_r+0x44>
 8006860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006862:	f7ff fea7 	bl	80065b4 <__retarget_lock_release_recursive>
 8006866:	e7f3      	b.n	8006850 <_vfiprintf_r+0x44>
 8006868:	2300      	movs	r3, #0
 800686a:	9309      	str	r3, [sp, #36]	@ 0x24
 800686c:	2320      	movs	r3, #32
 800686e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006872:	f8cd 800c 	str.w	r8, [sp, #12]
 8006876:	2330      	movs	r3, #48	@ 0x30
 8006878:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006a28 <_vfiprintf_r+0x21c>
 800687c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006880:	f04f 0901 	mov.w	r9, #1
 8006884:	4623      	mov	r3, r4
 8006886:	469a      	mov	sl, r3
 8006888:	f813 2b01 	ldrb.w	r2, [r3], #1
 800688c:	b10a      	cbz	r2, 8006892 <_vfiprintf_r+0x86>
 800688e:	2a25      	cmp	r2, #37	@ 0x25
 8006890:	d1f9      	bne.n	8006886 <_vfiprintf_r+0x7a>
 8006892:	ebba 0b04 	subs.w	fp, sl, r4
 8006896:	d00b      	beq.n	80068b0 <_vfiprintf_r+0xa4>
 8006898:	465b      	mov	r3, fp
 800689a:	4622      	mov	r2, r4
 800689c:	4629      	mov	r1, r5
 800689e:	4630      	mov	r0, r6
 80068a0:	f7ff ffa1 	bl	80067e6 <__sfputs_r>
 80068a4:	3001      	adds	r0, #1
 80068a6:	f000 80a7 	beq.w	80069f8 <_vfiprintf_r+0x1ec>
 80068aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068ac:	445a      	add	r2, fp
 80068ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80068b0:	f89a 3000 	ldrb.w	r3, [sl]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f000 809f 	beq.w	80069f8 <_vfiprintf_r+0x1ec>
 80068ba:	2300      	movs	r3, #0
 80068bc:	f04f 32ff 	mov.w	r2, #4294967295
 80068c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068c4:	f10a 0a01 	add.w	sl, sl, #1
 80068c8:	9304      	str	r3, [sp, #16]
 80068ca:	9307      	str	r3, [sp, #28]
 80068cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80068d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80068d2:	4654      	mov	r4, sl
 80068d4:	2205      	movs	r2, #5
 80068d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068da:	4853      	ldr	r0, [pc, #332]	@ (8006a28 <_vfiprintf_r+0x21c>)
 80068dc:	f7f9 fca0 	bl	8000220 <memchr>
 80068e0:	9a04      	ldr	r2, [sp, #16]
 80068e2:	b9d8      	cbnz	r0, 800691c <_vfiprintf_r+0x110>
 80068e4:	06d1      	lsls	r1, r2, #27
 80068e6:	bf44      	itt	mi
 80068e8:	2320      	movmi	r3, #32
 80068ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068ee:	0713      	lsls	r3, r2, #28
 80068f0:	bf44      	itt	mi
 80068f2:	232b      	movmi	r3, #43	@ 0x2b
 80068f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068f8:	f89a 3000 	ldrb.w	r3, [sl]
 80068fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80068fe:	d015      	beq.n	800692c <_vfiprintf_r+0x120>
 8006900:	9a07      	ldr	r2, [sp, #28]
 8006902:	4654      	mov	r4, sl
 8006904:	2000      	movs	r0, #0
 8006906:	f04f 0c0a 	mov.w	ip, #10
 800690a:	4621      	mov	r1, r4
 800690c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006910:	3b30      	subs	r3, #48	@ 0x30
 8006912:	2b09      	cmp	r3, #9
 8006914:	d94b      	bls.n	80069ae <_vfiprintf_r+0x1a2>
 8006916:	b1b0      	cbz	r0, 8006946 <_vfiprintf_r+0x13a>
 8006918:	9207      	str	r2, [sp, #28]
 800691a:	e014      	b.n	8006946 <_vfiprintf_r+0x13a>
 800691c:	eba0 0308 	sub.w	r3, r0, r8
 8006920:	fa09 f303 	lsl.w	r3, r9, r3
 8006924:	4313      	orrs	r3, r2
 8006926:	9304      	str	r3, [sp, #16]
 8006928:	46a2      	mov	sl, r4
 800692a:	e7d2      	b.n	80068d2 <_vfiprintf_r+0xc6>
 800692c:	9b03      	ldr	r3, [sp, #12]
 800692e:	1d19      	adds	r1, r3, #4
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	9103      	str	r1, [sp, #12]
 8006934:	2b00      	cmp	r3, #0
 8006936:	bfbb      	ittet	lt
 8006938:	425b      	neglt	r3, r3
 800693a:	f042 0202 	orrlt.w	r2, r2, #2
 800693e:	9307      	strge	r3, [sp, #28]
 8006940:	9307      	strlt	r3, [sp, #28]
 8006942:	bfb8      	it	lt
 8006944:	9204      	strlt	r2, [sp, #16]
 8006946:	7823      	ldrb	r3, [r4, #0]
 8006948:	2b2e      	cmp	r3, #46	@ 0x2e
 800694a:	d10a      	bne.n	8006962 <_vfiprintf_r+0x156>
 800694c:	7863      	ldrb	r3, [r4, #1]
 800694e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006950:	d132      	bne.n	80069b8 <_vfiprintf_r+0x1ac>
 8006952:	9b03      	ldr	r3, [sp, #12]
 8006954:	1d1a      	adds	r2, r3, #4
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	9203      	str	r2, [sp, #12]
 800695a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800695e:	3402      	adds	r4, #2
 8006960:	9305      	str	r3, [sp, #20]
 8006962:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006a38 <_vfiprintf_r+0x22c>
 8006966:	7821      	ldrb	r1, [r4, #0]
 8006968:	2203      	movs	r2, #3
 800696a:	4650      	mov	r0, sl
 800696c:	f7f9 fc58 	bl	8000220 <memchr>
 8006970:	b138      	cbz	r0, 8006982 <_vfiprintf_r+0x176>
 8006972:	9b04      	ldr	r3, [sp, #16]
 8006974:	eba0 000a 	sub.w	r0, r0, sl
 8006978:	2240      	movs	r2, #64	@ 0x40
 800697a:	4082      	lsls	r2, r0
 800697c:	4313      	orrs	r3, r2
 800697e:	3401      	adds	r4, #1
 8006980:	9304      	str	r3, [sp, #16]
 8006982:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006986:	4829      	ldr	r0, [pc, #164]	@ (8006a2c <_vfiprintf_r+0x220>)
 8006988:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800698c:	2206      	movs	r2, #6
 800698e:	f7f9 fc47 	bl	8000220 <memchr>
 8006992:	2800      	cmp	r0, #0
 8006994:	d03f      	beq.n	8006a16 <_vfiprintf_r+0x20a>
 8006996:	4b26      	ldr	r3, [pc, #152]	@ (8006a30 <_vfiprintf_r+0x224>)
 8006998:	bb1b      	cbnz	r3, 80069e2 <_vfiprintf_r+0x1d6>
 800699a:	9b03      	ldr	r3, [sp, #12]
 800699c:	3307      	adds	r3, #7
 800699e:	f023 0307 	bic.w	r3, r3, #7
 80069a2:	3308      	adds	r3, #8
 80069a4:	9303      	str	r3, [sp, #12]
 80069a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069a8:	443b      	add	r3, r7
 80069aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80069ac:	e76a      	b.n	8006884 <_vfiprintf_r+0x78>
 80069ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80069b2:	460c      	mov	r4, r1
 80069b4:	2001      	movs	r0, #1
 80069b6:	e7a8      	b.n	800690a <_vfiprintf_r+0xfe>
 80069b8:	2300      	movs	r3, #0
 80069ba:	3401      	adds	r4, #1
 80069bc:	9305      	str	r3, [sp, #20]
 80069be:	4619      	mov	r1, r3
 80069c0:	f04f 0c0a 	mov.w	ip, #10
 80069c4:	4620      	mov	r0, r4
 80069c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069ca:	3a30      	subs	r2, #48	@ 0x30
 80069cc:	2a09      	cmp	r2, #9
 80069ce:	d903      	bls.n	80069d8 <_vfiprintf_r+0x1cc>
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d0c6      	beq.n	8006962 <_vfiprintf_r+0x156>
 80069d4:	9105      	str	r1, [sp, #20]
 80069d6:	e7c4      	b.n	8006962 <_vfiprintf_r+0x156>
 80069d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80069dc:	4604      	mov	r4, r0
 80069de:	2301      	movs	r3, #1
 80069e0:	e7f0      	b.n	80069c4 <_vfiprintf_r+0x1b8>
 80069e2:	ab03      	add	r3, sp, #12
 80069e4:	9300      	str	r3, [sp, #0]
 80069e6:	462a      	mov	r2, r5
 80069e8:	4b12      	ldr	r3, [pc, #72]	@ (8006a34 <_vfiprintf_r+0x228>)
 80069ea:	a904      	add	r1, sp, #16
 80069ec:	4630      	mov	r0, r6
 80069ee:	f3af 8000 	nop.w
 80069f2:	4607      	mov	r7, r0
 80069f4:	1c78      	adds	r0, r7, #1
 80069f6:	d1d6      	bne.n	80069a6 <_vfiprintf_r+0x19a>
 80069f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069fa:	07d9      	lsls	r1, r3, #31
 80069fc:	d405      	bmi.n	8006a0a <_vfiprintf_r+0x1fe>
 80069fe:	89ab      	ldrh	r3, [r5, #12]
 8006a00:	059a      	lsls	r2, r3, #22
 8006a02:	d402      	bmi.n	8006a0a <_vfiprintf_r+0x1fe>
 8006a04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a06:	f7ff fdd5 	bl	80065b4 <__retarget_lock_release_recursive>
 8006a0a:	89ab      	ldrh	r3, [r5, #12]
 8006a0c:	065b      	lsls	r3, r3, #25
 8006a0e:	f53f af1f 	bmi.w	8006850 <_vfiprintf_r+0x44>
 8006a12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a14:	e71e      	b.n	8006854 <_vfiprintf_r+0x48>
 8006a16:	ab03      	add	r3, sp, #12
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	462a      	mov	r2, r5
 8006a1c:	4b05      	ldr	r3, [pc, #20]	@ (8006a34 <_vfiprintf_r+0x228>)
 8006a1e:	a904      	add	r1, sp, #16
 8006a20:	4630      	mov	r0, r6
 8006a22:	f000 f879 	bl	8006b18 <_printf_i>
 8006a26:	e7e4      	b.n	80069f2 <_vfiprintf_r+0x1e6>
 8006a28:	0800713c 	.word	0x0800713c
 8006a2c:	08007146 	.word	0x08007146
 8006a30:	00000000 	.word	0x00000000
 8006a34:	080067e7 	.word	0x080067e7
 8006a38:	08007142 	.word	0x08007142

08006a3c <_printf_common>:
 8006a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a40:	4616      	mov	r6, r2
 8006a42:	4698      	mov	r8, r3
 8006a44:	688a      	ldr	r2, [r1, #8]
 8006a46:	690b      	ldr	r3, [r1, #16]
 8006a48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	bfb8      	it	lt
 8006a50:	4613      	movlt	r3, r2
 8006a52:	6033      	str	r3, [r6, #0]
 8006a54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a58:	4607      	mov	r7, r0
 8006a5a:	460c      	mov	r4, r1
 8006a5c:	b10a      	cbz	r2, 8006a62 <_printf_common+0x26>
 8006a5e:	3301      	adds	r3, #1
 8006a60:	6033      	str	r3, [r6, #0]
 8006a62:	6823      	ldr	r3, [r4, #0]
 8006a64:	0699      	lsls	r1, r3, #26
 8006a66:	bf42      	ittt	mi
 8006a68:	6833      	ldrmi	r3, [r6, #0]
 8006a6a:	3302      	addmi	r3, #2
 8006a6c:	6033      	strmi	r3, [r6, #0]
 8006a6e:	6825      	ldr	r5, [r4, #0]
 8006a70:	f015 0506 	ands.w	r5, r5, #6
 8006a74:	d106      	bne.n	8006a84 <_printf_common+0x48>
 8006a76:	f104 0a19 	add.w	sl, r4, #25
 8006a7a:	68e3      	ldr	r3, [r4, #12]
 8006a7c:	6832      	ldr	r2, [r6, #0]
 8006a7e:	1a9b      	subs	r3, r3, r2
 8006a80:	42ab      	cmp	r3, r5
 8006a82:	dc26      	bgt.n	8006ad2 <_printf_common+0x96>
 8006a84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a88:	6822      	ldr	r2, [r4, #0]
 8006a8a:	3b00      	subs	r3, #0
 8006a8c:	bf18      	it	ne
 8006a8e:	2301      	movne	r3, #1
 8006a90:	0692      	lsls	r2, r2, #26
 8006a92:	d42b      	bmi.n	8006aec <_printf_common+0xb0>
 8006a94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a98:	4641      	mov	r1, r8
 8006a9a:	4638      	mov	r0, r7
 8006a9c:	47c8      	blx	r9
 8006a9e:	3001      	adds	r0, #1
 8006aa0:	d01e      	beq.n	8006ae0 <_printf_common+0xa4>
 8006aa2:	6823      	ldr	r3, [r4, #0]
 8006aa4:	6922      	ldr	r2, [r4, #16]
 8006aa6:	f003 0306 	and.w	r3, r3, #6
 8006aaa:	2b04      	cmp	r3, #4
 8006aac:	bf02      	ittt	eq
 8006aae:	68e5      	ldreq	r5, [r4, #12]
 8006ab0:	6833      	ldreq	r3, [r6, #0]
 8006ab2:	1aed      	subeq	r5, r5, r3
 8006ab4:	68a3      	ldr	r3, [r4, #8]
 8006ab6:	bf0c      	ite	eq
 8006ab8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006abc:	2500      	movne	r5, #0
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	bfc4      	itt	gt
 8006ac2:	1a9b      	subgt	r3, r3, r2
 8006ac4:	18ed      	addgt	r5, r5, r3
 8006ac6:	2600      	movs	r6, #0
 8006ac8:	341a      	adds	r4, #26
 8006aca:	42b5      	cmp	r5, r6
 8006acc:	d11a      	bne.n	8006b04 <_printf_common+0xc8>
 8006ace:	2000      	movs	r0, #0
 8006ad0:	e008      	b.n	8006ae4 <_printf_common+0xa8>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	4652      	mov	r2, sl
 8006ad6:	4641      	mov	r1, r8
 8006ad8:	4638      	mov	r0, r7
 8006ada:	47c8      	blx	r9
 8006adc:	3001      	adds	r0, #1
 8006ade:	d103      	bne.n	8006ae8 <_printf_common+0xac>
 8006ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ae8:	3501      	adds	r5, #1
 8006aea:	e7c6      	b.n	8006a7a <_printf_common+0x3e>
 8006aec:	18e1      	adds	r1, r4, r3
 8006aee:	1c5a      	adds	r2, r3, #1
 8006af0:	2030      	movs	r0, #48	@ 0x30
 8006af2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006af6:	4422      	add	r2, r4
 8006af8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006afc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b00:	3302      	adds	r3, #2
 8006b02:	e7c7      	b.n	8006a94 <_printf_common+0x58>
 8006b04:	2301      	movs	r3, #1
 8006b06:	4622      	mov	r2, r4
 8006b08:	4641      	mov	r1, r8
 8006b0a:	4638      	mov	r0, r7
 8006b0c:	47c8      	blx	r9
 8006b0e:	3001      	adds	r0, #1
 8006b10:	d0e6      	beq.n	8006ae0 <_printf_common+0xa4>
 8006b12:	3601      	adds	r6, #1
 8006b14:	e7d9      	b.n	8006aca <_printf_common+0x8e>
	...

08006b18 <_printf_i>:
 8006b18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b1c:	7e0f      	ldrb	r7, [r1, #24]
 8006b1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b20:	2f78      	cmp	r7, #120	@ 0x78
 8006b22:	4691      	mov	r9, r2
 8006b24:	4680      	mov	r8, r0
 8006b26:	460c      	mov	r4, r1
 8006b28:	469a      	mov	sl, r3
 8006b2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006b2e:	d807      	bhi.n	8006b40 <_printf_i+0x28>
 8006b30:	2f62      	cmp	r7, #98	@ 0x62
 8006b32:	d80a      	bhi.n	8006b4a <_printf_i+0x32>
 8006b34:	2f00      	cmp	r7, #0
 8006b36:	f000 80d2 	beq.w	8006cde <_printf_i+0x1c6>
 8006b3a:	2f58      	cmp	r7, #88	@ 0x58
 8006b3c:	f000 80b9 	beq.w	8006cb2 <_printf_i+0x19a>
 8006b40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b48:	e03a      	b.n	8006bc0 <_printf_i+0xa8>
 8006b4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b4e:	2b15      	cmp	r3, #21
 8006b50:	d8f6      	bhi.n	8006b40 <_printf_i+0x28>
 8006b52:	a101      	add	r1, pc, #4	@ (adr r1, 8006b58 <_printf_i+0x40>)
 8006b54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b58:	08006bb1 	.word	0x08006bb1
 8006b5c:	08006bc5 	.word	0x08006bc5
 8006b60:	08006b41 	.word	0x08006b41
 8006b64:	08006b41 	.word	0x08006b41
 8006b68:	08006b41 	.word	0x08006b41
 8006b6c:	08006b41 	.word	0x08006b41
 8006b70:	08006bc5 	.word	0x08006bc5
 8006b74:	08006b41 	.word	0x08006b41
 8006b78:	08006b41 	.word	0x08006b41
 8006b7c:	08006b41 	.word	0x08006b41
 8006b80:	08006b41 	.word	0x08006b41
 8006b84:	08006cc5 	.word	0x08006cc5
 8006b88:	08006bef 	.word	0x08006bef
 8006b8c:	08006c7f 	.word	0x08006c7f
 8006b90:	08006b41 	.word	0x08006b41
 8006b94:	08006b41 	.word	0x08006b41
 8006b98:	08006ce7 	.word	0x08006ce7
 8006b9c:	08006b41 	.word	0x08006b41
 8006ba0:	08006bef 	.word	0x08006bef
 8006ba4:	08006b41 	.word	0x08006b41
 8006ba8:	08006b41 	.word	0x08006b41
 8006bac:	08006c87 	.word	0x08006c87
 8006bb0:	6833      	ldr	r3, [r6, #0]
 8006bb2:	1d1a      	adds	r2, r3, #4
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	6032      	str	r2, [r6, #0]
 8006bb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006bbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e09d      	b.n	8006d00 <_printf_i+0x1e8>
 8006bc4:	6833      	ldr	r3, [r6, #0]
 8006bc6:	6820      	ldr	r0, [r4, #0]
 8006bc8:	1d19      	adds	r1, r3, #4
 8006bca:	6031      	str	r1, [r6, #0]
 8006bcc:	0606      	lsls	r6, r0, #24
 8006bce:	d501      	bpl.n	8006bd4 <_printf_i+0xbc>
 8006bd0:	681d      	ldr	r5, [r3, #0]
 8006bd2:	e003      	b.n	8006bdc <_printf_i+0xc4>
 8006bd4:	0645      	lsls	r5, r0, #25
 8006bd6:	d5fb      	bpl.n	8006bd0 <_printf_i+0xb8>
 8006bd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006bdc:	2d00      	cmp	r5, #0
 8006bde:	da03      	bge.n	8006be8 <_printf_i+0xd0>
 8006be0:	232d      	movs	r3, #45	@ 0x2d
 8006be2:	426d      	negs	r5, r5
 8006be4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006be8:	4859      	ldr	r0, [pc, #356]	@ (8006d50 <_printf_i+0x238>)
 8006bea:	230a      	movs	r3, #10
 8006bec:	e011      	b.n	8006c12 <_printf_i+0xfa>
 8006bee:	6821      	ldr	r1, [r4, #0]
 8006bf0:	6833      	ldr	r3, [r6, #0]
 8006bf2:	0608      	lsls	r0, r1, #24
 8006bf4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006bf8:	d402      	bmi.n	8006c00 <_printf_i+0xe8>
 8006bfa:	0649      	lsls	r1, r1, #25
 8006bfc:	bf48      	it	mi
 8006bfe:	b2ad      	uxthmi	r5, r5
 8006c00:	2f6f      	cmp	r7, #111	@ 0x6f
 8006c02:	4853      	ldr	r0, [pc, #332]	@ (8006d50 <_printf_i+0x238>)
 8006c04:	6033      	str	r3, [r6, #0]
 8006c06:	bf14      	ite	ne
 8006c08:	230a      	movne	r3, #10
 8006c0a:	2308      	moveq	r3, #8
 8006c0c:	2100      	movs	r1, #0
 8006c0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c12:	6866      	ldr	r6, [r4, #4]
 8006c14:	60a6      	str	r6, [r4, #8]
 8006c16:	2e00      	cmp	r6, #0
 8006c18:	bfa2      	ittt	ge
 8006c1a:	6821      	ldrge	r1, [r4, #0]
 8006c1c:	f021 0104 	bicge.w	r1, r1, #4
 8006c20:	6021      	strge	r1, [r4, #0]
 8006c22:	b90d      	cbnz	r5, 8006c28 <_printf_i+0x110>
 8006c24:	2e00      	cmp	r6, #0
 8006c26:	d04b      	beq.n	8006cc0 <_printf_i+0x1a8>
 8006c28:	4616      	mov	r6, r2
 8006c2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c2e:	fb03 5711 	mls	r7, r3, r1, r5
 8006c32:	5dc7      	ldrb	r7, [r0, r7]
 8006c34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c38:	462f      	mov	r7, r5
 8006c3a:	42bb      	cmp	r3, r7
 8006c3c:	460d      	mov	r5, r1
 8006c3e:	d9f4      	bls.n	8006c2a <_printf_i+0x112>
 8006c40:	2b08      	cmp	r3, #8
 8006c42:	d10b      	bne.n	8006c5c <_printf_i+0x144>
 8006c44:	6823      	ldr	r3, [r4, #0]
 8006c46:	07df      	lsls	r7, r3, #31
 8006c48:	d508      	bpl.n	8006c5c <_printf_i+0x144>
 8006c4a:	6923      	ldr	r3, [r4, #16]
 8006c4c:	6861      	ldr	r1, [r4, #4]
 8006c4e:	4299      	cmp	r1, r3
 8006c50:	bfde      	ittt	le
 8006c52:	2330      	movle	r3, #48	@ 0x30
 8006c54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c5c:	1b92      	subs	r2, r2, r6
 8006c5e:	6122      	str	r2, [r4, #16]
 8006c60:	f8cd a000 	str.w	sl, [sp]
 8006c64:	464b      	mov	r3, r9
 8006c66:	aa03      	add	r2, sp, #12
 8006c68:	4621      	mov	r1, r4
 8006c6a:	4640      	mov	r0, r8
 8006c6c:	f7ff fee6 	bl	8006a3c <_printf_common>
 8006c70:	3001      	adds	r0, #1
 8006c72:	d14a      	bne.n	8006d0a <_printf_i+0x1f2>
 8006c74:	f04f 30ff 	mov.w	r0, #4294967295
 8006c78:	b004      	add	sp, #16
 8006c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c7e:	6823      	ldr	r3, [r4, #0]
 8006c80:	f043 0320 	orr.w	r3, r3, #32
 8006c84:	6023      	str	r3, [r4, #0]
 8006c86:	4833      	ldr	r0, [pc, #204]	@ (8006d54 <_printf_i+0x23c>)
 8006c88:	2778      	movs	r7, #120	@ 0x78
 8006c8a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c8e:	6823      	ldr	r3, [r4, #0]
 8006c90:	6831      	ldr	r1, [r6, #0]
 8006c92:	061f      	lsls	r7, r3, #24
 8006c94:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c98:	d402      	bmi.n	8006ca0 <_printf_i+0x188>
 8006c9a:	065f      	lsls	r7, r3, #25
 8006c9c:	bf48      	it	mi
 8006c9e:	b2ad      	uxthmi	r5, r5
 8006ca0:	6031      	str	r1, [r6, #0]
 8006ca2:	07d9      	lsls	r1, r3, #31
 8006ca4:	bf44      	itt	mi
 8006ca6:	f043 0320 	orrmi.w	r3, r3, #32
 8006caa:	6023      	strmi	r3, [r4, #0]
 8006cac:	b11d      	cbz	r5, 8006cb6 <_printf_i+0x19e>
 8006cae:	2310      	movs	r3, #16
 8006cb0:	e7ac      	b.n	8006c0c <_printf_i+0xf4>
 8006cb2:	4827      	ldr	r0, [pc, #156]	@ (8006d50 <_printf_i+0x238>)
 8006cb4:	e7e9      	b.n	8006c8a <_printf_i+0x172>
 8006cb6:	6823      	ldr	r3, [r4, #0]
 8006cb8:	f023 0320 	bic.w	r3, r3, #32
 8006cbc:	6023      	str	r3, [r4, #0]
 8006cbe:	e7f6      	b.n	8006cae <_printf_i+0x196>
 8006cc0:	4616      	mov	r6, r2
 8006cc2:	e7bd      	b.n	8006c40 <_printf_i+0x128>
 8006cc4:	6833      	ldr	r3, [r6, #0]
 8006cc6:	6825      	ldr	r5, [r4, #0]
 8006cc8:	6961      	ldr	r1, [r4, #20]
 8006cca:	1d18      	adds	r0, r3, #4
 8006ccc:	6030      	str	r0, [r6, #0]
 8006cce:	062e      	lsls	r6, r5, #24
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	d501      	bpl.n	8006cd8 <_printf_i+0x1c0>
 8006cd4:	6019      	str	r1, [r3, #0]
 8006cd6:	e002      	b.n	8006cde <_printf_i+0x1c6>
 8006cd8:	0668      	lsls	r0, r5, #25
 8006cda:	d5fb      	bpl.n	8006cd4 <_printf_i+0x1bc>
 8006cdc:	8019      	strh	r1, [r3, #0]
 8006cde:	2300      	movs	r3, #0
 8006ce0:	6123      	str	r3, [r4, #16]
 8006ce2:	4616      	mov	r6, r2
 8006ce4:	e7bc      	b.n	8006c60 <_printf_i+0x148>
 8006ce6:	6833      	ldr	r3, [r6, #0]
 8006ce8:	1d1a      	adds	r2, r3, #4
 8006cea:	6032      	str	r2, [r6, #0]
 8006cec:	681e      	ldr	r6, [r3, #0]
 8006cee:	6862      	ldr	r2, [r4, #4]
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	4630      	mov	r0, r6
 8006cf4:	f7f9 fa94 	bl	8000220 <memchr>
 8006cf8:	b108      	cbz	r0, 8006cfe <_printf_i+0x1e6>
 8006cfa:	1b80      	subs	r0, r0, r6
 8006cfc:	6060      	str	r0, [r4, #4]
 8006cfe:	6863      	ldr	r3, [r4, #4]
 8006d00:	6123      	str	r3, [r4, #16]
 8006d02:	2300      	movs	r3, #0
 8006d04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d08:	e7aa      	b.n	8006c60 <_printf_i+0x148>
 8006d0a:	6923      	ldr	r3, [r4, #16]
 8006d0c:	4632      	mov	r2, r6
 8006d0e:	4649      	mov	r1, r9
 8006d10:	4640      	mov	r0, r8
 8006d12:	47d0      	blx	sl
 8006d14:	3001      	adds	r0, #1
 8006d16:	d0ad      	beq.n	8006c74 <_printf_i+0x15c>
 8006d18:	6823      	ldr	r3, [r4, #0]
 8006d1a:	079b      	lsls	r3, r3, #30
 8006d1c:	d413      	bmi.n	8006d46 <_printf_i+0x22e>
 8006d1e:	68e0      	ldr	r0, [r4, #12]
 8006d20:	9b03      	ldr	r3, [sp, #12]
 8006d22:	4298      	cmp	r0, r3
 8006d24:	bfb8      	it	lt
 8006d26:	4618      	movlt	r0, r3
 8006d28:	e7a6      	b.n	8006c78 <_printf_i+0x160>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	4632      	mov	r2, r6
 8006d2e:	4649      	mov	r1, r9
 8006d30:	4640      	mov	r0, r8
 8006d32:	47d0      	blx	sl
 8006d34:	3001      	adds	r0, #1
 8006d36:	d09d      	beq.n	8006c74 <_printf_i+0x15c>
 8006d38:	3501      	adds	r5, #1
 8006d3a:	68e3      	ldr	r3, [r4, #12]
 8006d3c:	9903      	ldr	r1, [sp, #12]
 8006d3e:	1a5b      	subs	r3, r3, r1
 8006d40:	42ab      	cmp	r3, r5
 8006d42:	dcf2      	bgt.n	8006d2a <_printf_i+0x212>
 8006d44:	e7eb      	b.n	8006d1e <_printf_i+0x206>
 8006d46:	2500      	movs	r5, #0
 8006d48:	f104 0619 	add.w	r6, r4, #25
 8006d4c:	e7f5      	b.n	8006d3a <_printf_i+0x222>
 8006d4e:	bf00      	nop
 8006d50:	0800714d 	.word	0x0800714d
 8006d54:	0800715e 	.word	0x0800715e

08006d58 <__sflush_r>:
 8006d58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d60:	0716      	lsls	r6, r2, #28
 8006d62:	4605      	mov	r5, r0
 8006d64:	460c      	mov	r4, r1
 8006d66:	d454      	bmi.n	8006e12 <__sflush_r+0xba>
 8006d68:	684b      	ldr	r3, [r1, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	dc02      	bgt.n	8006d74 <__sflush_r+0x1c>
 8006d6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	dd48      	ble.n	8006e06 <__sflush_r+0xae>
 8006d74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d76:	2e00      	cmp	r6, #0
 8006d78:	d045      	beq.n	8006e06 <__sflush_r+0xae>
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d80:	682f      	ldr	r7, [r5, #0]
 8006d82:	6a21      	ldr	r1, [r4, #32]
 8006d84:	602b      	str	r3, [r5, #0]
 8006d86:	d030      	beq.n	8006dea <__sflush_r+0x92>
 8006d88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d8a:	89a3      	ldrh	r3, [r4, #12]
 8006d8c:	0759      	lsls	r1, r3, #29
 8006d8e:	d505      	bpl.n	8006d9c <__sflush_r+0x44>
 8006d90:	6863      	ldr	r3, [r4, #4]
 8006d92:	1ad2      	subs	r2, r2, r3
 8006d94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006d96:	b10b      	cbz	r3, 8006d9c <__sflush_r+0x44>
 8006d98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d9a:	1ad2      	subs	r2, r2, r3
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006da0:	6a21      	ldr	r1, [r4, #32]
 8006da2:	4628      	mov	r0, r5
 8006da4:	47b0      	blx	r6
 8006da6:	1c43      	adds	r3, r0, #1
 8006da8:	89a3      	ldrh	r3, [r4, #12]
 8006daa:	d106      	bne.n	8006dba <__sflush_r+0x62>
 8006dac:	6829      	ldr	r1, [r5, #0]
 8006dae:	291d      	cmp	r1, #29
 8006db0:	d82b      	bhi.n	8006e0a <__sflush_r+0xb2>
 8006db2:	4a2a      	ldr	r2, [pc, #168]	@ (8006e5c <__sflush_r+0x104>)
 8006db4:	410a      	asrs	r2, r1
 8006db6:	07d6      	lsls	r6, r2, #31
 8006db8:	d427      	bmi.n	8006e0a <__sflush_r+0xb2>
 8006dba:	2200      	movs	r2, #0
 8006dbc:	6062      	str	r2, [r4, #4]
 8006dbe:	04d9      	lsls	r1, r3, #19
 8006dc0:	6922      	ldr	r2, [r4, #16]
 8006dc2:	6022      	str	r2, [r4, #0]
 8006dc4:	d504      	bpl.n	8006dd0 <__sflush_r+0x78>
 8006dc6:	1c42      	adds	r2, r0, #1
 8006dc8:	d101      	bne.n	8006dce <__sflush_r+0x76>
 8006dca:	682b      	ldr	r3, [r5, #0]
 8006dcc:	b903      	cbnz	r3, 8006dd0 <__sflush_r+0x78>
 8006dce:	6560      	str	r0, [r4, #84]	@ 0x54
 8006dd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006dd2:	602f      	str	r7, [r5, #0]
 8006dd4:	b1b9      	cbz	r1, 8006e06 <__sflush_r+0xae>
 8006dd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006dda:	4299      	cmp	r1, r3
 8006ddc:	d002      	beq.n	8006de4 <__sflush_r+0x8c>
 8006dde:	4628      	mov	r0, r5
 8006de0:	f7ff fbea 	bl	80065b8 <_free_r>
 8006de4:	2300      	movs	r3, #0
 8006de6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006de8:	e00d      	b.n	8006e06 <__sflush_r+0xae>
 8006dea:	2301      	movs	r3, #1
 8006dec:	4628      	mov	r0, r5
 8006dee:	47b0      	blx	r6
 8006df0:	4602      	mov	r2, r0
 8006df2:	1c50      	adds	r0, r2, #1
 8006df4:	d1c9      	bne.n	8006d8a <__sflush_r+0x32>
 8006df6:	682b      	ldr	r3, [r5, #0]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d0c6      	beq.n	8006d8a <__sflush_r+0x32>
 8006dfc:	2b1d      	cmp	r3, #29
 8006dfe:	d001      	beq.n	8006e04 <__sflush_r+0xac>
 8006e00:	2b16      	cmp	r3, #22
 8006e02:	d11e      	bne.n	8006e42 <__sflush_r+0xea>
 8006e04:	602f      	str	r7, [r5, #0]
 8006e06:	2000      	movs	r0, #0
 8006e08:	e022      	b.n	8006e50 <__sflush_r+0xf8>
 8006e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e0e:	b21b      	sxth	r3, r3
 8006e10:	e01b      	b.n	8006e4a <__sflush_r+0xf2>
 8006e12:	690f      	ldr	r7, [r1, #16]
 8006e14:	2f00      	cmp	r7, #0
 8006e16:	d0f6      	beq.n	8006e06 <__sflush_r+0xae>
 8006e18:	0793      	lsls	r3, r2, #30
 8006e1a:	680e      	ldr	r6, [r1, #0]
 8006e1c:	bf08      	it	eq
 8006e1e:	694b      	ldreq	r3, [r1, #20]
 8006e20:	600f      	str	r7, [r1, #0]
 8006e22:	bf18      	it	ne
 8006e24:	2300      	movne	r3, #0
 8006e26:	eba6 0807 	sub.w	r8, r6, r7
 8006e2a:	608b      	str	r3, [r1, #8]
 8006e2c:	f1b8 0f00 	cmp.w	r8, #0
 8006e30:	dde9      	ble.n	8006e06 <__sflush_r+0xae>
 8006e32:	6a21      	ldr	r1, [r4, #32]
 8006e34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e36:	4643      	mov	r3, r8
 8006e38:	463a      	mov	r2, r7
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	47b0      	blx	r6
 8006e3e:	2800      	cmp	r0, #0
 8006e40:	dc08      	bgt.n	8006e54 <__sflush_r+0xfc>
 8006e42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e4a:	81a3      	strh	r3, [r4, #12]
 8006e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e54:	4407      	add	r7, r0
 8006e56:	eba8 0800 	sub.w	r8, r8, r0
 8006e5a:	e7e7      	b.n	8006e2c <__sflush_r+0xd4>
 8006e5c:	dfbffffe 	.word	0xdfbffffe

08006e60 <_fflush_r>:
 8006e60:	b538      	push	{r3, r4, r5, lr}
 8006e62:	690b      	ldr	r3, [r1, #16]
 8006e64:	4605      	mov	r5, r0
 8006e66:	460c      	mov	r4, r1
 8006e68:	b913      	cbnz	r3, 8006e70 <_fflush_r+0x10>
 8006e6a:	2500      	movs	r5, #0
 8006e6c:	4628      	mov	r0, r5
 8006e6e:	bd38      	pop	{r3, r4, r5, pc}
 8006e70:	b118      	cbz	r0, 8006e7a <_fflush_r+0x1a>
 8006e72:	6a03      	ldr	r3, [r0, #32]
 8006e74:	b90b      	cbnz	r3, 8006e7a <_fflush_r+0x1a>
 8006e76:	f7ff f8e9 	bl	800604c <__sinit>
 8006e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d0f3      	beq.n	8006e6a <_fflush_r+0xa>
 8006e82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e84:	07d0      	lsls	r0, r2, #31
 8006e86:	d404      	bmi.n	8006e92 <_fflush_r+0x32>
 8006e88:	0599      	lsls	r1, r3, #22
 8006e8a:	d402      	bmi.n	8006e92 <_fflush_r+0x32>
 8006e8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e8e:	f7ff fb90 	bl	80065b2 <__retarget_lock_acquire_recursive>
 8006e92:	4628      	mov	r0, r5
 8006e94:	4621      	mov	r1, r4
 8006e96:	f7ff ff5f 	bl	8006d58 <__sflush_r>
 8006e9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e9c:	07da      	lsls	r2, r3, #31
 8006e9e:	4605      	mov	r5, r0
 8006ea0:	d4e4      	bmi.n	8006e6c <_fflush_r+0xc>
 8006ea2:	89a3      	ldrh	r3, [r4, #12]
 8006ea4:	059b      	lsls	r3, r3, #22
 8006ea6:	d4e1      	bmi.n	8006e6c <_fflush_r+0xc>
 8006ea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eaa:	f7ff fb83 	bl	80065b4 <__retarget_lock_release_recursive>
 8006eae:	e7dd      	b.n	8006e6c <_fflush_r+0xc>

08006eb0 <__swhatbuf_r>:
 8006eb0:	b570      	push	{r4, r5, r6, lr}
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eb8:	2900      	cmp	r1, #0
 8006eba:	b096      	sub	sp, #88	@ 0x58
 8006ebc:	4615      	mov	r5, r2
 8006ebe:	461e      	mov	r6, r3
 8006ec0:	da0d      	bge.n	8006ede <__swhatbuf_r+0x2e>
 8006ec2:	89a3      	ldrh	r3, [r4, #12]
 8006ec4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006ec8:	f04f 0100 	mov.w	r1, #0
 8006ecc:	bf14      	ite	ne
 8006ece:	2340      	movne	r3, #64	@ 0x40
 8006ed0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006ed4:	2000      	movs	r0, #0
 8006ed6:	6031      	str	r1, [r6, #0]
 8006ed8:	602b      	str	r3, [r5, #0]
 8006eda:	b016      	add	sp, #88	@ 0x58
 8006edc:	bd70      	pop	{r4, r5, r6, pc}
 8006ede:	466a      	mov	r2, sp
 8006ee0:	f000 f848 	bl	8006f74 <_fstat_r>
 8006ee4:	2800      	cmp	r0, #0
 8006ee6:	dbec      	blt.n	8006ec2 <__swhatbuf_r+0x12>
 8006ee8:	9901      	ldr	r1, [sp, #4]
 8006eea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006eee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006ef2:	4259      	negs	r1, r3
 8006ef4:	4159      	adcs	r1, r3
 8006ef6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006efa:	e7eb      	b.n	8006ed4 <__swhatbuf_r+0x24>

08006efc <__smakebuf_r>:
 8006efc:	898b      	ldrh	r3, [r1, #12]
 8006efe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f00:	079d      	lsls	r5, r3, #30
 8006f02:	4606      	mov	r6, r0
 8006f04:	460c      	mov	r4, r1
 8006f06:	d507      	bpl.n	8006f18 <__smakebuf_r+0x1c>
 8006f08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006f0c:	6023      	str	r3, [r4, #0]
 8006f0e:	6123      	str	r3, [r4, #16]
 8006f10:	2301      	movs	r3, #1
 8006f12:	6163      	str	r3, [r4, #20]
 8006f14:	b003      	add	sp, #12
 8006f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f18:	ab01      	add	r3, sp, #4
 8006f1a:	466a      	mov	r2, sp
 8006f1c:	f7ff ffc8 	bl	8006eb0 <__swhatbuf_r>
 8006f20:	9f00      	ldr	r7, [sp, #0]
 8006f22:	4605      	mov	r5, r0
 8006f24:	4639      	mov	r1, r7
 8006f26:	4630      	mov	r0, r6
 8006f28:	f7ff fbba 	bl	80066a0 <_malloc_r>
 8006f2c:	b948      	cbnz	r0, 8006f42 <__smakebuf_r+0x46>
 8006f2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f32:	059a      	lsls	r2, r3, #22
 8006f34:	d4ee      	bmi.n	8006f14 <__smakebuf_r+0x18>
 8006f36:	f023 0303 	bic.w	r3, r3, #3
 8006f3a:	f043 0302 	orr.w	r3, r3, #2
 8006f3e:	81a3      	strh	r3, [r4, #12]
 8006f40:	e7e2      	b.n	8006f08 <__smakebuf_r+0xc>
 8006f42:	89a3      	ldrh	r3, [r4, #12]
 8006f44:	6020      	str	r0, [r4, #0]
 8006f46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f4a:	81a3      	strh	r3, [r4, #12]
 8006f4c:	9b01      	ldr	r3, [sp, #4]
 8006f4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006f52:	b15b      	cbz	r3, 8006f6c <__smakebuf_r+0x70>
 8006f54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f58:	4630      	mov	r0, r6
 8006f5a:	f000 f81d 	bl	8006f98 <_isatty_r>
 8006f5e:	b128      	cbz	r0, 8006f6c <__smakebuf_r+0x70>
 8006f60:	89a3      	ldrh	r3, [r4, #12]
 8006f62:	f023 0303 	bic.w	r3, r3, #3
 8006f66:	f043 0301 	orr.w	r3, r3, #1
 8006f6a:	81a3      	strh	r3, [r4, #12]
 8006f6c:	89a3      	ldrh	r3, [r4, #12]
 8006f6e:	431d      	orrs	r5, r3
 8006f70:	81a5      	strh	r5, [r4, #12]
 8006f72:	e7cf      	b.n	8006f14 <__smakebuf_r+0x18>

08006f74 <_fstat_r>:
 8006f74:	b538      	push	{r3, r4, r5, lr}
 8006f76:	4d07      	ldr	r5, [pc, #28]	@ (8006f94 <_fstat_r+0x20>)
 8006f78:	2300      	movs	r3, #0
 8006f7a:	4604      	mov	r4, r0
 8006f7c:	4608      	mov	r0, r1
 8006f7e:	4611      	mov	r1, r2
 8006f80:	602b      	str	r3, [r5, #0]
 8006f82:	f7fa fdfa 	bl	8001b7a <_fstat>
 8006f86:	1c43      	adds	r3, r0, #1
 8006f88:	d102      	bne.n	8006f90 <_fstat_r+0x1c>
 8006f8a:	682b      	ldr	r3, [r5, #0]
 8006f8c:	b103      	cbz	r3, 8006f90 <_fstat_r+0x1c>
 8006f8e:	6023      	str	r3, [r4, #0]
 8006f90:	bd38      	pop	{r3, r4, r5, pc}
 8006f92:	bf00      	nop
 8006f94:	2000045c 	.word	0x2000045c

08006f98 <_isatty_r>:
 8006f98:	b538      	push	{r3, r4, r5, lr}
 8006f9a:	4d06      	ldr	r5, [pc, #24]	@ (8006fb4 <_isatty_r+0x1c>)
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	4604      	mov	r4, r0
 8006fa0:	4608      	mov	r0, r1
 8006fa2:	602b      	str	r3, [r5, #0]
 8006fa4:	f7fa fdf9 	bl	8001b9a <_isatty>
 8006fa8:	1c43      	adds	r3, r0, #1
 8006faa:	d102      	bne.n	8006fb2 <_isatty_r+0x1a>
 8006fac:	682b      	ldr	r3, [r5, #0]
 8006fae:	b103      	cbz	r3, 8006fb2 <_isatty_r+0x1a>
 8006fb0:	6023      	str	r3, [r4, #0]
 8006fb2:	bd38      	pop	{r3, r4, r5, pc}
 8006fb4:	2000045c 	.word	0x2000045c

08006fb8 <_sbrk_r>:
 8006fb8:	b538      	push	{r3, r4, r5, lr}
 8006fba:	4d06      	ldr	r5, [pc, #24]	@ (8006fd4 <_sbrk_r+0x1c>)
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	4604      	mov	r4, r0
 8006fc0:	4608      	mov	r0, r1
 8006fc2:	602b      	str	r3, [r5, #0]
 8006fc4:	f7fa fe02 	bl	8001bcc <_sbrk>
 8006fc8:	1c43      	adds	r3, r0, #1
 8006fca:	d102      	bne.n	8006fd2 <_sbrk_r+0x1a>
 8006fcc:	682b      	ldr	r3, [r5, #0]
 8006fce:	b103      	cbz	r3, 8006fd2 <_sbrk_r+0x1a>
 8006fd0:	6023      	str	r3, [r4, #0]
 8006fd2:	bd38      	pop	{r3, r4, r5, pc}
 8006fd4:	2000045c 	.word	0x2000045c

08006fd8 <_init>:
 8006fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fda:	bf00      	nop
 8006fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fde:	bc08      	pop	{r3}
 8006fe0:	469e      	mov	lr, r3
 8006fe2:	4770      	bx	lr

08006fe4 <_fini>:
 8006fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fe6:	bf00      	nop
 8006fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fea:	bc08      	pop	{r3}
 8006fec:	469e      	mov	lr, r3
 8006fee:	4770      	bx	lr
