INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/cpu_basys3/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_alu_opb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_alu_opb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_rd_data_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_rd_data_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/cpu_basys3/seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/cpu_basys3/cpu_basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/core/rv32i_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/project_8.2/project_8.2.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/testbench/tb_rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/rv32i-core/src/testbench/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_cpu_top
