
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -206.60

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.37

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.37

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3470.89    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.65    0.53    0.97 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.97   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.99    0.99   library removal time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.12    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.62    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.17    0.01    0.01    0.09 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3470.89    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.65    0.53    0.97 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.97   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.10    2.10   library recovery time
                                  2.10   data required time
-----------------------------------------------------------------------------
                                  2.10   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  1.13   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.58    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.61    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   37.67    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   62.54    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   41.64    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   33.13    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.22 ^ _16520_/A (BUF_X8)
    10   31.78    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.19    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18259_/A (BUF_X2)
    10   30.56    0.04    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   26.40    0.06    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   28.48    0.03    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.87    0.01    0.06    0.58 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.58 v _18433_/A2 (NOR2_X1)
     1    1.83    0.02    0.03    0.60 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.60 ^ _18436_/A2 (NOR3_X1)
     1    1.67    0.02    0.01    0.62 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.62 v _18442_/A2 (NOR3_X1)
     1    1.82    0.03    0.05    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.59    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   35.41    0.17    0.20    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   18.66    0.04    0.10    1.00 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.01 ^ _20998_/A (BUF_X1)
    10   21.53    0.05    0.08    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.61    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    4.24    0.02    0.13    1.24 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.24 ^ _30199_/A (FA_X1)
     1    3.74    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    3.97    0.02    0.13    1.46 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.46 ^ _30207_/A (FA_X1)
     1    4.69    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    3.93    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    2.04    0.02    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.76 v _21502_/A (INV_X1)
     1    3.33    0.01    0.02    1.78 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.01    0.02    0.04    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    8.90    0.02    0.04    1.87 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.87 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    4.16    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.24    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   12.22    0.04    0.05    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.97    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23966_/A1 (NOR2_X1)
     1    3.26    0.01    0.01    2.12 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.12 v _23969_/B2 (AOI221_X2)
     2    5.17    0.05    0.09    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    3.97    0.03    0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.26 ^ _23971_/B (MUX2_X1)
     2    6.34    0.02    0.05    2.31 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    5.09    0.02    0.03    2.34 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.34 v _23981_/A1 (NOR4_X2)
     4   14.47    0.09    0.11    2.45 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.45 ^ _23982_/A (BUF_X2)
    10   19.50    0.02    0.05    2.50 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.51 ^ _24222_/B2 (OAI21_X1)
     1    1.32    0.01    0.02    2.52 v _24222_/ZN (OAI21_X1)
                                         _01381_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3470.89    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.65    0.53    0.97 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.97   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.10    2.10   library recovery time
                                  2.10   data required time
-----------------------------------------------------------------------------
                                  2.10   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  1.13   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.58    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.61    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   37.67    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   62.54    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   41.64    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   33.13    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.22 ^ _16520_/A (BUF_X8)
    10   31.78    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.19    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18259_/A (BUF_X2)
    10   30.56    0.04    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   26.40    0.06    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   28.48    0.03    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.87    0.01    0.06    0.58 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.58 v _18433_/A2 (NOR2_X1)
     1    1.83    0.02    0.03    0.60 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.60 ^ _18436_/A2 (NOR3_X1)
     1    1.67    0.02    0.01    0.62 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.62 v _18442_/A2 (NOR3_X1)
     1    1.82    0.03    0.05    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.59    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   35.41    0.17    0.20    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   18.66    0.04    0.10    1.00 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.01 ^ _20998_/A (BUF_X1)
    10   21.53    0.05    0.08    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.61    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    4.24    0.02    0.13    1.24 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.24 ^ _30199_/A (FA_X1)
     1    3.74    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    3.97    0.02    0.13    1.46 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.46 ^ _30207_/A (FA_X1)
     1    4.69    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    3.93    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    2.04    0.02    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.76 v _21502_/A (INV_X1)
     1    3.33    0.01    0.02    1.78 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.01    0.02    0.04    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    8.90    0.02    0.04    1.87 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.87 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    4.16    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.24    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   12.22    0.04    0.05    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.97    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23966_/A1 (NOR2_X1)
     1    3.26    0.01    0.01    2.12 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.12 v _23969_/B2 (AOI221_X2)
     2    5.17    0.05    0.09    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    3.97    0.03    0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.26 ^ _23971_/B (MUX2_X1)
     2    6.34    0.02    0.05    2.31 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    5.09    0.02    0.03    2.34 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.34 v _23981_/A1 (NOR4_X2)
     4   14.47    0.09    0.11    2.45 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.45 ^ _23982_/A (BUF_X2)
    10   19.50    0.02    0.05    2.50 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.51 ^ _24222_/B2 (OAI21_X1)
     1    1.32    0.01    0.02    2.52 v _24222_/ZN (OAI21_X1)
                                         _01381_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.25   -0.05 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   24.39  -13.92 (VIOLATED)
_24776_/ZN                             16.02   28.73  -12.71 (VIOLATED)
_22176_/ZN                             23.23   34.94  -11.71 (VIOLATED)
_17048_/Z                              25.33   36.98  -11.65 (VIOLATED)
_19183_/ZN                             26.70   37.70  -10.99 (VIOLATED)
_27504_/ZN                             23.23   33.85  -10.62 (VIOLATED)
_18417_/ZN                             26.02   36.26  -10.24 (VIOLATED)
_18471_/ZN                             25.33   35.41  -10.08 (VIOLATED)
_22217_/ZN                             23.23   33.00   -9.77 (VIOLATED)
_22089_/ZN                             23.23   32.41   -9.17 (VIOLATED)
_18358_/ZN                             25.33   34.33   -9.00 (VIOLATED)
_27512_/ZN                             23.23   31.97   -8.73 (VIOLATED)
_17534_/ZN                             13.81   22.22   -8.41 (VIOLATED)
_18215_/ZN                             26.02   34.24   -8.22 (VIOLATED)
_25831_/ZN                             10.47   18.60   -8.13 (VIOLATED)
_19370_/ZN                             26.02   34.11   -8.10 (VIOLATED)
_20890_/ZN                             16.02   23.94   -7.92 (VIOLATED)
_22911_/ZN                             10.47   18.32   -7.85 (VIOLATED)
_18028_/ZN                             26.02   33.86   -7.84 (VIOLATED)
_22344_/ZN                             23.23   31.03   -7.80 (VIOLATED)
_22073_/ZN                             23.23   30.48   -7.25 (VIOLATED)
_18303_/ZN                             25.33   32.22   -6.89 (VIOLATED)
_22284_/ZN                             23.23   29.93   -6.70 (VIOLATED)
_18603_/ZN                             26.02   32.64   -6.63 (VIOLATED)
_22363_/ZN                             26.05   32.56   -6.50 (VIOLATED)
_20147_/ZN                             10.47   16.81   -6.34 (VIOLATED)
_20318_/Z                              25.33   31.63   -6.30 (VIOLATED)
_19553_/ZN                             26.02   32.19   -6.17 (VIOLATED)
_27522_/ZN                             23.23   29.37   -6.14 (VIOLATED)
_20319_/Z                              25.33   31.44   -6.11 (VIOLATED)
_22052_/ZN                             23.23   29.13   -5.89 (VIOLATED)
_23513_/ZN                             13.81   19.51   -5.70 (VIOLATED)
_22133_/ZN                             23.23   28.89   -5.66 (VIOLATED)
_17619_/ZN                             16.02   21.55   -5.53 (VIOLATED)
_18225_/ZN                             26.02   31.50   -5.48 (VIOLATED)
_18977_/ZN                             26.02   31.41   -5.39 (VIOLATED)
_27740_/ZN                             10.47   15.30   -4.83 (VIOLATED)
_19731_/ZN                             26.02   30.69   -4.68 (VIOLATED)
_20328_/ZN                             16.02   20.60   -4.58 (VIOLATED)
_19924_/ZN                             25.33   29.84   -4.51 (VIOLATED)
_18429_/ZN                             26.02   29.98   -3.96 (VIOLATED)
_18615_/ZN                             28.99   32.67   -3.67 (VIOLATED)
_22883_/ZN                             16.02   19.33   -3.31 (VIOLATED)
_17600_/ZN                             16.02   19.32   -3.29 (VIOLATED)
_19384_/ZN                             26.70   29.95   -3.24 (VIOLATED)
_20352_/ZN                             16.02   18.78   -2.76 (VIOLATED)
_22831_/ZN                             10.47   13.07   -2.60 (VIOLATED)
_23322_/ZN                             10.47   12.82   -2.35 (VIOLATED)
_27230_/ZN                             25.33   27.61   -2.28 (VIOLATED)
_19863_/ZN                             25.33   27.45   -2.12 (VIOLATED)
_27770_/ZN                             10.47   12.50   -2.03 (VIOLATED)
_27336_/ZN                             25.33   27.19   -1.86 (VIOLATED)
_22301_/ZN                             10.47   12.11   -1.64 (VIOLATED)
_17229_/ZN                             16.02   17.66   -1.64 (VIOLATED)
_20148_/ZN                             10.47   11.95   -1.48 (VIOLATED)
_23367_/ZN                             16.02   17.38   -1.36 (VIOLATED)
_21844_/ZN                             10.47   11.69   -1.22 (VIOLATED)
_19781_/ZN                             25.33   26.43   -1.10 (VIOLATED)
_17872_/ZN                             25.33   26.07   -0.74 (VIOLATED)
_18055_/ZN                             28.99   29.62   -0.63 (VIOLATED)
_21836_/ZN                             10.47   10.99   -0.52 (VIOLATED)
_17917_/ZN                             25.33   25.63   -0.30 (VIOLATED)
_18991_/ZN                             31.74   32.03   -0.29 (VIOLATED)
_22360_/ZN                             10.47   10.75   -0.28 (VIOLATED)
_19965_/ZN                             25.33   25.61   -0.28 (VIOLATED)
_19681_/ZN                             25.33   25.43   -0.10 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.0490940622985363

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2473

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-13.922029495239258

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.3295

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 2

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 66

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1143

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 258

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.20 ^ _16518_/Z (BUF_X32)
   0.02    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.07    0.36 ^ _18259_/Z (BUF_X2)
   0.09    0.45 ^ _18260_/Z (BUF_X1)
   0.06    0.51 ^ _18261_/Z (BUF_X2)
   0.06    0.58 v _18432_/Z (MUX2_X1)
   0.03    0.60 ^ _18433_/ZN (NOR2_X1)
   0.01    0.62 v _18436_/ZN (NOR3_X1)
   0.05    0.67 ^ _18442_/ZN (NOR3_X1)
   0.01    0.68 v _18453_/ZN (NOR3_X1)
   0.20    0.88 ^ _18471_/ZN (AOI21_X1)
   0.12    1.00 ^ _20600_/Z (MUX2_X1)
   0.08    1.08 ^ _20998_/Z (BUF_X1)
   0.03    1.11 v _21067_/ZN (NAND2_X1)
   0.13    1.24 ^ _30197_/S (FA_X1)
   0.09    1.33 v _30199_/S (FA_X1)
   0.13    1.46 ^ _30202_/S (FA_X1)
   0.09    1.55 v _30207_/S (FA_X1)
   0.12    1.67 ^ _30211_/S (FA_X1)
   0.09    1.76 v _30212_/S (FA_X1)
   0.02    1.78 ^ _21502_/ZN (INV_X1)
   0.04    1.82 ^ _30538_/S (HA_X1)
   0.04    1.87 ^ _23588_/Z (BUF_X1)
   0.02    1.89 v _23632_/ZN (NAND3_X1)
   0.07    1.96 ^ _23633_/ZN (NOR3_X1)
   0.02    1.98 v _23682_/ZN (NOR2_X1)
   0.06    2.03 ^ _23683_/ZN (AOI21_X2)
   0.07    2.11 ^ _23908_/ZN (AND4_X1)
   0.01    2.12 v _23966_/ZN (NOR2_X1)
   0.09    2.21 ^ _23969_/ZN (AOI221_X2)
   0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.31 ^ _23971_/Z (MUX2_X1)
   0.03    2.34 v _23972_/ZN (AOI221_X2)
   0.11    2.45 ^ _23981_/ZN (NOR4_X2)
   0.05    2.50 ^ _23982_/Z (BUF_X2)
   0.02    2.52 v _24222_/ZN (OAI21_X1)
   0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
           2.52   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.52   data arrival time
---------------------------------------------------------
          -0.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.09 v _28337_/ZN (OAI22_X1)
   0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5249

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3664

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.511466

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.46e-03   1.56e-04   1.27e-02  16.3%
Combinational          2.98e-02   3.48e-02   4.29e-04   6.50e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.66e-02   5.85e-04   7.81e-02 100.0%
                          52.3%      46.9%       0.7%
