/*
 * Copyright (c) 2022 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
 */

#ifndef NPM6001_H
#define NPM6001_H

#ifdef __cplusplus
extern "C" {
#endif

#include "npm6001_types.h"

#include "compiler_abstraction.h"

#if defined(__CC_ARM)
#pragma anon_unions
#elif defined(__ICCARM__)
#pragma language = extended
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
#pragma clang diagnostic push
#pragma clang diagnostic ignored "-Wc11-extensions"
#pragma clang diagnostic ignored "-Wreserved-id-macro"
#pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
#pragma clang diagnostic ignored "-Wnested-anon-types"
#elif defined(__GNUC__)

#elif defined(__TMS470__)

#elif defined(__TASKING__)
#pragma warning 586
#elif defined(__CSMC__)

#else
#warning Unsupported compiler type
#endif

/**
 * @brief nPM6001 digital
 */
typedef struct {
	__IM uint8_t RESERVED;
	__IOM uint8_t SWREADY;
	__OM uint8_t TASKS_START_DCDC3;
	__OM uint8_t TASKS_START_LDO0;
	__OM uint8_t TASKS_START_LDO1;
	__IM uint8_t RESERVED1;
	__OM uint8_t TASKS_START_THWARN;
	__OM uint8_t TASKS_START_TH_SHUTDN;
	__OM uint8_t TASKS_STOP_DCDC3;
	__OM uint8_t TASKS_STOP_LDO0;
	__OM uint8_t TASKS_STOP_LDO1;
	__IM uint8_t RESERVED2;
	__OM uint8_t TASKS_STOP_THWARN;
	__OM uint8_t TASKS_STOP_THSHUTDN;
	__OM uint8_t TASKS_UPDATE_VOUTPWM;
	__IM uint8_t RESERVED3[15];
	__IOM uint8_t EVENTS_THWARN;
	__IOM uint8_t EVENTS_DCDC0OC;
	__IOM uint8_t EVENTS_DCDC1OC;
	__IOM uint8_t EVENTS_DCDC2OC;
	__IOM uint8_t EVENTS_DCDC3OC;
	__IM uint8_t RESERVED4[7];
	__IOM uint8_t INTEN0;
	__IOM uint8_t INTENSET0;
	__IOM uint8_t INTENCLR0;
	__IM uint8_t INTPEND0;
	__IM uint32_t RESERVED5[3];
	__IOM uint8_t DCDC0VOUTULP;
	__IOM uint8_t DCDC0VOUTPWM;
	__IOM uint8_t DCDC1VOUTULP;
	__IOM uint8_t DCDC1VOUTPWM;
	__IM uint16_t RESERVED6;
	__IOM uint8_t DCDC2VOUTULP;
	__IOM uint8_t DCDC2VOUTPWM;
	__IM uint16_t RESERVED7;
	__IOM uint8_t DCDC3SELDAC;
	__IOM uint8_t DCDC3VOUT;
	__IOM uint8_t LDO0VOUT;
	__IM uint8_t RESERVED8[3];
	__IOM uint8_t DCDC0CONFPWMMODE;
	__IOM uint8_t DCDC1CONFPWMMODE;
	__IOM uint8_t DCDC2CONFPWMMODE;
	__IOM uint8_t DCDC3CONFPWMMODE;
	__IOM uint8_t DCDCMODEPADCONF;
	__IM uint8_t RESERVED9;
	__IOM uint8_t THDYNPOWERUP;
	__IM uint16_t RESERVED10;
	__IOM uint8_t PADDRIVESTRENGTH;
	__IOM uint8_t WDARMEDVALUE;
	__OM uint8_t WDARMEDSTROBE;
	__IOM uint8_t WDTRIGGERVALUE0;
	__IOM uint8_t WDTRIGGERVALUE1;
	__IOM uint8_t WDTRIGGERVALUE2;
	__IM uint32_t RESERVED11;
	__OM uint8_t WDDATASTROBE;
	__IOM uint8_t WDPWRUPVALUE;
	__OM uint8_t WDPWRUPSTROBE;
	__OM uint8_t WDKICK;
	__IM uint8_t RESERVED12;
	__IOM uint8_t WDREQPOWERDOWN;
	__IM uint16_t RESERVED13[3];
	__IOM uint8_t GENIOOUTSET;
	__IOM uint8_t GENIOOUTCLR;
	__IM uint8_t GENIOIN;
	__IOM uint8_t GENIO0CONF;
	__IOM uint8_t GENIO1CONF;
	__IOM uint8_t GENIO2CONF;
	__IM uint16_t RESERVED14;
	__IOM uint8_t LDO0CTRL;
	__IM uint8_t RESERVED15;
	__IOM uint8_t LDO1CTRL;
	__IM uint8_t RESERVED16[55];
	__IOM uint8_t OVERRIDEPWRUPDCDC;
} __PACKED NRF_DIGITAL_Type;

#define DIGITAL_SWREADY_ResetValue (0x00UL)

#define DIGITAL_SWREADY_SWREADY_Pos (0UL)
#define DIGITAL_SWREADY_SWREADY_Msk (0x1UL << DIGITAL_SWREADY_SWREADY_Pos)
#define DIGITAL_SWREADY_SWREADY_Min (0x0UL)
#define DIGITAL_SWREADY_SWREADY_Max (0x1UL)
#define DIGITAL_SWREADY_SWREADY_NOTREADY (0x0UL)
#define DIGITAL_SWREADY_SWREADY_READY (0x1UL)

#define DIGITAL_TASKS_START_DCDC3_ResetValue (0x00UL)

#define DIGITAL_TASKS_START_DCDC3_TASKS_START_DCDC3_Pos (0UL)
#define DIGITAL_TASKS_START_DCDC3_TASKS_START_DCDC3_Msk                                            \
	(0x1UL << DIGITAL_TASKS_START_DCDC3_TASKS_START_DCDC3_Pos)
#define DIGITAL_TASKS_START_DCDC3_TASKS_START_DCDC3_Min (0x1UL)
#define DIGITAL_TASKS_START_DCDC3_TASKS_START_DCDC3_Max (0x1UL)
#define DIGITAL_TASKS_START_DCDC3_TASKS_START_DCDC3_Trigger (0x1UL)

#define DIGITAL_TASKS_START_LDO0_ResetValue (0x00UL)

#define DIGITAL_TASKS_START_LDO0_TASKS_START_LDO0_Pos (0UL)
#define DIGITAL_TASKS_START_LDO0_TASKS_START_LDO0_Msk                                              \
	(0x1UL << DIGITAL_TASKS_START_LDO0_TASKS_START_LDO0_Pos)
#define DIGITAL_TASKS_START_LDO0_TASKS_START_LDO0_Min (0x1UL)
#define DIGITAL_TASKS_START_LDO0_TASKS_START_LDO0_Max (0x1UL)
#define DIGITAL_TASKS_START_LDO0_TASKS_START_LDO0_Trigger (0x1UL)

#define DIGITAL_TASKS_START_LDO1_ResetValue (0x00UL)

#define DIGITAL_TASKS_START_LDO1_TASKS_START_LDO1_Pos (0UL)
#define DIGITAL_TASKS_START_LDO1_TASKS_START_LDO1_Msk                                              \
	(0x1UL << DIGITAL_TASKS_START_LDO1_TASKS_START_LDO1_Pos)
#define DIGITAL_TASKS_START_LDO1_TASKS_START_LDO1_Min (0x1UL)
#define DIGITAL_TASKS_START_LDO1_TASKS_START_LDO1_Max (0x1UL)
#define DIGITAL_TASKS_START_LDO1_TASKS_START_LDO1_Trigger (0x1UL)

#define DIGITAL_TASKS_START_THWARN_ResetValue (0x00UL)

#define DIGITAL_TASKS_START_THWARN_TASKS_START_THWARN_Pos (0UL)
#define DIGITAL_TASKS_START_THWARN_TASKS_START_THWARN_Msk                                          \
	(0x1UL << DIGITAL_TASKS_START_THWARN_TASKS_START_THWARN_Pos)
#define DIGITAL_TASKS_START_THWARN_TASKS_START_THWARN_Min (0x1UL)
#define DIGITAL_TASKS_START_THWARN_TASKS_START_THWARN_Max (0x1UL)
#define DIGITAL_TASKS_START_THWARN_TASKS_START_THWARN_Trigger (0x1UL)

#define DIGITAL_TASKS_START_TH_SHUTDN_ResetValue (0x00UL)

#define DIGITAL_TASKS_START_TH_SHUTDN_TASKS_START_TH_SHUTDN_Pos (0UL)
#define DIGITAL_TASKS_START_TH_SHUTDN_TASKS_START_TH_SHUTDN_Msk                                    \
	(0x1UL << DIGITAL_TASKS_START_TH_SHUTDN_TASKS_START_TH_SHUTDN_Pos)

#define DIGITAL_TASKS_START_TH_SHUTDN_TASKS_START_TH_SHUTDN_Min (0x1UL)
#define DIGITAL_TASKS_START_TH_SHUTDN_TASKS_START_TH_SHUTDN_Max (0x1UL)
#define DIGITAL_TASKS_START_TH_SHUTDN_TASKS_START_TH_SHUTDN_Trigger (0x1UL)

#define DIGITAL_TASKS_STOP_DCDC3_ResetValue (0x00UL)

#define DIGITAL_TASKS_STOP_DCDC3_TASKS_STOP_DCDC3_Pos (0UL)
#define DIGITAL_TASKS_STOP_DCDC3_TASKS_STOP_DCDC3_Msk                                              \
	(0x1UL << DIGITAL_TASKS_STOP_DCDC3_TASKS_STOP_DCDC3_Pos)
#define DIGITAL_TASKS_STOP_DCDC3_TASKS_STOP_DCDC3_Min (0x1UL)
#define DIGITAL_TASKS_STOP_DCDC3_TASKS_STOP_DCDC3_Max (0x1UL)
#define DIGITAL_TASKS_STOP_DCDC3_TASKS_STOP_DCDC3_Trigger (0x1UL)

#define DIGITAL_TASKS_STOP_LDO0_ResetValue (0x00UL)

#define DIGITAL_TASKS_STOP_LDO0_TASKS_STOP_LDO0_Pos (0UL)
#define DIGITAL_TASKS_STOP_LDO0_TASKS_STOP_LDO0_Msk                                                \
	(0x1UL << DIGITAL_TASKS_STOP_LDO0_TASKS_STOP_LDO0_Pos)
#define DIGITAL_TASKS_STOP_LDO0_TASKS_STOP_LDO0_Min (0x1UL)
#define DIGITAL_TASKS_STOP_LDO0_TASKS_STOP_LDO0_Max (0x1UL)
#define DIGITAL_TASKS_STOP_LDO0_TASKS_STOP_LDO0_Trigger (0x1UL)

#define DIGITAL_TASKS_STOP_LDO1_ResetValue (0x00UL)

#define DIGITAL_TASKS_STOP_LDO1_TASKS_STOP_LDO1_Pos (0UL)
#define DIGITAL_TASKS_STOP_LDO1_TASKS_STOP_LDO1_Msk                                                \
	(0x1UL << DIGITAL_TASKS_STOP_LDO1_TASKS_STOP_LDO1_Pos)
#define DIGITAL_TASKS_STOP_LDO1_TASKS_STOP_LDO1_Min (0x1UL)
#define DIGITAL_TASKS_STOP_LDO1_TASKS_STOP_LDO1_Max (0x1UL)
#define DIGITAL_TASKS_STOP_LDO1_TASKS_STOP_LDO1_Trigger (0x1UL)

#define DIGITAL_TASKS_STOP_THWARN_ResetValue (0x00UL)

#define DIGITAL_TASKS_STOP_THWARN_TASKS_STOP_THWARN_Pos (0UL)
#define DIGITAL_TASKS_STOP_THWARN_TASKS_STOP_THWARN_Msk                                            \
	(0x1UL << DIGITAL_TASKS_STOP_THWARN_TASKS_STOP_THWARN_Pos)
#define DIGITAL_TASKS_STOP_THWARN_TASKS_STOP_THWARN_Min (0x1UL)
#define DIGITAL_TASKS_STOP_THWARN_TASKS_STOP_THWARN_Max (0x1UL)
#define DIGITAL_TASKS_STOP_THWARN_TASKS_STOP_THWARN_Trigger (0x1UL)

#define DIGITAL_TASKS_STOP_THSHUTDN_ResetValue (0x00UL)

#define DIGITAL_TASKS_STOP_THSHUTDN_TASKS_STOP_THSHUTDN_Pos (0UL)
#define DIGITAL_TASKS_STOP_THSHUTDN_TASKS_STOP_THSHUTDN_Msk                                        \
	(0x1UL << DIGITAL_TASKS_STOP_THSHUTDN_TASKS_STOP_THSHUTDN_Pos)

#define DIGITAL_TASKS_STOP_THSHUTDN_TASKS_STOP_THSHUTDN_Min (0x1UL)
#define DIGITAL_TASKS_STOP_THSHUTDN_TASKS_STOP_THSHUTDN_Max (0x1UL)
#define DIGITAL_TASKS_STOP_THSHUTDN_TASKS_STOP_THSHUTDN_Trigger (0x1UL)

#define DIGITAL_TASKS_UPDATE_VOUTPWM_ResetValue (0x00UL)

#define DIGITAL_TASKS_UPDATE_VOUTPWM_TASKS_UPDATE_VOUTPWM_Pos (0UL)
#define DIGITAL_TASKS_UPDATE_VOUTPWM_TASKS_UPDATE_VOUTPWM_Msk                                      \
	(0x1UL << DIGITAL_TASKS_UPDATE_VOUTPWM_TASKS_UPDATE_VOUTPWM_Pos)

#define DIGITAL_TASKS_UPDATE_VOUTPWM_TASKS_UPDATE_VOUTPWM_Min (0x1UL)
#define DIGITAL_TASKS_UPDATE_VOUTPWM_TASKS_UPDATE_VOUTPWM_Max (0x1UL)
#define DIGITAL_TASKS_UPDATE_VOUTPWM_TASKS_UPDATE_VOUTPWM_Trigger (0x1UL)

#define DIGITAL_EVENTS_THWARN_ResetValue (0x00UL)

#define DIGITAL_EVENTS_THWARN_EVENTS_THWARN_Pos (0UL)
#define DIGITAL_EVENTS_THWARN_EVENTS_THWARN_Msk (0x1UL << DIGITAL_EVENTS_THWARN_EVENTS_THWARN_Pos)
#define DIGITAL_EVENTS_THWARN_EVENTS_THWARN_Min (0x0UL)
#define DIGITAL_EVENTS_THWARN_EVENTS_THWARN_Max (0x1UL)
#define DIGITAL_EVENTS_THWARN_EVENTS_THWARN_NotGenerated (0x0UL)
#define DIGITAL_EVENTS_THWARN_EVENTS_THWARN_Generated (0x1UL)

#define DIGITAL_EVENTS_DCDC0OC_ResetValue (0x00UL)

#define DIGITAL_EVENTS_DCDC0OC_EVENTS_DCDC0OC_Pos (0UL)
#define DIGITAL_EVENTS_DCDC0OC_EVENTS_DCDC0OC_Msk                                                  \
	(0x1UL << DIGITAL_EVENTS_DCDC0OC_EVENTS_DCDC0OC_Pos)
#define DIGITAL_EVENTS_DCDC0OC_EVENTS_DCDC0OC_Min (0x0UL)
#define DIGITAL_EVENTS_DCDC0OC_EVENTS_DCDC0OC_Max (0x1UL)
#define DIGITAL_EVENTS_DCDC0OC_EVENTS_DCDC0OC_NotGenerated (0x0UL)
#define DIGITAL_EVENTS_DCDC0OC_EVENTS_DCDC0OC_Generated (0x1UL)

#define DIGITAL_EVENTS_DCDC1OC_ResetValue (0x00UL)

#define DIGITAL_EVENTS_DCDC1OC_EVENTS_DCDC1OC_Pos (0UL)
#define DIGITAL_EVENTS_DCDC1OC_EVENTS_DCDC1OC_Msk                                                  \
	(0x1UL << DIGITAL_EVENTS_DCDC1OC_EVENTS_DCDC1OC_Pos)
#define DIGITAL_EVENTS_DCDC1OC_EVENTS_DCDC1OC_Min (0x0UL)
#define DIGITAL_EVENTS_DCDC1OC_EVENTS_DCDC1OC_Max (0x1UL)
#define DIGITAL_EVENTS_DCDC1OC_EVENTS_DCDC1OC_NotGenerated (0x0UL)
#define DIGITAL_EVENTS_DCDC1OC_EVENTS_DCDC1OC_Generated (0x1UL)

#define DIGITAL_EVENTS_DCDC2OC_ResetValue (0x00UL)

#define DIGITAL_EVENTS_DCDC2OC_EVENTS_DCDC2OC_Pos (0UL)
#define DIGITAL_EVENTS_DCDC2OC_EVENTS_DCDC2OC_Msk                                                  \
	(0x1UL << DIGITAL_EVENTS_DCDC2OC_EVENTS_DCDC2OC_Pos)
#define DIGITAL_EVENTS_DCDC2OC_EVENTS_DCDC2OC_Min (0x0UL)
#define DIGITAL_EVENTS_DCDC2OC_EVENTS_DCDC2OC_Max (0x1UL)
#define DIGITAL_EVENTS_DCDC2OC_EVENTS_DCDC2OC_NotGenerated (0x0UL)
#define DIGITAL_EVENTS_DCDC2OC_EVENTS_DCDC2OC_Generated (0x1UL)

#define DIGITAL_EVENTS_DCDC3OC_ResetValue (0x00UL)

#define DIGITAL_EVENTS_DCDC3OC_EVENTS_DCDC3OC_Pos (0UL)
#define DIGITAL_EVENTS_DCDC3OC_EVENTS_DCDC3OC_Msk                                                  \
	(0x1UL << DIGITAL_EVENTS_DCDC3OC_EVENTS_DCDC3OC_Pos)
#define DIGITAL_EVENTS_DCDC3OC_EVENTS_DCDC3OC_Min (0x0UL)
#define DIGITAL_EVENTS_DCDC3OC_EVENTS_DCDC3OC_Max (0x1UL)
#define DIGITAL_EVENTS_DCDC3OC_EVENTS_DCDC3OC_NotGenerated (0x0UL)
#define DIGITAL_EVENTS_DCDC3OC_EVENTS_DCDC3OC_Generated (0x1UL)

#define DIGITAL_INTEN0_ResetValue (0x00UL)

#define DIGITAL_INTEN0_RESERVED0_Pos (0UL)
#define DIGITAL_INTEN0_RESERVED0_Msk (0x1UL << DIGITAL_INTEN0_RESERVED0_Pos)

#define DIGITAL_INTEN0_RESERVED1_Pos (1UL)
#define DIGITAL_INTEN0_RESERVED1_Msk (0x1UL << DIGITAL_INTEN0_RESERVED1_Pos)

#define DIGITAL_INTEN0_RESERVED2_Pos (2UL)
#define DIGITAL_INTEN0_RESERVED2_Msk (0x1UL << DIGITAL_INTEN0_RESERVED2_Pos)

#define DIGITAL_INTEN0_THWARN_Pos (3UL)
#define DIGITAL_INTEN0_THWARN_Msk (0x1UL << DIGITAL_INTEN0_THWARN_Pos)
#define DIGITAL_INTEN0_THWARN_Min (0x0UL)
#define DIGITAL_INTEN0_THWARN_Max (0x1UL)
#define DIGITAL_INTEN0_THWARN_DISABLED (0x0UL)
#define DIGITAL_INTEN0_THWARN_ENABLED (0x1UL)

#define DIGITAL_INTEN0_DCDC0OC_Pos (4UL)
#define DIGITAL_INTEN0_DCDC0OC_Msk (0x1UL << DIGITAL_INTEN0_DCDC0OC_Pos)
#define DIGITAL_INTEN0_DCDC0OC_Min (0x0UL)
#define DIGITAL_INTEN0_DCDC0OC_Max (0x1UL)
#define DIGITAL_INTEN0_DCDC0OC_DISABLED (0x0UL)
#define DIGITAL_INTEN0_DCDC0OC_ENABLED (0x1UL)

#define DIGITAL_INTEN0_DCDC1OC_Pos (5UL)
#define DIGITAL_INTEN0_DCDC1OC_Msk (0x1UL << DIGITAL_INTEN0_DCDC1OC_Pos)
#define DIGITAL_INTEN0_DCDC1OC_Min (0x0UL)
#define DIGITAL_INTEN0_DCDC1OC_Max (0x1UL)
#define DIGITAL_INTEN0_DCDC1OC_DISABLED (0x0UL)
#define DIGITAL_INTEN0_DCDC1OC_ENABLED (0x1UL)

#define DIGITAL_INTEN0_DCDC2OC_Pos (6UL)
#define DIGITAL_INTEN0_DCDC2OC_Msk (0x1UL << DIGITAL_INTEN0_DCDC2OC_Pos)
#define DIGITAL_INTEN0_DCDC2OC_Min (0x0UL)
#define DIGITAL_INTEN0_DCDC2OC_Max (0x1UL)
#define DIGITAL_INTEN0_DCDC2OC_DISABLED (0x0UL)
#define DIGITAL_INTEN0_DCDC2OC_ENABLED (0x1UL)

#define DIGITAL_INTEN0_DCDC3OC_Pos (7UL)
#define DIGITAL_INTEN0_DCDC3OC_Msk (0x1UL << DIGITAL_INTEN0_DCDC3OC_Pos)
#define DIGITAL_INTEN0_DCDC3OC_Min (0x0UL)
#define DIGITAL_INTEN0_DCDC3OC_Max (0x1UL)
#define DIGITAL_INTEN0_DCDC3OC_DISABLED (0x0UL)
#define DIGITAL_INTEN0_DCDC3OC_ENABLED (0x1UL)

#define DIGITAL_INTENSET0_ResetValue (0x00UL)

#define DIGITAL_INTENSET0_RESERVED0_Pos (0UL)
#define DIGITAL_INTENSET0_RESERVED0_Msk (0x1UL << DIGITAL_INTENSET0_RESERVED0_Pos)

#define DIGITAL_INTENSET0_RESERVED1_Pos (1UL)
#define DIGITAL_INTENSET0_RESERVED1_Msk (0x1UL << DIGITAL_INTENSET0_RESERVED1_Pos)

#define DIGITAL_INTENSET0_RESERVED2_Pos (2UL)
#define DIGITAL_INTENSET0_RESERVED2_Msk (0x1UL << DIGITAL_INTENSET0_RESERVED2_Pos)

#define DIGITAL_INTENSET0_THWARN_Pos (3UL)
#define DIGITAL_INTENSET0_THWARN_Msk (0x1UL << DIGITAL_INTENSET0_THWARN_Pos)
#define DIGITAL_INTENSET0_THWARN_Min (0x0UL)
#define DIGITAL_INTENSET0_THWARN_Max (0x1UL)
#define DIGITAL_INTENSET0_THWARN_NOACTION (0x0UL)
#define DIGITAL_INTENSET0_THWARN_SET (0x1UL)

#define DIGITAL_INTENSET0_DCDC0OC_Pos (4UL)
#define DIGITAL_INTENSET0_DCDC0OC_Msk (0x1UL << DIGITAL_INTENSET0_DCDC0OC_Pos)
#define DIGITAL_INTENSET0_DCDC0OC_Min (0x0UL)
#define DIGITAL_INTENSET0_DCDC0OC_Max (0x1UL)
#define DIGITAL_INTENSET0_DCDC0OC_NOACTION (0x0UL)
#define DIGITAL_INTENSET0_DCDC0OC_SET (0x1UL)

#define DIGITAL_INTENSET0_DCDC01C_Pos (5UL)
#define DIGITAL_INTENSET0_DCDC01C_Msk (0x1UL << DIGITAL_INTENSET0_DCDC01C_Pos)
#define DIGITAL_INTENSET0_DCDC01C_Min (0x0UL)
#define DIGITAL_INTENSET0_DCDC01C_Max (0x1UL)
#define DIGITAL_INTENSET0_DCDC01C_NOACTION (0x0UL)
#define DIGITAL_INTENSET0_DCDC01C_SET (0x1UL)

#define DIGITAL_INTENSET0_DCDC02C_Pos (6UL)
#define DIGITAL_INTENSET0_DCDC02C_Msk (0x1UL << DIGITAL_INTENSET0_DCDC02C_Pos)
#define DIGITAL_INTENSET0_DCDC02C_Min (0x0UL)
#define DIGITAL_INTENSET0_DCDC02C_Max (0x1UL)
#define DIGITAL_INTENSET0_DCDC02C_NOACTION (0x0UL)
#define DIGITAL_INTENSET0_DCDC02C_SET (0x1UL)

#define DIGITAL_INTENSET0_DCDC03C_Pos (7UL)
#define DIGITAL_INTENSET0_DCDC03C_Msk (0x1UL << DIGITAL_INTENSET0_DCDC03C_Pos)
#define DIGITAL_INTENSET0_DCDC03C_Min (0x0UL)
#define DIGITAL_INTENSET0_DCDC03C_Max (0x1UL)
#define DIGITAL_INTENSET0_DCDC03C_NOACTION (0x0UL)
#define DIGITAL_INTENSET0_DCDC03C_SET (0x1UL)

#define DIGITAL_INTENCLR0_ResetValue (0x00UL)

#define DIGITAL_INTENCLR0_RESERVED0_Pos (0UL)
#define DIGITAL_INTENCLR0_RESERVED0_Msk (0x1UL << DIGITAL_INTENCLR0_RESERVED0_Pos)

#define DIGITAL_INTENCLR0_RESERVED1_Pos (1UL)
#define DIGITAL_INTENCLR0_RESERVED1_Msk (0x1UL << DIGITAL_INTENCLR0_RESERVED1_Pos)

#define DIGITAL_INTENCLR0_RESERVED2_Pos (2UL)
#define DIGITAL_INTENCLR0_RESERVED2_Msk (0x1UL << DIGITAL_INTENCLR0_RESERVED2_Pos)

#define DIGITAL_INTENCLR0_THWARN_Pos (3UL)
#define DIGITAL_INTENCLR0_THWARN_Msk (0x1UL << DIGITAL_INTENCLR0_THWARN_Pos)
#define DIGITAL_INTENCLR0_THWARN_Min (0x0UL)
#define DIGITAL_INTENCLR0_THWARN_Max (0x1UL)
#define DIGITAL_INTENCLR0_THWARN_NOACTION (0x0UL)
#define DIGITAL_INTENCLR0_THWARN_CLEAR (0x1UL)

#define DIGITAL_INTENCLR0_DCDC0OC_Pos (4UL)
#define DIGITAL_INTENCLR0_DCDC0OC_Msk (0x1UL << DIGITAL_INTENCLR0_DCDC0OC_Pos)
#define DIGITAL_INTENCLR0_DCDC0OC_Min (0x0UL)
#define DIGITAL_INTENCLR0_DCDC0OC_Max (0x1UL)
#define DIGITAL_INTENCLR0_DCDC0OC_NOACTION (0x0UL)
#define DIGITAL_INTENCLR0_DCDC0OC_CLEAR (0x1UL)

#define DIGITAL_INTENCLR0_DCDC01C_Pos (5UL)
#define DIGITAL_INTENCLR0_DCDC01C_Msk (0x1UL << DIGITAL_INTENCLR0_DCDC01C_Pos)
#define DIGITAL_INTENCLR0_DCDC01C_Min (0x0UL)
#define DIGITAL_INTENCLR0_DCDC01C_Max (0x1UL)
#define DIGITAL_INTENCLR0_DCDC01C_NOACTION (0x0UL)
#define DIGITAL_INTENCLR0_DCDC01C_CLEAR (0x1UL)

#define DIGITAL_INTENCLR0_DCDC02C_Pos (6UL)
#define DIGITAL_INTENCLR0_DCDC02C_Msk (0x1UL << DIGITAL_INTENCLR0_DCDC02C_Pos)
#define DIGITAL_INTENCLR0_DCDC02C_Min (0x0UL)
#define DIGITAL_INTENCLR0_DCDC02C_Max (0x1UL)
#define DIGITAL_INTENCLR0_DCDC02C_NOACTION (0x0UL)
#define DIGITAL_INTENCLR0_DCDC02C_CLEAR (0x1UL)

#define DIGITAL_INTENCLR0_DCDC03C_Pos (7UL)
#define DIGITAL_INTENCLR0_DCDC03C_Msk (0x1UL << DIGITAL_INTENCLR0_DCDC03C_Pos)
#define DIGITAL_INTENCLR0_DCDC03C_Min (0x0UL)
#define DIGITAL_INTENCLR0_DCDC03C_Max (0x1UL)
#define DIGITAL_INTENCLR0_DCDC03C_NOACTION (0x0UL)
#define DIGITAL_INTENCLR0_DCDC03C_CLEAR (0x1UL)

#define DIGITAL_INTPEND0_ResetValue (0x00UL)

#define DIGITAL_INTPEND0_RESERVED0_Pos (0UL)
#define DIGITAL_INTPEND0_RESERVED0_Msk (0x1UL << DIGITAL_INTPEND0_RESERVED0_Pos)

#define DIGITAL_INTPEND0_RESERVED1_Pos (1UL)
#define DIGITAL_INTPEND0_RESERVED1_Msk (0x1UL << DIGITAL_INTPEND0_RESERVED1_Pos)

#define DIGITAL_INTPEND0_RESERVED2_Pos (2UL)
#define DIGITAL_INTPEND0_RESERVED2_Msk (0x1UL << DIGITAL_INTPEND0_RESERVED2_Pos)

#define DIGITAL_INTPEND0_THWARN_Pos (3UL)
#define DIGITAL_INTPEND0_THWARN_Msk (0x1UL << DIGITAL_INTPEND0_THWARN_Pos)
#define DIGITAL_INTPEND0_THWARN_Min (0x0UL)
#define DIGITAL_INTPEND0_THWARN_Max (0x1UL)
#define DIGITAL_INTPEND0_THWARN_NOTPENDING (0x0UL)
#define DIGITAL_INTPEND0_THWARN_PENDING (0x1UL)

#define DIGITAL_INTPEND0_DCDC0OC_Pos (4UL)
#define DIGITAL_INTPEND0_DCDC0OC_Msk (0x1UL << DIGITAL_INTPEND0_DCDC0OC_Pos)
#define DIGITAL_INTPEND0_DCDC0OC_Min (0x0UL)
#define DIGITAL_INTPEND0_DCDC0OC_Max (0x1UL)
#define DIGITAL_INTPEND0_DCDC0OC_NOTPENDING (0x0UL)
#define DIGITAL_INTPEND0_DCDC0OC_PENDING (0x1UL)

#define DIGITAL_INTPEND0_DCDC01C_Pos (5UL)
#define DIGITAL_INTPEND0_DCDC01C_Msk (0x1UL << DIGITAL_INTPEND0_DCDC01C_Pos)
#define DIGITAL_INTPEND0_DCDC01C_Min (0x0UL)
#define DIGITAL_INTPEND0_DCDC01C_Max (0x1UL)
#define DIGITAL_INTPEND0_DCDC01C_NOTPENDING (0x0UL)
#define DIGITAL_INTPEND0_DCDC01C_PENDING (0x1UL)

#define DIGITAL_INTPEND0_DCDC02C_Pos (6UL)
#define DIGITAL_INTPEND0_DCDC02C_Msk (0x1UL << DIGITAL_INTPEND0_DCDC02C_Pos)
#define DIGITAL_INTPEND0_DCDC02C_Min (0x0UL)
#define DIGITAL_INTPEND0_DCDC02C_Max (0x1UL)
#define DIGITAL_INTPEND0_DCDC02C_NOTPENDING (0x0UL)
#define DIGITAL_INTPEND0_DCDC02C_PENDING (0x1UL)

#define DIGITAL_INTPEND0_DCDC03C_Pos (7UL)
#define DIGITAL_INTPEND0_DCDC03C_Msk (0x1UL << DIGITAL_INTPEND0_DCDC03C_Pos)
#define DIGITAL_INTPEND0_DCDC03C_Min (0x0UL)
#define DIGITAL_INTPEND0_DCDC03C_Max (0x1UL)
#define DIGITAL_INTPEND0_DCDC03C_NOTPENDING (0x0UL)
#define DIGITAL_INTPEND0_DCDC03C_PENDING (0x1UL)

#define DIGITAL_DCDC0VOUTULP_ResetValue (0x00UL)

#define DIGITAL_DCDC0VOUTULP_VOLTAGE_Pos (0UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_Msk (0xFUL << DIGITAL_DCDC0VOUTULP_VOLTAGE_Pos)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_Min (0x0UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_Max (0xFUL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET1V8 (0x0UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET1V9 (0x1UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET2V0 (0x2UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET2V1 (0x3UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET2V2 (0x4UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET2V3 (0x5UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET2V4 (0x6UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET2V5 (0x7UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET2V6 (0x8UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET2V7 (0x9UL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET2V8 (0xAUL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET2V9 (0xBUL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET3V0 (0xCUL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET3V1 (0xDUL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET3V2 (0xEUL)
#define DIGITAL_DCDC0VOUTULP_VOLTAGE_SET3V3 (0xFUL)

#define DIGITAL_DCDC0VOUTULP_RESERVED0_Pos (4UL)
#define DIGITAL_DCDC0VOUTULP_RESERVED0_Msk (0x1UL << DIGITAL_DCDC0VOUTULP_RESERVED0_Pos)

#define DIGITAL_DCDC0VOUTPWM_ResetValue (0x00UL)

#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_Pos (0UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_Msk (0xFUL << DIGITAL_DCDC0VOUTPWM_VOLTAGE_Pos)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_Min (0x0UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_Max (0xFUL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET1V8 (0x0UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET1V9 (0x1UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET2V0 (0x2UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET2V1 (0x3UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET2V2 (0x4UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET2V3 (0x5UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET2V4 (0x6UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET2V5 (0x7UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET2V6 (0x8UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET2V7 (0x9UL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET2V8 (0xAUL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET2V9 (0xBUL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET3V0 (0xCUL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET3V1 (0xDUL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET3V2 (0xEUL)
#define DIGITAL_DCDC0VOUTPWM_VOLTAGE_SET3V3 (0xFUL)

#define DIGITAL_DCDC0VOUTPWM_RESERVED0_Pos (4UL)
#define DIGITAL_DCDC0VOUTPWM_RESERVED0_Msk (0x1UL << DIGITAL_DCDC0VOUTPWM_RESERVED0_Pos)

#define DIGITAL_DCDC1VOUTULP_ResetValue (0x02UL)

#define DIGITAL_DCDC1VOUTULP_VOLTAGE_Pos (0UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_Msk (0xFUL << DIGITAL_DCDC1VOUTULP_VOLTAGE_Pos)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_Min (0x0UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_Max (0xEUL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET0V70 (0x0UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET0V75 (0x1UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET0V80 (0x2UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET0V85 (0x3UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET0V90 (0x4UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET0V95 (0x5UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET1V00 (0x6UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET1V05 (0x7UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET1V10 (0x8UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET1V15 (0x9UL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET1V20 (0xAUL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET1V25 (0xBUL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET1V30 (0xCUL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET1V35 (0xDUL)
#define DIGITAL_DCDC1VOUTULP_VOLTAGE_SET1V40 (0xEUL)

#define DIGITAL_DCDC1VOUTULP_RESERVED0_Pos (4UL)
#define DIGITAL_DCDC1VOUTULP_RESERVED0_Msk (0x1UL << DIGITAL_DCDC1VOUTULP_RESERVED0_Pos)

#define DIGITAL_DCDC1VOUTPWM_ResetValue (0x02UL)

#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_Pos (0UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_Msk (0xFUL << DIGITAL_DCDC1VOUTPWM_VOLTAGE_Pos)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_Min (0x0UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_Max (0xEUL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET0V70 (0x0UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET0V75 (0x1UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET0V80 (0x2UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET0V85 (0x3UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET0V90 (0x4UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET0V95 (0x5UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET1V00 (0x6UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET1V05 (0x7UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET1V10 (0x8UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET1V15 (0x9UL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET1V20 (0xAUL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET1V25 (0xBUL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET1V30 (0xCUL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET1V35 (0xDUL)
#define DIGITAL_DCDC1VOUTPWM_VOLTAGE_SET1V40 (0xEUL)

#define DIGITAL_DCDC1VOUTPWM_RESERVED0_Pos (4UL)
#define DIGITAL_DCDC1VOUTPWM_RESERVED0_Msk (0x1UL << DIGITAL_DCDC1VOUTPWM_RESERVED0_Pos)

#define DIGITAL_DCDC2VOUTULP_ResetValue (0x0AUL)

#define DIGITAL_DCDC2VOUTULP_VOLTAGE_Pos (0UL)
#define DIGITAL_DCDC2VOUTULP_VOLTAGE_Msk (0x1FUL << DIGITAL_DCDC2VOUTULP_VOLTAGE_Pos)
#define DIGITAL_DCDC2VOUTULP_VOLTAGE_Min (0xAUL)
#define DIGITAL_DCDC2VOUTULP_VOLTAGE_Max (0xEUL)
#define DIGITAL_DCDC2VOUTULP_VOLTAGE_SET1V20 (0x0AUL)
#define DIGITAL_DCDC2VOUTULP_VOLTAGE_SET1V25 (0x0BUL)
#define DIGITAL_DCDC2VOUTULP_VOLTAGE_SET1V30 (0x0CUL)
#define DIGITAL_DCDC2VOUTULP_VOLTAGE_SET1V35 (0x0DUL)
#define DIGITAL_DCDC2VOUTULP_VOLTAGE_SET1V40 (0x0EUL)

#define DIGITAL_DCDC2VOUTPWM_ResetValue (0x0AUL)

#define DIGITAL_DCDC2VOUTPWM_VOLTAGE_Pos (0UL)
#define DIGITAL_DCDC2VOUTPWM_VOLTAGE_Msk (0x1FUL << DIGITAL_DCDC2VOUTPWM_VOLTAGE_Pos)
#define DIGITAL_DCDC2VOUTPWM_VOLTAGE_Min (0xAUL)
#define DIGITAL_DCDC2VOUTPWM_VOLTAGE_Max (0xEUL)
#define DIGITAL_DCDC2VOUTPWM_VOLTAGE_SET1V20 (0x0AUL)
#define DIGITAL_DCDC2VOUTPWM_VOLTAGE_SET1V25 (0x0BUL)
#define DIGITAL_DCDC2VOUTPWM_VOLTAGE_SET1V30 (0x0CUL)
#define DIGITAL_DCDC2VOUTPWM_VOLTAGE_SET1V35 (0x0DUL)
#define DIGITAL_DCDC2VOUTPWM_VOLTAGE_SET1V40 (0x0EUL)

#define DIGITAL_DCDC3SELDAC_ResetValue (0x00UL)

#define DIGITAL_DCDC3SELDAC_SELECT_Pos (0UL)
#define DIGITAL_DCDC3SELDAC_SELECT_Msk (0x1UL << DIGITAL_DCDC3SELDAC_SELECT_Pos)
#define DIGITAL_DCDC3SELDAC_SELECT_Min (0x0UL)
#define DIGITAL_DCDC3SELDAC_SELECT_Max (0x1UL)
#define DIGITAL_DCDC3SELDAC_SELECT_DISABLE (0x0UL)
#define DIGITAL_DCDC3SELDAC_SELECT_ENABLE (0x1UL)

#define DIGITAL_DCDC3VOUT_ResetValue (0x00UL)

#define DIGITAL_DCDC3VOUT_VOLTAGE_Pos (0UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_Msk (0x7FUL << DIGITAL_DCDC3VOUT_VOLTAGE_Pos)
#define DIGITAL_DCDC3VOUT_VOLTAGE_Min (0x0UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_Max (0x70UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V5 (0x00UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V525 (0x01UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V55 (0x02UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V575 (0x03UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V6 (0x04UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V625 (0x05UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V65 (0x06UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V675 (0x07UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V7 (0x08UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V725 (0x09UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V75 (0x0AUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V775 (0x0BUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V8 (0x0CUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V825 (0x0DUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V85 (0x0EUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V875 (0x0FUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V9 (0x10UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V925 (0x11UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V95 (0x12UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET0V975 (0x13UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V0 (0x14UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V025 (0x15UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V05 (0x16UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V075 (0x17UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V1 (0x18UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V125 (0x19UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V15 (0x1AUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V175 (0x1BUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V2 (0x1CUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V225 (0x1DUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V25 (0x1EUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V275 (0x1FUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V3 (0x20UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V325 (0x21UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V35 (0x22UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V375 (0x23UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V4 (0x24UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V425 (0x25UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V45 (0x26UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V475 (0x27UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V5 (0x28UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V525 (0x29UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V55 (0x2AUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V575 (0x2BUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V6 (0x2CUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V625 (0x2DUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V65 (0x2EUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V675 (0x2FUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V7 (0x30UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V725 (0x31UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V75 (0x32UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V775 (0x33UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V8 (0x34UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V825 (0x35UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V85 (0x36UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V875 (0x37UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V9 (0x38UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V925 (0x39UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V95 (0x3AUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET1V975 (0x3BUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V0 (0x3CUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V025 (0x3DUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V05 (0x3EUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V075 (0x3FUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V1 (0x40UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V125 (0x41UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V15 (0x42UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V175 (0x43UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V2 (0x44UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V225 (0x45UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V25 (0x46UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V275 (0x47UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V3 (0x48UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V325 (0x49UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V35 (0x4AUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V375 (0x4BUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V4 (0x4CUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V425 (0x4DUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V45 (0x4EUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V475 (0x4FUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V5 (0x50UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V525 (0x51UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V55 (0x52UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V575 (0x53UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V6 (0x54UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V625 (0x55UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V65 (0x56UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V675 (0x57UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V7 (0x58UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V725 (0x59UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V75 (0x5AUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V775 (0x5BUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V8 (0x5CUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V825 (0x5DUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V85 (0x5EUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V875 (0x5FUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V9 (0x60UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V925 (0x61UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V95 (0x62UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET2V975 (0x63UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V0 (0x64UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V025 (0x65UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V05 (0x66UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V075 (0x67UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V1 (0x68UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V125 (0x69UL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V15 (0x6AUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V175 (0x6BUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V2 (0x6CUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V225 (0x6DUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V25 (0x6EUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V275 (0x6FUL)
#define DIGITAL_DCDC3VOUT_VOLTAGE_SET3V3 (0x70UL)

#define DIGITAL_LDO0VOUT_ResetValue (0x1AUL)

#define DIGITAL_LDO0VOUT_VOLTAGE_Pos (0UL)
#define DIGITAL_LDO0VOUT_VOLTAGE_Msk (0x1FUL << DIGITAL_LDO0VOUT_VOLTAGE_Pos)
#define DIGITAL_LDO0VOUT_VOLTAGE_Min (0x6UL)
#define DIGITAL_LDO0VOUT_VOLTAGE_Max (0x1EUL)
#define DIGITAL_LDO0VOUT_VOLTAGE_SET1V8 (0x06UL)
#define DIGITAL_LDO0VOUT_VOLTAGE_SET2V1 (0x0BUL)
#define DIGITAL_LDO0VOUT_VOLTAGE_SET2V41 (0x10UL)
#define DIGITAL_LDO0VOUT_VOLTAGE_SET2V7 (0x15UL)
#define DIGITAL_LDO0VOUT_VOLTAGE_SET3V0 (0x1AUL)
#define DIGITAL_LDO0VOUT_VOLTAGE_SET3V3 (0x1EUL)

#define DIGITAL_LDO0VOUT_RESERVED0_Pos (5UL)
#define DIGITAL_LDO0VOUT_RESERVED0_Msk (0x1UL << DIGITAL_LDO0VOUT_RESERVED0_Pos)

#define DIGITAL_DCDC0CONFPWMMODE_ResetValue (0x03UL)

#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE0_Pos (0UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE0_Msk                                                  \
	(0x1UL << DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE0_Pos)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE0_Min (0x0UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE0_Max (0x1UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE0_NOPWM (0x0UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE0_PWM (0x1UL)

#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE1_Pos (1UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE1_Msk                                                  \
	(0x1UL << DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE1_Pos)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE1_Min (0x0UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE1_Max (0x1UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE1_NOPWM (0x0UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE1_PWM (0x1UL)

#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE2_Pos (2UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE2_Msk                                                  \
	(0x1UL << DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE2_Pos)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE2_Min (0x0UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE2_Max (0x1UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE2_NOPWM (0x0UL)
#define DIGITAL_DCDC0CONFPWMMODE_PADDCDCMODE2_PWM (0x1UL)

#define DIGITAL_DCDC0CONFPWMMODE_SETFORCEPWM_Pos (3UL)
#define DIGITAL_DCDC0CONFPWMMODE_SETFORCEPWM_Msk (0x1UL << DIGITAL_DCDC0CONFPWMMODE_SETFORCEPWM_Pos)
#define DIGITAL_DCDC0CONFPWMMODE_SETFORCEPWM_Min (0x0UL)
#define DIGITAL_DCDC0CONFPWMMODE_SETFORCEPWM_Max (0x1UL)
#define DIGITAL_DCDC0CONFPWMMODE_SETFORCEPWM_OFF (0x0UL)
#define DIGITAL_DCDC0CONFPWMMODE_SETFORCEPWM_ON (0x1UL)

#define DIGITAL_DCDC1CONFPWMMODE_ResetValue (0x02UL)

#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE0_Pos (0UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE0_Msk                                                  \
	(0x1UL << DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE0_Pos)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE0_Min (0x0UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE0_Max (0x1UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE0_NOPWM (0x0UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE0_PWM (0x1UL)

#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE1_Pos (1UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE1_Msk                                                  \
	(0x1UL << DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE1_Pos)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE1_Min (0x0UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE1_Max (0x1UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE1_NOPWM (0x0UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE1_PWM (0x1UL)

#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE2_Pos (2UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE2_Msk                                                  \
	(0x1UL << DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE2_Pos)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE2_Min (0x0UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE2_Max (0x1UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE2_NOPWM (0x0UL)
#define DIGITAL_DCDC1CONFPWMMODE_PADDCDCMODE2_PWM (0x1UL)

#define DIGITAL_DCDC1CONFPWMMODE_SETFORCEPWM_Pos (3UL)
#define DIGITAL_DCDC1CONFPWMMODE_SETFORCEPWM_Msk (0x1UL << DIGITAL_DCDC1CONFPWMMODE_SETFORCEPWM_Pos)
#define DIGITAL_DCDC1CONFPWMMODE_SETFORCEPWM_Min (0x0UL)
#define DIGITAL_DCDC1CONFPWMMODE_SETFORCEPWM_Max (0x1UL)
#define DIGITAL_DCDC1CONFPWMMODE_SETFORCEPWM_OFF (0x0UL)
#define DIGITAL_DCDC1CONFPWMMODE_SETFORCEPWM_ON (0x1UL)

#define DIGITAL_DCDC2CONFPWMMODE_ResetValue (0x02UL)

#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE0_Pos (0UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE0_Msk                                                  \
	(0x1UL << DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE0_Pos)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE0_Min (0x0UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE0_Max (0x1UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE0_NOPWM (0x0UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE0_PWM (0x1UL)

#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE1_Pos (1UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE1_Msk                                                  \
	(0x1UL << DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE1_Pos)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE1_Min (0x0UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE1_Max (0x1UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE1_NOPWM (0x0UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE1_PWM (0x1UL)

#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE2_Pos (2UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE2_Msk                                                  \
	(0x1UL << DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE2_Pos)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE2_Min (0x0UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE2_Max (0x1UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE2_NOPWM (0x0UL)
#define DIGITAL_DCDC2CONFPWMMODE_PADDCDCMODE2_PWM (0x1UL)

#define DIGITAL_DCDC2CONFPWMMODE_SETFORCEPWM_Pos (3UL)
#define DIGITAL_DCDC2CONFPWMMODE_SETFORCEPWM_Msk (0x1UL << DIGITAL_DCDC2CONFPWMMODE_SETFORCEPWM_Pos)
#define DIGITAL_DCDC2CONFPWMMODE_SETFORCEPWM_Min (0x0UL)
#define DIGITAL_DCDC2CONFPWMMODE_SETFORCEPWM_Max (0x1UL)
#define DIGITAL_DCDC2CONFPWMMODE_SETFORCEPWM_OFF (0x0UL)
#define DIGITAL_DCDC2CONFPWMMODE_SETFORCEPWM_ON (0x1UL)

#define DIGITAL_DCDC3CONFPWMMODE_ResetValue (0x04UL)

#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE0_Pos (0UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE0_Msk                                                  \
	(0x1UL << DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE0_Pos)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE0_Min (0x0UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE0_Max (0x1UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE0_NOPWM (0x0UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE0_PWM (0x1UL)

#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE1_Pos (1UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE1_Msk                                                  \
	(0x1UL << DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE1_Pos)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE1_Min (0x0UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE1_Max (0x1UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE1_NOPWM (0x0UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE1_PWM (0x1UL)

#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE2_Pos (2UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE2_Msk                                                  \
	(0x1UL << DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE2_Pos)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE2_Min (0x0UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE2_Max (0x1UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE2_NOPWM (0x0UL)
#define DIGITAL_DCDC3CONFPWMMODE_PADDCDCMODE2_PWM (0x1UL)

#define DIGITAL_DCDC3CONFPWMMODE_SETFORCEPWM_Pos (3UL)
#define DIGITAL_DCDC3CONFPWMMODE_SETFORCEPWM_Msk (0x1UL << DIGITAL_DCDC3CONFPWMMODE_SETFORCEPWM_Pos)
#define DIGITAL_DCDC3CONFPWMMODE_SETFORCEPWM_Min (0x0UL)
#define DIGITAL_DCDC3CONFPWMMODE_SETFORCEPWM_Max (0x1UL)
#define DIGITAL_DCDC3CONFPWMMODE_SETFORCEPWM_OFF (0x0UL)
#define DIGITAL_DCDC3CONFPWMMODE_SETFORCEPWM_ON (0x1UL)

#define DIGITAL_DCDCMODEPADCONF_ResetValue (0x00UL)

#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PADTYPE_Pos (0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PADTYPE_Msk                                               \
	(0x1UL << DIGITAL_DCDCMODEPADCONF_DCDCMODE0PADTYPE_Pos)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PADTYPE_Min (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PADTYPE_Max (0x1UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PADTYPE_SCHMITT (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PADTYPE_CMOS (0x1UL)

#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PADTYPE_Pos (1UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PADTYPE_Msk                                               \
	(0x1UL << DIGITAL_DCDCMODEPADCONF_DCDCMODE1PADTYPE_Pos)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PADTYPE_Min (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PADTYPE_Max (0x1UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PADTYPE_SCHMITT (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PADTYPE_CMOS (0x1UL)

#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PADTYPE_Pos (2UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PADTYPE_Msk                                               \
	(0x1UL << DIGITAL_DCDCMODEPADCONF_DCDCMODE2PADTYPE_Pos)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PADTYPE_Min (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PADTYPE_Max (0x1UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PADTYPE_SCHMITT (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PADTYPE_CMOS (0x1UL)

#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PULLD_Pos (4UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PULLD_Msk                                                 \
	(0x1UL << DIGITAL_DCDCMODEPADCONF_DCDCMODE0PULLD_Pos)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PULLD_Min (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PULLD_Max (0x1UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PULLD_DISABLED (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE0PULLD_ENABLED (0x1UL)

#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PULLD_Pos (5UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PULLD_Msk                                                 \
	(0x1UL << DIGITAL_DCDCMODEPADCONF_DCDCMODE1PULLD_Pos)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PULLD_Min (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PULLD_Max (0x1UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PULLD_DISABLED (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE1PULLD_ENABLED (0x1UL)

#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PULLD_Pos (6UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PULLD_Msk                                                 \
	(0x1UL << DIGITAL_DCDCMODEPADCONF_DCDCMODE2PULLD_Pos)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PULLD_Min (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PULLD_Max (0x1UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PULLD_DISABLED (0x0UL)
#define DIGITAL_DCDCMODEPADCONF_DCDCMODE2PULLD_ENABLED (0x1UL)

#define DIGITAL_THDYNPOWERUP_ResetValue (0x00UL)

#define DIGITAL_THDYNPOWERUP_DCDC0PWM_Pos (0UL)
#define DIGITAL_THDYNPOWERUP_DCDC0PWM_Msk (0x1UL << DIGITAL_THDYNPOWERUP_DCDC0PWM_Pos)
#define DIGITAL_THDYNPOWERUP_DCDC0PWM_Min (0x0UL)
#define DIGITAL_THDYNPOWERUP_DCDC0PWM_Max (0x1UL)
#define DIGITAL_THDYNPOWERUP_DCDC0PWM_NOEFFECT (0x0UL)
#define DIGITAL_THDYNPOWERUP_DCDC0PWM_PWRUP (0x1UL)

#define DIGITAL_THDYNPOWERUP_DCDC1PWM_Pos (1UL)
#define DIGITAL_THDYNPOWERUP_DCDC1PWM_Msk (0x1UL << DIGITAL_THDYNPOWERUP_DCDC1PWM_Pos)
#define DIGITAL_THDYNPOWERUP_DCDC1PWM_Min (0x0UL)
#define DIGITAL_THDYNPOWERUP_DCDC1PWM_Max (0x1UL)
#define DIGITAL_THDYNPOWERUP_DCDC1PWM_NOEFFECT (0x0UL)
#define DIGITAL_THDYNPOWERUP_DCDC1PWM_PWRUP (0x1UL)

#define DIGITAL_THDYNPOWERUP_DCDC2PWM_Pos (2UL)
#define DIGITAL_THDYNPOWERUP_DCDC2PWM_Msk (0x1UL << DIGITAL_THDYNPOWERUP_DCDC2PWM_Pos)
#define DIGITAL_THDYNPOWERUP_DCDC2PWM_Min (0x0UL)
#define DIGITAL_THDYNPOWERUP_DCDC2PWM_Max (0x1UL)
#define DIGITAL_THDYNPOWERUP_DCDC2PWM_NOEFFECT (0x0UL)
#define DIGITAL_THDYNPOWERUP_DCDC2PWM_PWRUP (0x1UL)

#define DIGITAL_THDYNPOWERUP_DCDC3PWM_Pos (3UL)
#define DIGITAL_THDYNPOWERUP_DCDC3PWM_Msk (0x1UL << DIGITAL_THDYNPOWERUP_DCDC3PWM_Pos)
#define DIGITAL_THDYNPOWERUP_DCDC3PWM_Min (0x0UL)
#define DIGITAL_THDYNPOWERUP_DCDC3PWM_Max (0x1UL)
#define DIGITAL_THDYNPOWERUP_DCDC3PWM_NOEFFECT (0x0UL)
#define DIGITAL_THDYNPOWERUP_DCDC3PWM_PWRUP (0x1UL)

#define DIGITAL_THDYNPOWERUP_WARNING_Pos (4UL)
#define DIGITAL_THDYNPOWERUP_WARNING_Msk (0x1UL << DIGITAL_THDYNPOWERUP_WARNING_Pos)
#define DIGITAL_THDYNPOWERUP_WARNING_Min (0x0UL)
#define DIGITAL_THDYNPOWERUP_WARNING_Max (0x1UL)
#define DIGITAL_THDYNPOWERUP_WARNING_NOTSELECTED (0x0UL)
#define DIGITAL_THDYNPOWERUP_WARNING_SELECTED (0x1UL)

#define DIGITAL_THDYNPOWERUP_SHUTDWN_Pos (5UL)
#define DIGITAL_THDYNPOWERUP_SHUTDWN_Msk (0x1UL << DIGITAL_THDYNPOWERUP_SHUTDWN_Pos)
#define DIGITAL_THDYNPOWERUP_SHUTDWN_Min (0x0UL)
#define DIGITAL_THDYNPOWERUP_SHUTDWN_Max (0x1UL)
#define DIGITAL_THDYNPOWERUP_SHUTDWN_NOTSELECTED (0x0UL)
#define DIGITAL_THDYNPOWERUP_SHUTDWN_SELECTED (0x1UL)

#define DIGITAL_PADDRIVESTRENGTH_ResetValue (0x00UL)

#define DIGITAL_PADDRIVESTRENGTH_RESERVED0_Pos (0UL)
#define DIGITAL_PADDRIVESTRENGTH_RESERVED0_Msk (0x1UL << DIGITAL_PADDRIVESTRENGTH_RESERVED0_Pos)

#define DIGITAL_PADDRIVESTRENGTH_RESERVED1_Pos (1UL)
#define DIGITAL_PADDRIVESTRENGTH_RESERVED1_Msk (0x1UL << DIGITAL_PADDRIVESTRENGTH_RESERVED1_Pos)

#define DIGITAL_PADDRIVESTRENGTH_READY_Pos (2UL)
#define DIGITAL_PADDRIVESTRENGTH_READY_Msk (0x1UL << DIGITAL_PADDRIVESTRENGTH_READY_Pos)
#define DIGITAL_PADDRIVESTRENGTH_READY_Min (0x0UL)
#define DIGITAL_PADDRIVESTRENGTH_READY_Max (0x1UL)
#define DIGITAL_PADDRIVESTRENGTH_READY_NORMAL (0x0UL)
#define DIGITAL_PADDRIVESTRENGTH_READY_HIGH (0x1UL)

#define DIGITAL_PADDRIVESTRENGTH_NINT_Pos (3UL)
#define DIGITAL_PADDRIVESTRENGTH_NINT_Msk (0x1UL << DIGITAL_PADDRIVESTRENGTH_NINT_Pos)
#define DIGITAL_PADDRIVESTRENGTH_NINT_Min (0x0UL)
#define DIGITAL_PADDRIVESTRENGTH_NINT_Max (0x1UL)
#define DIGITAL_PADDRIVESTRENGTH_NINT_NORMAL (0x0UL)
#define DIGITAL_PADDRIVESTRENGTH_NINT_HIGH (0x1UL)

#define DIGITAL_PADDRIVESTRENGTH_RESERVED2_Pos (4UL)
#define DIGITAL_PADDRIVESTRENGTH_RESERVED2_Msk (0x1UL << DIGITAL_PADDRIVESTRENGTH_RESERVED2_Pos)

#define DIGITAL_PADDRIVESTRENGTH_SDA_Pos (5UL)
#define DIGITAL_PADDRIVESTRENGTH_SDA_Msk (0x1UL << DIGITAL_PADDRIVESTRENGTH_SDA_Pos)
#define DIGITAL_PADDRIVESTRENGTH_SDA_Min (0x0UL)
#define DIGITAL_PADDRIVESTRENGTH_SDA_Max (0x1UL)
#define DIGITAL_PADDRIVESTRENGTH_SDA_NORMAL (0x0UL)
#define DIGITAL_PADDRIVESTRENGTH_SDA_HIGH (0x1UL)

#define DIGITAL_PADDRIVESTRENGTH_RESERVED3_Pos (6UL)
#define DIGITAL_PADDRIVESTRENGTH_RESERVED3_Msk (0x1UL << DIGITAL_PADDRIVESTRENGTH_RESERVED3_Pos)

#define DIGITAL_WDARMEDVALUE_ResetValue (0x00UL)

#define DIGITAL_WDARMEDVALUE_VALUE_Pos (0UL)
#define DIGITAL_WDARMEDVALUE_VALUE_Msk (0x1UL << DIGITAL_WDARMEDVALUE_VALUE_Pos)
#define DIGITAL_WDARMEDVALUE_VALUE_Min (0x0UL)
#define DIGITAL_WDARMEDVALUE_VALUE_Max (0x1UL)
#define DIGITAL_WDARMEDVALUE_VALUE_DISABLE (0x0UL)
#define DIGITAL_WDARMEDVALUE_VALUE_ENABLE (0x1UL)

#define DIGITAL_WDARMEDSTROBE_ResetValue (0x00UL)

#define DIGITAL_WDARMEDSTROBE_STROBE_Pos (0UL)
#define DIGITAL_WDARMEDSTROBE_STROBE_Msk (0x1UL << DIGITAL_WDARMEDSTROBE_STROBE_Pos)
#define DIGITAL_WDARMEDSTROBE_STROBE_Min (0x0UL)
#define DIGITAL_WDARMEDSTROBE_STROBE_Max (0x1UL)
#define DIGITAL_WDARMEDSTROBE_STROBE_NOEFFECT (0x0UL)
#define DIGITAL_WDARMEDSTROBE_STROBE_STROBE (0x1UL)

#define DIGITAL_WDTRIGGERVALUE0_ResetValue (0x00UL)

#define DIGITAL_WDTRIGGERVALUE0_VALUE0_Pos (0UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_Msk (0xFFUL << DIGITAL_WDTRIGGERVALUE0_VALUE0_Pos)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_Min (0x0UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_Max (0x80UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL0 (0x00UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL2 (0x02UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL3 (0x03UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL4 (0x04UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL5 (0x05UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL6 (0x06UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL7 (0x07UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL8 (0x08UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL16 (0x10UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL32 (0x20UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL64 (0x40UL)
#define DIGITAL_WDTRIGGERVALUE0_VALUE0_SEL128 (0x80UL)

#define DIGITAL_WDTRIGGERVALUE1_ResetValue (0x00UL)

#define DIGITAL_WDTRIGGERVALUE1_VALUE1_Pos (0UL)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_Msk (0xFFUL << DIGITAL_WDTRIGGERVALUE1_VALUE1_Pos)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_Min (0x0UL)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_Max (0x80UL)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_SEL0 (0x00UL)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_SEL1 (0x01UL)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_SEL2 (0x02UL)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_SEL4 (0x04UL)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_SEL8 (0x08UL)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_SEL16 (0x10UL)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_SEL32 (0x20UL)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_SEL64 (0x40UL)
#define DIGITAL_WDTRIGGERVALUE1_VALUE1_SEL128 (0x80UL)

#define DIGITAL_WDTRIGGERVALUE2_ResetValue (0x00UL)

#define DIGITAL_WDTRIGGERVALUE2_VALUE2_Pos (0UL)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_Msk (0xFFUL << DIGITAL_WDTRIGGERVALUE2_VALUE2_Pos)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_Min (0x0UL)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_Max (0x80UL)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_SEL0 (0x00UL)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_SEL1 (0x01UL)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_SEL2 (0x02UL)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_SEL4 (0x04UL)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_SEL8 (0x08UL)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_SEL16 (0x10UL)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_SEL32 (0x20UL)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_SEL64 (0x40UL)
#define DIGITAL_WDTRIGGERVALUE2_VALUE2_SEL128 (0x80UL)

#define DIGITAL_WDDATASTROBE_ResetValue (0x00UL)

#define DIGITAL_WDDATASTROBE_STROBE_Pos (0UL)
#define DIGITAL_WDDATASTROBE_STROBE_Msk (0x1UL << DIGITAL_WDDATASTROBE_STROBE_Pos)
#define DIGITAL_WDDATASTROBE_STROBE_Min (0x0UL)
#define DIGITAL_WDDATASTROBE_STROBE_Max (0x1UL)
#define DIGITAL_WDDATASTROBE_STROBE_NOEFFECT (0x0UL)
#define DIGITAL_WDDATASTROBE_STROBE_STROBE (0x1UL)

#define DIGITAL_WDPWRUPVALUE_ResetValue (0x00UL)

#define DIGITAL_WDPWRUPVALUE_OSC_Pos (0UL)
#define DIGITAL_WDPWRUPVALUE_OSC_Msk (0x1UL << DIGITAL_WDPWRUPVALUE_OSC_Pos)
#define DIGITAL_WDPWRUPVALUE_OSC_Min (0x0UL)
#define DIGITAL_WDPWRUPVALUE_OSC_Max (0x1UL)
#define DIGITAL_WDPWRUPVALUE_OSC_DISABLE (0x0UL)
#define DIGITAL_WDPWRUPVALUE_OSC_ENABLE (0x1UL)

#define DIGITAL_WDPWRUPVALUE_COUNTER_Pos (1UL)
#define DIGITAL_WDPWRUPVALUE_COUNTER_Msk (0x1UL << DIGITAL_WDPWRUPVALUE_COUNTER_Pos)
#define DIGITAL_WDPWRUPVALUE_COUNTER_Min (0x0UL)
#define DIGITAL_WDPWRUPVALUE_COUNTER_Max (0x1UL)
#define DIGITAL_WDPWRUPVALUE_COUNTER_DISABLE (0x0UL)
#define DIGITAL_WDPWRUPVALUE_COUNTER_ENABLE (0x1UL)

#define DIGITAL_WDPWRUPVALUE_LS_Pos (2UL)
#define DIGITAL_WDPWRUPVALUE_LS_Msk (0x1UL << DIGITAL_WDPWRUPVALUE_LS_Pos)
#define DIGITAL_WDPWRUPVALUE_LS_Min (0x0UL)
#define DIGITAL_WDPWRUPVALUE_LS_Max (0x1UL)
#define DIGITAL_WDPWRUPVALUE_LS_DISABLE (0x0UL)
#define DIGITAL_WDPWRUPVALUE_LS_ENABLE (0x1UL)

#define DIGITAL_WDPWRUPSTROBE_ResetValue (0x00UL)

#define DIGITAL_WDPWRUPSTROBE_STROBE_Pos (0UL)
#define DIGITAL_WDPWRUPSTROBE_STROBE_Msk (0x1UL << DIGITAL_WDPWRUPSTROBE_STROBE_Pos)
#define DIGITAL_WDPWRUPSTROBE_STROBE_Min (0x0UL)
#define DIGITAL_WDPWRUPSTROBE_STROBE_Max (0x1UL)
#define DIGITAL_WDPWRUPSTROBE_STROBE_NOEFFECT (0x0UL)
#define DIGITAL_WDPWRUPSTROBE_STROBE_STROBE (0x1UL)

#define DIGITAL_WDKICK_ResetValue (0x00UL)

#define DIGITAL_WDKICK_KICK_Pos (0UL)
#define DIGITAL_WDKICK_KICK_Msk (0x1UL << DIGITAL_WDKICK_KICK_Pos)
#define DIGITAL_WDKICK_KICK_Min (0x0UL)
#define DIGITAL_WDKICK_KICK_Max (0x1UL)
#define DIGITAL_WDKICK_KICK_NOEFFECT (0x0UL)
#define DIGITAL_WDKICK_KICK_KICK (0x1UL)

#define DIGITAL_WDREQPOWERDOWN_ResetValue (0x00UL)

#define DIGITAL_WDREQPOWERDOWN_HARDPOWERDOWN_Pos (0UL)
#define DIGITAL_WDREQPOWERDOWN_HARDPOWERDOWN_Msk (0x1UL << DIGITAL_WDREQPOWERDOWN_HARDPOWERDOWN_Pos)
#define DIGITAL_WDREQPOWERDOWN_HARDPOWERDOWN_Min (0x0UL)
#define DIGITAL_WDREQPOWERDOWN_HARDPOWERDOWN_Max (0x1UL)
#define DIGITAL_WDREQPOWERDOWN_HARDPOWERDOWN_NOREQUEST (0x0UL)
#define DIGITAL_WDREQPOWERDOWN_HARDPOWERDOWN_REQUEST (0x1UL)

#define DIGITAL_WDREQPOWERDOWN_RESERVED0_Pos (1UL)
#define DIGITAL_WDREQPOWERDOWN_RESERVED0_Msk (0x1UL << DIGITAL_WDREQPOWERDOWN_RESERVED0_Pos)

#define DIGITAL_GENIOOUTSET_ResetValue (0x00UL)

#define DIGITAL_GENIOOUTSET_GENIO0OUTSET_Pos (0UL)
#define DIGITAL_GENIOOUTSET_GENIO0OUTSET_Msk (0x1UL << DIGITAL_GENIOOUTSET_GENIO0OUTSET_Pos)
#define DIGITAL_GENIOOUTSET_GENIO0OUTSET_Min (0x0UL)
#define DIGITAL_GENIOOUTSET_GENIO0OUTSET_Max (0x1UL)
#define DIGITAL_GENIOOUTSET_GENIO0OUTSET_NOEFFECT (0x0UL)
#define DIGITAL_GENIOOUTSET_GENIO0OUTSET_SET (0x1UL)

#define DIGITAL_GENIOOUTSET_GENIO1OUTSET_Pos (1UL)
#define DIGITAL_GENIOOUTSET_GENIO1OUTSET_Msk (0x1UL << DIGITAL_GENIOOUTSET_GENIO1OUTSET_Pos)
#define DIGITAL_GENIOOUTSET_GENIO1OUTSET_Min (0x0UL)
#define DIGITAL_GENIOOUTSET_GENIO1OUTSET_Max (0x1UL)
#define DIGITAL_GENIOOUTSET_GENIO1OUTSET_NOEFFECT (0x0UL)
#define DIGITAL_GENIOOUTSET_GENIO1OUTSET_SET (0x1UL)

#define DIGITAL_GENIOOUTSET_GENIO2OUTSET_Pos (2UL)
#define DIGITAL_GENIOOUTSET_GENIO2OUTSET_Msk (0x1UL << DIGITAL_GENIOOUTSET_GENIO2OUTSET_Pos)
#define DIGITAL_GENIOOUTSET_GENIO2OUTSET_Min (0x0UL)
#define DIGITAL_GENIOOUTSET_GENIO2OUTSET_Max (0x1UL)
#define DIGITAL_GENIOOUTSET_GENIO2OUTSET_NOEFFECT (0x0UL)
#define DIGITAL_GENIOOUTSET_GENIO2OUTSET_SET (0x1UL)

#define DIGITAL_GENIOOUTCLR_ResetValue (0x00UL)

#define DIGITAL_GENIOOUTCLR_GENIO0OUTCLR_Pos (0UL)
#define DIGITAL_GENIOOUTCLR_GENIO0OUTCLR_Msk (0x1UL << DIGITAL_GENIOOUTCLR_GENIO0OUTCLR_Pos)
#define DIGITAL_GENIOOUTCLR_GENIO0OUTCLR_Min (0x0UL)
#define DIGITAL_GENIOOUTCLR_GENIO0OUTCLR_Max (0x1UL)
#define DIGITAL_GENIOOUTCLR_GENIO0OUTCLR_NOEFFECT (0x0UL)
#define DIGITAL_GENIOOUTCLR_GENIO0OUTCLR_CLR (0x1UL)

#define DIGITAL_GENIOOUTCLR_GENIO1OUTCLR_Pos (1UL)
#define DIGITAL_GENIOOUTCLR_GENIO1OUTCLR_Msk (0x1UL << DIGITAL_GENIOOUTCLR_GENIO1OUTCLR_Pos)
#define DIGITAL_GENIOOUTCLR_GENIO1OUTCLR_Min (0x0UL)
#define DIGITAL_GENIOOUTCLR_GENIO1OUTCLR_Max (0x1UL)
#define DIGITAL_GENIOOUTCLR_GENIO1OUTCLR_NOEFFECT (0x0UL)
#define DIGITAL_GENIOOUTCLR_GENIO1OUTCLR_CLR (0x1UL)

#define DIGITAL_GENIOOUTCLR_GENIO2OUTCLR_Pos (2UL)
#define DIGITAL_GENIOOUTCLR_GENIO2OUTCLR_Msk (0x1UL << DIGITAL_GENIOOUTCLR_GENIO2OUTCLR_Pos)
#define DIGITAL_GENIOOUTCLR_GENIO2OUTCLR_Min (0x0UL)
#define DIGITAL_GENIOOUTCLR_GENIO2OUTCLR_Max (0x1UL)
#define DIGITAL_GENIOOUTCLR_GENIO2OUTCLR_NOEFFECT (0x0UL)
#define DIGITAL_GENIOOUTCLR_GENIO2OUTCLR_CLR (0x1UL)

#define DIGITAL_GENIOIN_ResetValue (0x00UL)

#define DIGITAL_GENIOIN_GENIO0IN_Pos (0UL)
#define DIGITAL_GENIOIN_GENIO0IN_Msk (0x1UL << DIGITAL_GENIOIN_GENIO0IN_Pos)
#define DIGITAL_GENIOIN_GENIO0IN_Min (0x0UL)
#define DIGITAL_GENIOIN_GENIO0IN_Max (0x1UL)
#define DIGITAL_GENIOIN_GENIO0IN_LOW (0x0UL)
#define DIGITAL_GENIOIN_GENIO0IN_HIGH (0x1UL)

#define DIGITAL_GENIOIN_GENIO1IN_Pos (1UL)
#define DIGITAL_GENIOIN_GENIO1IN_Msk (0x1UL << DIGITAL_GENIOIN_GENIO1IN_Pos)
#define DIGITAL_GENIOIN_GENIO1IN_Min (0x0UL)
#define DIGITAL_GENIOIN_GENIO1IN_Max (0x1UL)
#define DIGITAL_GENIOIN_GENIO1IN_LOW (0x0UL)
#define DIGITAL_GENIOIN_GENIO1IN_HIGH (0x1UL)

#define DIGITAL_GENIOIN_GENIO2IN_Pos (2UL)
#define DIGITAL_GENIOIN_GENIO2IN_Msk (0x1UL << DIGITAL_GENIOIN_GENIO2IN_Pos)
#define DIGITAL_GENIOIN_GENIO2IN_Min (0x0UL)
#define DIGITAL_GENIOIN_GENIO2IN_Max (0x1UL)
#define DIGITAL_GENIOIN_GENIO2IN_LOW (0x0UL)
#define DIGITAL_GENIOIN_GENIO2IN_HIGH (0x1UL)

#define DIGITAL_GENIO0CONF_ResetValue (0x00UL)

#define DIGITAL_GENIO0CONF_DIRECTION_Pos (0UL)
#define DIGITAL_GENIO0CONF_DIRECTION_Msk (0x1UL << DIGITAL_GENIO0CONF_DIRECTION_Pos)
#define DIGITAL_GENIO0CONF_DIRECTION_Min (0x0UL)
#define DIGITAL_GENIO0CONF_DIRECTION_Max (0x1UL)
#define DIGITAL_GENIO0CONF_DIRECTION_INPUT (0x0UL)
#define DIGITAL_GENIO0CONF_DIRECTION_OUTPUT (0x1UL)

#define DIGITAL_GENIO0CONF_INPUT_Pos (1UL)
#define DIGITAL_GENIO0CONF_INPUT_Msk (0x1UL << DIGITAL_GENIO0CONF_INPUT_Pos)
#define DIGITAL_GENIO0CONF_INPUT_Min (0x0UL)
#define DIGITAL_GENIO0CONF_INPUT_Max (0x1UL)
#define DIGITAL_GENIO0CONF_INPUT_DISABLED (0x0UL)
#define DIGITAL_GENIO0CONF_INPUT_ENABLED (0x1UL)

#define DIGITAL_GENIO0CONF_PULLDOWN_Pos (2UL)
#define DIGITAL_GENIO0CONF_PULLDOWN_Msk (0x1UL << DIGITAL_GENIO0CONF_PULLDOWN_Pos)
#define DIGITAL_GENIO0CONF_PULLDOWN_Min (0x0UL)
#define DIGITAL_GENIO0CONF_PULLDOWN_Max (0x1UL)
#define DIGITAL_GENIO0CONF_PULLDOWN_DISABLED (0x0UL)
#define DIGITAL_GENIO0CONF_PULLDOWN_ENABLED (0x1UL)

#define DIGITAL_GENIO0CONF_DRIVE_Pos (5UL)
#define DIGITAL_GENIO0CONF_DRIVE_Msk (0x1UL << DIGITAL_GENIO0CONF_DRIVE_Pos)
#define DIGITAL_GENIO0CONF_DRIVE_Min (0x0UL)
#define DIGITAL_GENIO0CONF_DRIVE_Max (0x1UL)
#define DIGITAL_GENIO0CONF_DRIVE_NORMAL (0x0UL)
#define DIGITAL_GENIO0CONF_DRIVE_HIGH (0x1UL)

#define DIGITAL_GENIO0CONF_SENSE_Pos (6UL)
#define DIGITAL_GENIO0CONF_SENSE_Msk (0x1UL << DIGITAL_GENIO0CONF_SENSE_Pos)
#define DIGITAL_GENIO0CONF_SENSE_Min (0x0UL)
#define DIGITAL_GENIO0CONF_SENSE_Max (0x1UL)
#define DIGITAL_GENIO0CONF_SENSE_LOW (0x0UL)
#define DIGITAL_GENIO0CONF_SENSE_HIGH (0x1UL)

#define DIGITAL_GENIO0CONF_RESERVED0_Pos (7UL)
#define DIGITAL_GENIO0CONF_RESERVED0_Msk (0x1UL << DIGITAL_GENIO0CONF_RESERVED0_Pos)

#define DIGITAL_GENIO1CONF_ResetValue (0x00UL)

#define DIGITAL_GENIO1CONF_DIRECTION_Pos (0UL)
#define DIGITAL_GENIO1CONF_DIRECTION_Msk (0x1UL << DIGITAL_GENIO1CONF_DIRECTION_Pos)
#define DIGITAL_GENIO1CONF_DIRECTION_Min (0x0UL)
#define DIGITAL_GENIO1CONF_DIRECTION_Max (0x1UL)
#define DIGITAL_GENIO1CONF_DIRECTION_INPUT (0x0UL)
#define DIGITAL_GENIO1CONF_DIRECTION_OUTPUT (0x1UL)

#define DIGITAL_GENIO1CONF_INPUT_Pos (1UL)
#define DIGITAL_GENIO1CONF_INPUT_Msk (0x1UL << DIGITAL_GENIO1CONF_INPUT_Pos)
#define DIGITAL_GENIO1CONF_INPUT_Min (0x0UL)
#define DIGITAL_GENIO1CONF_INPUT_Max (0x1UL)
#define DIGITAL_GENIO1CONF_INPUT_DISABLED (0x0UL)
#define DIGITAL_GENIO1CONF_INPUT_ENABLED (0x1UL)

#define DIGITAL_GENIO1CONF_PULLDOWN_Pos (2UL)
#define DIGITAL_GENIO1CONF_PULLDOWN_Msk (0x1UL << DIGITAL_GENIO1CONF_PULLDOWN_Pos)
#define DIGITAL_GENIO1CONF_PULLDOWN_Min (0x0UL)
#define DIGITAL_GENIO1CONF_PULLDOWN_Max (0x1UL)
#define DIGITAL_GENIO1CONF_PULLDOWN_DISABLED (0x0UL)
#define DIGITAL_GENIO1CONF_PULLDOWN_ENABLED (0x1UL)

#define DIGITAL_GENIO1CONF_DRIVE_Pos (5UL)
#define DIGITAL_GENIO1CONF_DRIVE_Msk (0x1UL << DIGITAL_GENIO1CONF_DRIVE_Pos)
#define DIGITAL_GENIO1CONF_DRIVE_Min (0x0UL)
#define DIGITAL_GENIO1CONF_DRIVE_Max (0x1UL)
#define DIGITAL_GENIO1CONF_DRIVE_NORMAL (0x0UL)
#define DIGITAL_GENIO1CONF_DRIVE_HIGH (0x1UL)

#define DIGITAL_GENIO1CONF_SENSE_Pos (6UL)
#define DIGITAL_GENIO1CONF_SENSE_Msk (0x1UL << DIGITAL_GENIO1CONF_SENSE_Pos)
#define DIGITAL_GENIO1CONF_SENSE_Min (0x0UL)
#define DIGITAL_GENIO1CONF_SENSE_Max (0x1UL)
#define DIGITAL_GENIO1CONF_SENSE_LOW (0x0UL)
#define DIGITAL_GENIO1CONF_SENSE_HIGH (0x1UL)

#define DIGITAL_GENIO1CONF_RESERVED0_Pos (7UL)
#define DIGITAL_GENIO1CONF_RESERVED0_Msk (0x1UL << DIGITAL_GENIO1CONF_RESERVED0_Pos)

#define DIGITAL_GENIO2CONF_ResetValue (0x00UL)

#define DIGITAL_GENIO2CONF_DIRECTION_Pos (0UL)
#define DIGITAL_GENIO2CONF_DIRECTION_Msk (0x1UL << DIGITAL_GENIO2CONF_DIRECTION_Pos)
#define DIGITAL_GENIO2CONF_DIRECTION_Min (0x0UL)
#define DIGITAL_GENIO2CONF_DIRECTION_Max (0x1UL)
#define DIGITAL_GENIO2CONF_DIRECTION_INPUT (0x0UL)
#define DIGITAL_GENIO2CONF_DIRECTION_OUTPUT (0x1UL)

#define DIGITAL_GENIO2CONF_INPUT_Pos (1UL)
#define DIGITAL_GENIO2CONF_INPUT_Msk (0x1UL << DIGITAL_GENIO2CONF_INPUT_Pos)
#define DIGITAL_GENIO2CONF_INPUT_Min (0x0UL)
#define DIGITAL_GENIO2CONF_INPUT_Max (0x1UL)
#define DIGITAL_GENIO2CONF_INPUT_DISABLED (0x0UL)
#define DIGITAL_GENIO2CONF_INPUT_ENABLED (0x1UL)

#define DIGITAL_GENIO2CONF_PULLDOWN_Pos (2UL)
#define DIGITAL_GENIO2CONF_PULLDOWN_Msk (0x1UL << DIGITAL_GENIO2CONF_PULLDOWN_Pos)
#define DIGITAL_GENIO2CONF_PULLDOWN_Min (0x0UL)
#define DIGITAL_GENIO2CONF_PULLDOWN_Max (0x1UL)
#define DIGITAL_GENIO2CONF_PULLDOWN_DISABLED (0x0UL)
#define DIGITAL_GENIO2CONF_PULLDOWN_ENABLED (0x1UL)

#define DIGITAL_GENIO2CONF_DRIVE_Pos (5UL)
#define DIGITAL_GENIO2CONF_DRIVE_Msk (0x1UL << DIGITAL_GENIO2CONF_DRIVE_Pos)
#define DIGITAL_GENIO2CONF_DRIVE_Min (0x0UL)
#define DIGITAL_GENIO2CONF_DRIVE_Max (0x1UL)
#define DIGITAL_GENIO2CONF_DRIVE_NORMAL (0x0UL)
#define DIGITAL_GENIO2CONF_DRIVE_HIGH (0x1UL)

#define DIGITAL_GENIO2CONF_SENSE_Pos (6UL)
#define DIGITAL_GENIO2CONF_SENSE_Msk (0x1UL << DIGITAL_GENIO2CONF_SENSE_Pos)
#define DIGITAL_GENIO2CONF_SENSE_Min (0x0UL)
#define DIGITAL_GENIO2CONF_SENSE_Max (0x1UL)
#define DIGITAL_GENIO2CONF_SENSE_LOW (0x0UL)
#define DIGITAL_GENIO2CONF_SENSE_HIGH (0x1UL)

#define DIGITAL_GENIO2CONF_RESERVED0_Pos (7UL)
#define DIGITAL_GENIO2CONF_RESERVED0_Msk (0x1UL << DIGITAL_GENIO2CONF_RESERVED0_Pos)

#define DIGITAL_LDO0CTRL_ResetValue (0x10UL)

#define DIGITAL_LDO0CTRL_ILIMITVALUE_Pos (0UL)
#define DIGITAL_LDO0CTRL_ILIMITVALUE_Msk (0x3UL << DIGITAL_LDO0CTRL_ILIMITVALUE_Pos)
#define DIGITAL_LDO0CTRL_ILIMITVALUE_Min (0x0UL)
#define DIGITAL_LDO0CTRL_ILIMITVALUE_Max (0x3UL)
#define DIGITAL_LDO0CTRL_ILIMITVALUE_50MA (0x0UL)
#define DIGITAL_LDO0CTRL_ILIMITVALUE_100MA (0x1UL)
#define DIGITAL_LDO0CTRL_ILIMITVALUE_150MA (0x2UL)
#define DIGITAL_LDO0CTRL_ILIMITVALUE_UNLIMITED (0x3UL)

#define DIGITAL_LDO0CTRL_HIGHZ_Pos (2UL)
#define DIGITAL_LDO0CTRL_HIGHZ_Msk (0x1UL << DIGITAL_LDO0CTRL_HIGHZ_Pos)
#define DIGITAL_LDO0CTRL_HIGHZ_Min (0x0UL)
#define DIGITAL_LDO0CTRL_HIGHZ_Max (0x1UL)
#define DIGITAL_LDO0CTRL_HIGHZ_DISABLED (0x0UL)
#define DIGITAL_LDO0CTRL_HIGHZ_ENABLED (0x1UL)

#define DIGITAL_LDO0CTRL_PULLDOWN_Pos (3UL)
#define DIGITAL_LDO0CTRL_PULLDOWN_Msk (0x1UL << DIGITAL_LDO0CTRL_PULLDOWN_Pos)
#define DIGITAL_LDO0CTRL_PULLDOWN_Min (0x0UL)
#define DIGITAL_LDO0CTRL_PULLDOWN_Max (0x1UL)
#define DIGITAL_LDO0CTRL_PULLDOWN_DISABLED (0x0UL)
#define DIGITAL_LDO0CTRL_PULLDOWN_ENABLED (0x1UL)

#define DIGITAL_LDO0CTRL_ENAILIMITAFTERSTART_Pos (4UL)
#define DIGITAL_LDO0CTRL_ENAILIMITAFTERSTART_Msk (0x1UL << DIGITAL_LDO0CTRL_ENAILIMITAFTERSTART_Pos)
#define DIGITAL_LDO0CTRL_ENAILIMITAFTERSTART_Min (0x0UL)
#define DIGITAL_LDO0CTRL_ENAILIMITAFTERSTART_Max (0x1UL)
#define DIGITAL_LDO0CTRL_ENAILIMITAFTERSTART_OFF (0x0UL)
#define DIGITAL_LDO0CTRL_ENAILIMITAFTERSTART_ON (0x1UL)

#define DIGITAL_LDO0CTRL_ENAILIMITDURINGSTART_Pos (5UL)
#define DIGITAL_LDO0CTRL_ENAILIMITDURINGSTART_Msk                                                  \
	(0x1UL << DIGITAL_LDO0CTRL_ENAILIMITDURINGSTART_Pos)
#define DIGITAL_LDO0CTRL_ENAILIMITDURINGSTART_Min (0x0UL)
#define DIGITAL_LDO0CTRL_ENAILIMITDURINGSTART_Max (0x1UL)
#define DIGITAL_LDO0CTRL_ENAILIMITDURINGSTART_OFF (0x0UL)
#define DIGITAL_LDO0CTRL_ENAILIMITDURINGSTART_ON (0x1UL)

#define DIGITAL_LDO1CTRL_ResetValue (0x10UL)

#define DIGITAL_LDO1CTRL_ILIMITVALUE_Pos (0UL)
#define DIGITAL_LDO1CTRL_ILIMITVALUE_Msk (0x1UL << DIGITAL_LDO1CTRL_ILIMITVALUE_Pos)
#define DIGITAL_LDO1CTRL_ILIMITVALUE_Min (0x0UL)
#define DIGITAL_LDO1CTRL_ILIMITVALUE_Max (0x1UL)
#define DIGITAL_LDO1CTRL_ILIMITVALUE_150MA (0x0UL)
#define DIGITAL_LDO1CTRL_ILIMITVALUE_UNLIMITED (0x1UL)

#define DIGITAL_LDO1CTRL_RESERVED0_Pos (1UL)
#define DIGITAL_LDO1CTRL_RESERVED0_Msk (0x1UL << DIGITAL_LDO1CTRL_RESERVED0_Pos)

#define DIGITAL_LDO1CTRL_HIGHZ_Pos (2UL)
#define DIGITAL_LDO1CTRL_HIGHZ_Msk (0x1UL << DIGITAL_LDO1CTRL_HIGHZ_Pos)
#define DIGITAL_LDO1CTRL_HIGHZ_Min (0x0UL)
#define DIGITAL_LDO1CTRL_HIGHZ_Max (0x1UL)
#define DIGITAL_LDO1CTRL_HIGHZ_DISABLED (0x0UL)
#define DIGITAL_LDO1CTRL_HIGHZ_ENABLED (0x1UL)

#define DIGITAL_LDO1CTRL_PULLDOWN_Pos (3UL)
#define DIGITAL_LDO1CTRL_PULLDOWN_Msk (0x1UL << DIGITAL_LDO1CTRL_PULLDOWN_Pos)
#define DIGITAL_LDO1CTRL_PULLDOWN_Min (0x0UL)
#define DIGITAL_LDO1CTRL_PULLDOWN_Max (0x1UL)
#define DIGITAL_LDO1CTRL_PULLDOWN_DISABLED (0x0UL)
#define DIGITAL_LDO1CTRL_PULLDOWN_ENABLED (0x1UL)

#define DIGITAL_LDO1CTRL_ENAILIMITAFTERSTART_Pos (4UL)
#define DIGITAL_LDO1CTRL_ENAILIMITAFTERSTART_Msk (0x1UL << DIGITAL_LDO1CTRL_ENAILIMITAFTERSTART_Pos)
#define DIGITAL_LDO1CTRL_ENAILIMITAFTERSTART_Min (0x0UL)
#define DIGITAL_LDO1CTRL_ENAILIMITAFTERSTART_Max (0x1UL)
#define DIGITAL_LDO1CTRL_ENAILIMITAFTERSTART_OFF (0x0UL)
#define DIGITAL_LDO1CTRL_ENAILIMITAFTERSTART_ON (0x1UL)

#define DIGITAL_LDO1CTRL_ENAILIMITDURINGSTART_Pos (5UL)
#define DIGITAL_LDO1CTRL_ENAILIMITDURINGSTART_Msk                                                  \
	(0x1UL << DIGITAL_LDO1CTRL_ENAILIMITDURINGSTART_Pos)
#define DIGITAL_LDO1CTRL_ENAILIMITDURINGSTART_Min (0x0UL)
#define DIGITAL_LDO1CTRL_ENAILIMITDURINGSTART_Max (0x1UL)
#define DIGITAL_LDO1CTRL_ENAILIMITDURINGSTART_OFF (0x0UL)
#define DIGITAL_LDO1CTRL_ENAILIMITDURINGSTART_ON (0x1UL)

#define DIGITAL_LDO1CTRL_RESERVED1_Pos (6UL)
#define DIGITAL_LDO1CTRL_RESERVED1_Msk (0x1UL << DIGITAL_LDO1CTRL_RESERVED1_Pos)

#define DIGITAL_OVERRIDEPWRUPDCDC_ResetValue (0x00UL)

#define DIGITAL_OVERRIDEPWRUPDCDC_RESERVED0_Pos (0UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_RESERVED0_Msk (0x1UL << DIGITAL_OVERRIDEPWRUPDCDC_RESERVED0_Pos)

#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDE_Pos (1UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDE_Msk                                           \
	(0x1UL << DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDE_Pos)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDE_Min (0x0UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDE_Max (0x1UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDE_DISABLED (0x0UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDE_ENABLED (0x1UL)

#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDE_Pos (2UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDE_Msk                                           \
	(0x1UL << DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDE_Pos)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDE_Min (0x0UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDE_Max (0x1UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDE_DISABLED (0x0UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDE_ENABLED (0x1UL)

#define DIGITAL_OVERRIDEPWRUPDCDC_SPARE0_Pos (3UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_SPARE0_Msk (0x1UL << DIGITAL_OVERRIDEPWRUPDCDC_SPARE0_Pos)

#define DIGITAL_OVERRIDEPWRUPDCDC_RESERVED1_Pos (4UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_RESERVED1_Msk (0x1UL << DIGITAL_OVERRIDEPWRUPDCDC_RESERVED1_Pos)

#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDEVALUE_Pos (5UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDEVALUE_Msk                                      \
	(0x1UL << DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDEVALUE_Pos)

#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDEVALUE_Min (0x0UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDEVALUE_Max (0x1UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDEVALUE_LOW (0x0UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC1PWRUPOVERRIDEVALUE_HIGH (0x1UL)

#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDEVALUE_Pos (6UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDEVALUE_Msk                                      \
	(0x1UL << DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDEVALUE_Pos)

#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDEVALUE_Min (0x0UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDEVALUE_Max (0x1UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDEVALUE_LOW (0x0UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_DCDC2PWRUPOVERRIDEVALUE_HIGH (0x1UL)

#define DIGITAL_OVERRIDEPWRUPDCDC_SPARE1_Pos (7UL)
#define DIGITAL_OVERRIDEPWRUPDCDC_SPARE1_Msk (0x1UL << DIGITAL_OVERRIDEPWRUPDCDC_SPARE1_Pos)

#define NRF_DIGITAL_BASE 0x00000000UL

#define NRF_DIGITAL ((NRF_DIGITAL_Type *)NRF_DIGITAL_BASE)

#if defined(__CC_ARM)
#pragma pop
#elif defined(__ICCARM__)

#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
#pragma clang diagnostic pop
#elif defined(__GNUC__)

#elif defined(__TMS470__)

#elif defined(__TASKING__)
#pragma warning restore
#elif defined(__CSMC__)

#endif

#ifdef __cplusplus
}
#endif
#endif
