<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___r_c_c" xml:lang="en-US">
<title>RCC</title>
<indexterm><primary>RCC</primary></indexterm>
<simplesect>
    <title>Modules    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___r_c_c___exported___constants">RCC_Exported_Constants</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_r_c_c___p_l_l_init_type_def">RCC_PLLInitTypeDef</link></para>

<para>RCC PLL configuration structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_c_c___osc_init_type_def">RCC_OscInitTypeDef</link></para>

<para>RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_c_c___clk_init_type_def">RCC_ClkInitTypeDef</link></para>

<para>RCC System, AHB and APB busses clock configuration structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2040fdf331db98e0fd887b244b7ff172">__GPIOA_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</link>))</para>

<para>Enable or disable the AHB1 peripheral clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gacc636ff03a42ab4be78b6029ae80271d">__GPIOB_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad3fba7fc35bc89927c666427b251988d">__GPIOC_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga23fc5a09e6132a7dd82150d3c518d371">__GPIOD_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga021e9d913be2978b10bd6087ae71db93">__GPIOE_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabf6266ff53538648d34198b0513f6dc7">__GPIOH_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7aca7089a6e0c473d599e784cb2c70fd">__CRC_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf587a0b5b0ba5d9ac65f33e8d02eb775">__BKPSRAM_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga59a25ba1a773ba4bef255503ce98fddc">__CCMDATARAMEN_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga4c46f3ca0f41eccb579a8695965e2ed3">__DMA1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaddae614e8937d27ae8a41e3f10854189">__DMA2_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga55611ad5b74fd66d559094b381d7e775">__GPIOA_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5c708bc4e94a521cb6ea2f67d44e0aed">__GPIOB_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf1b0292ea15890abc49b49e32ce32e00">__GPIOC_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab36f7db61c220e2fc903575168703fc8">__GPIOD_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga901cc22049696eaf95c703dc8db1b49c">__GPIOE_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7c800e30edc73abbedd96880e4336d9c">__GPIOH_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9162a63a0ed92401200145efee605650">__CRC_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3ec158561c8e184846d8df13297b7da5">__BKPSRAM_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2cc8413fa0f7bc14c6b70fd7b3538507">__CCMDATARAMEN_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gafd35ed9c991f90a67e79392509688c32">__DMA1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6a96a97e531cfa59beb60e5dfbee6cf5">__DMA2_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga917142dd1dd771e58ddf74254a745741">__USB_OTG_FS_CLK_ENABLE</link>()</para>

<para>Enable or disable the AHB2 peripheral clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3715cdb08c7e3d8a9cb7153294e11166">__USB_OTG_FS_CLK_DISABLE</link>()</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga31d8f80bbc17c04ea94b482ab7a918eb">__RNG_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2ENR |= (RCC_AHB2ENR_RNGEN))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gacefaf7fd14f09692a0b06fb8fa413850">__RNG_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8f5db5981b04f2ef00b4d660adc7ed8f">__TIM2_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>))</para>

<para>Enable or disable the Low Speed APB (APB1) peripheral clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf89f11cded6e76fb011109fae7d051d1">__TIM3_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5334ce85f4c2078b09479d855150501b">__TIM4_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad2485d0197a56254fc9c80570784f5fe">__TIM5_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9cd8d0b078f967225fcececf0d4a32a8">__WWDG_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga04c0b620030538d3eec8e797d605a98c">__SPI2_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga517165d0806ad5d4c47c911897a62304">__SPI3_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga19f09e53523f1659071354a17a72ba63">__USART2_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga74632f4c0b984e497f4ab792acf25f88">__I2C1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2f226d206b5826e0b659789f50d134e2">__I2C2_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga157549d624748e618f08d3bbc354e627">__I2C3_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga714060f6efe9614a5222dc2d9a5dbc3b">__PWR_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga266c349c8d14f9c99143d0ff1c0b724a">__TIM2_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7af4211a72c692cb40a07dff0433fddd">__TIM3_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga36bf3d742817031974ec68edf0c34ba0">__TIM4_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaec8181bad6fe26023e52a036620df36a">__TIM5_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gae58a60dac1343c8e4999f800a0b12c4f">__WWDG_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga17055374452ff904ed238bb702f692f9">__SPI2_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8954ef50526fc816a6d4bf82fac4128e">__SPI3_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa063500432ebe53a8e19fb7739590dfa">__USART2_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga17a7ad9dc047323f759d2f9d5240e9c4">__I2C1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab61113a7a6ec00e33e673158edaf4a18">__I2C2_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga98f5c0a060e94adc150bec9471bb3f06">__I2C3_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9314358bee2d449f2aafe9725bcf06df">__PWR_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga71b75f0568fc4e1b0f65067a28cefd23">__TIM1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>))</para>

<para>Enable or disable the High Speed APB (APB2) peripheral clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga23de933fad121fa0034844e4c3093d1b">__USART1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga1924df79b1e8acf83cf323cd2c30b454">__USART6_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga08ba0fbac7dc8f96894cefbca9af41e5">__ADC1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5be2534c083257e000470202ff3a4d2c">__SDIO_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga1830cf3b75c0695b3c8a0bacd4e1deb1">__SPI1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gacd37828a35231aa524d5417009afe784">__SPI4_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga414ead6b8bd49ec44c127fe51b21315f">__SYSCFG_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab61872a1928532f4ec081bc2ff2a5234">__TIM9_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga94c3e152e1b7f9cc0d772f37e9d3cf75">__TIM10_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0307a8011144e62790d931ea00ce37bc">__TIM11_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga71dc6a2953564bf3323da116cf12ee30">__TIM1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6ae202ba0653f8193f465540df04b2ae">__USART1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaafb6c131d54a581656ae829ecc3a5e8f">__USART6_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga173362326ecc82180b863393ee781097">__ADC1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabf2ea041d3587d4ac4d7945293c76313">__SDIO_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad1b7803922ad09acce9ce7fac33bb5ca">__SPI1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7ade337a46de47a0951ce13c175a9c6e">__SPI4_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga565ff4c946631daa48068db67495084b">__SYSCFG_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa971dfd4cb4e0a104f42eac92eec8f7e">__TIM9_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3b74f93ec123508c676396a380260dc5">__TIM10_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0b79e1130e9235182ef5b807e9aebbf1">__TIM11_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9881ec43324175a6dcb0cbaaeb249dd1">__AHB1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR = 0xFFFFFFFF)</para>

<para>Force or release AHB1 peripheral reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac53ac2da99c9699e97fca645af412d42">__GPIOA_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadb2f08e019eafe4872660ec908836f49">__GPIOB_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6dfaacc1b9a54296ba1756085179acde">__GPIOC_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9891dc6475f68029cefc5421dd0bd28d">__GPIOD_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga92e86ad28a3e2c91fee6696f27a4c142">__GPIOE_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadb8cb1d391e800bdcb08847549593345">__GPIOH_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga124fe851e88c56a7ab4f55139a07baa5">__CRC_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2ba211f55b3d1f98c3f2d1e2d505089d">__DMA1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab48a890bba9c8b89754529f3d0962db3">__DMA2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaabad8090ee495aaa42b53c773cce87a8">__AHB1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0b4dff3e72feea14def8e01978b2876e">__GPIOA_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga29fe5bce7dfa48a680176fccaa2f4194">__GPIOB_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5ad48b930be88563b75de1674d252128">__GPIOC_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5f5e0bc82fe9dd4dfe9f639c18265ffb">__GPIOD_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabc43b58cab01222ec85b31ce86016e0b">__GPIOE_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga05ddda526ef380c5cba3ad3e9de1e07e">__GPIOF_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gafd5ceab6f78fb535adb1ab08eb6b13ef">__GPIOG_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9798278634f760d2710f77de921f2189">__GPIOH_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7db372ca67f6947a3fe6a021b2f9eab9">__GPIOI_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gade11ef6b09339931584e89342e9a83bb">__CRC_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf00cb8e328b057553e7679cd5aaaf128">__DMA1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga37d149aee057faa095c2861551cd830b">__DMA2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0050cdbcec24077abb081f9e761aa16e">__AHB2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR = 0xFFFFFFFF)</para>

<para>Force or release AHB2 peripheral reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab364df15f4207f8b2201b0756485b0b6">__OTGFS_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga54203b21b72eeae7bae84ddf3b29a8a5">__AHB2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa1cea73f19055bb5d316b46db95deda8">__OTGFS_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga01490030465dd1bfdfaa67ad9ef68ff6">__RNG_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga76ffe57bd40938dee45d008d28fd5d49">__RNG_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabb652fad9969cf07ca19cb44f5a6aaf2">__APB1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR = 0xFFFFFFFF)</para>

<para>Force or release APB1 peripheral reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaad8de2fd2b4824f74d224d3ed250d22f">__TIM2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac330e8745bc605134beb3f8b0e710343">__TIM3_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga09d7d6edf526af037c6d98a6aaf45d3e">__TIM4_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga217564823b49010e8db839aaa99a1ad2">__TIM5_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga54aacffe47d41f02a7a60048c4378a5a">__WWDG_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga208b91334be948ed8dc4335ed7dad6b2">__SPI2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga43f0cf25dd31a3d43a166a54e6ff30f3">__SPI3_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab3f35d5a4ee7fd39c7172d1ef3bd689b">__USART2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0a00c647822c285737f3d532d73a3a8c">__I2C1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga42f47a35a678fb4b04a0a13b8ea3d599">__I2C2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga49db97f3c20b64a261b87fbd398fbf5b">__I2C3_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaee2b3546a86cce1119cfb239f073b5df">__PWR_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0f75418cb370d7be609dd272ba75b02f">__APB1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2dca8996024dd53f2b0efa4352e3f1f1">__TIM2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga697a415832a512df537f31f89347d883">__TIM3_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaed1dc0c50c5146b8387ac2e7c8184dda">__TIM4_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga66d74a61010bd19adeb2717aa434081e">__TIM5_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gade639a993d2b3f3269360282889dbc62">__WWDG_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga40b0d796003dfd0b72390c21301165c6">__SPI2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga54925e6b45182faaf10441355e070ed1">__SPI3_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5847a3269715b7252fa9a26d45fe67ac">__USART2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2b01ba44daa66c18af195a9c3d6ba371">__I2C1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga12942137b1164bf3f97533451df7d4ca">__I2C2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga10b3459b2f828e7a2adcc7480376bb1d">__I2C3_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga90aca0e996a2a292addf21d7b8787ab5">__PWR_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabb26fc64aa793146dbacf2c4a21fca67">__APB2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR = 0xFFFFFFFF)</para>

<para>Force or release APB2 peripheral reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga55c8dd88c9c01fcf70a11cd760c92830">__TIM1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8f3ad2646ce15b193e3134bd05dab7d3">__USART1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga93f490edface2b55c75a2350e4eb44d6">__USART6_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga4bef1c4fffdf4444f7804c96220cdc9f">__ADC_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga133527fc7dc44a938818a0472a0516ce">__SDIO_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga743eabfff95dc66a2bd94587b8e26727">__SPI1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3dfa217f44fb5bbd9dea53e8f2f6bfb4">__SPI4_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3bd7c392e6c8fbb7081fcee100dea4b9">__SYSCFG_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga15d702f24f3386305b728fedabe1da78">__TIM9_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3702c18cef9b427a7d84ab57a08cc14e">__TIM10_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga49713fd0d5319ab707cbeebcb067a052">__TIM11_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab73e1addcdd82c6c97dd843a161473af">__APB2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf56e90e00adb71207f89669364a1d636">__TIM1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga54146ad06ec6a6ad028a6a920eccab0a">__USART1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga78721de9d2f3a826c3e33f61582db68e">__USART6_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac971ed78d4f5667813134abf2c3aad1e">__ADC_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5591a761c71e149b242bd63ea3c6e11e">__SDIO_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga39667e27dac8ef868287948bb3eee69c">__SPI1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf689fa3217c1a05bc8dafdb94ef2a54b">__SPI4_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga661c05d88401b811f261eb0bacfd16d5">__SYSCFG_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga257a2ef198be9965132b107151bf4e33">__TIM9_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga03cc93fd2202a73d918d8862e6e87e20">__TIM10_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6044bf8fb42af4b6acf9e493bd7e4d4e">__TIM11_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab59d50182719ef961f835a6c6ce264f9">__AHB3_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB3RSTR = 0xFFFFFFFF)</para>

<para>Force or release AHB3 peripheral reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5b1c71f85ca7613534f32ba88165911b">__AHB3_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB3RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa7226f2a8e6177a8460c6cff095b47cc">__GPIOA_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</link>))</para>

<para>Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaddac75812cf5ea634dd2de0cc80ad34b">__GPIOB_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa62c22199cb0521b7d7f961d28fe6f04">__GPIOC_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad6a88fbdf3d630c0d56a25c539866867">__GPIOD_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7066fe84b8654671253a4708f202eb08">__GPIOE_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga16afe20eafd431e50cab3f234792af21">__GPIOH_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9786479c06b3b804e5a9546adac5c748">__CRC_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga1782b13d16e9b6847b777600c1c77c0a">__FLITF_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8cdec2efea63f36ec8e71e7ffc57aa13">__SRAM1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga40a9bb119be63079973af2d0ee49c54c">__BKPSRAM_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad959b0a4eb5b87d460791a6de8a78513">__DMA1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8b28751d68bc4ac8c19ff7adb045c5cf">__DMA2_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaeea189ec5f1a9f0979625df1e49bda6c">__GPIOA_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga18823dc3f6df380f212fc23918ab0240">__GPIOB_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaed7435b49fb5c0ddb588789c054162ef">__GPIOC_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac71706b87112aa43c0364e15a9f5e202">__GPIOD_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0a424e44132bdbcc1b730a7d18743d21">__GPIOE_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa73a317183b0a920c843b61b5be79e9b">__GPIOH_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga70bd35a7b8044dbe33bd452b81915bb0">__CRC_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gae8b30c33c17f97ed9e2cd3af0afe3f05">__FLITF_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab25e70788162dcb332746d5f5d4069c2">__SRAM1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6af87fcf2b6b47b20cc841e83fc6f679">__BKPSRAM_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad2c3c514f62e1bdba0a39a4f45af547a">__DMA1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5d4ff6ec2c3b08843399671a47f7f174">__DMA2_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga4dc17e29b5959769b8e6d17886a68d67">__OTGFS_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</link>))</para>

<para>Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab375d6bc75c84eb01343bd489d64e23e">__OTGFS_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab9e3d522bcdab6795d398420fe10db58">__RNG_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadb97a270a28093bef336d154df7b5584">__RNG_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga548dab344e5f4f733f10f621d5021258">__TIM2_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</link>))</para>

<para>Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7f85684d6cf2aef3f12d2e5e7c582242">__TIM3_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad10a7e0ff283f479ec97e92df3ac3246">__TIM4_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab046cfcec27d864839b82b3273f2c5f4">__TIM5_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa30175f1c20623be727bb9882fd7875c">__WWDG_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga27596c991eb89307897f15356573ae4d">__SPI2_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadee1f49891390ad1a7bfe05437ed3921">__SPI3_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gafc176ced9204a2e8fa7f3c60dbe2bd2d">__USART2_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3e8c1f2f1710b3d9ac6c1ff47b8216f5">__I2C1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadd03bd6614d2e69221c7fb6208f57959">__I2C2_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad36192d065b8ee42ea1495bcfb13a18f">__I2C3_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga18304dbd75bc6ca98a3be9834ea3a193">__PWR_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac7d45f3a4232045971840c447f798db4">__TIM2_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga653238770c676e8027096821356c76f1">__TIM3_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac56d691bb8f24caf34748e8fbe08246d">__TIM4_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga4eed5759a6ca6c5b35cd3b2bb0e614dc">__TIM5_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab690663b0d7bb91887d7655496f76d68">__WWDG_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9d0cdfebe340524ec980e03b1ebef2b1">__SPI2_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3e54973a1320c9c9ce4e4b74144eff86">__SPI3_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab13b1b90717b63339001bde799676d98">__USART2_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaffef2534d1d74d7cf39c9466ebad7c33">__I2C1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf9fe7357c252303be97424e03775a16c">__I2C2_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac1ecee01b504868a5cf77a534776ebd8">__I2C3_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabfa76560ea9d20285f94ca36111d5048">__PWR_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga76d17335ea9ac85aaff8dda26f182fe0">__TIM1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</link>))</para>

<para>Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7595f248296f06dc9d49d243c3b649f6">__USART1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga264f39462886db77a245e0f4b1b778c5">__USART6_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga80a6e9a53ed4cf8af2fd1129f49d99f2">__ADC1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab3e98834e7b122676fb29cf0f38bad56">__SDIO_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga22b1be31f1972d6d3089e8faa1372fa3">__SPI1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gae67f09b35ee272b465fa1c40c02a89e4">__SPI4_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9440005e90146348c9172c379963df62">__SYSCFG_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0d42f306cafde9841d9eb66e62c4ea80">__TIM9_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga704b70541b0dd37cbeed2a7871460baf">__TIM10_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad75162b5c0b0c62ddc3c6e1509c9804f">__TIM11_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9a07c5151bef57bfa0478ff31c7437fe">__TIM1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga1df637fa137457830dcc1311040d8a36">__USART1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga919f39ed1442d29dd7c07f9557102c0d">__USART6_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2743a40f0b1712a06947c2f368435429">__ADC1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab6fd793faa7cb2f28b96405a16b46833">__SDIO_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga448614eb6e006bffe6a77dba07e7fbae">__SPI1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gae19bd55db06570fb4106952d5de3fe6c">__SPI4_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2c47a6b111062192d81460dc0dfa49c9">__SYSCFG_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadb054752a802576d532d502bbbb5d6e1">__TIM9_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6408109c422cd730ae7efdc72d62101f">__TIM10_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga83664173583e23c386ae49f7fcba6939">__TIM11_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to enable or disable the Internal High Speed oscillator (HSI). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</link>(__HSICalibrationValue__)</para>

<para>Macro to adjust the Internal High Speed oscillator (HSI) calibration value. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to enable or disable the Internal Low Speed oscillator (LSI). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</link>(__STATE__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga0193aa09fc91ebd9a119c8d98e6184a9">CR_BYTE2_ADDRESS</link> = (__STATE__))</para>

<para>Macro to configure the External High Speed oscillator (HSE). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</link>(__STATE__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga991be15dda03061a29712e8206a32510">BDCR_BYTE0_ADDRESS</link> = (__STATE__))</para>

<para>Macro to configure the External Low Speed oscillator (LSE). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to enable or disable the the RTC clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</link>(__RTCCLKSource__)</para>

<para>Macros to configure the RTC clock (RTCCLK). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2b1e5349631886f29040d7a31c002718">__HAL_RCC_RTC_CONFIG</link>(__RTCCLKSource__)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to force or release the Backup domain reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to enable or disable the main PLL. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga56d9ad48b28e7aa4ad3aadca5b4fd431">__HAL_RCC_PLL_CONFIG</link>(__RCC_PLLSource__,  __PLLM__,  __PLLN__,  __PLLP__,  __PLLQ__)</para>

<para>Macro to configure the main PLL clock source, multiplication and division factors. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8b7e67b887e421a22722e527e734890f">__HAL_RCC_I2SCLK</link>(__SOURCE__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</link> = (__SOURCE__))</para>

<para>Macro to configure the I2S clock source (I2SCLK). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga397893a952906f8caa8579a56c3a17a6">__HAL_RCC_PLLI2S_ENABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to enable or disable the PLLI2S. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga44da2cd20aaa56a79141f6142dfb6942">__HAL_RCC_PLLI2S_DISABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5a2fa2687b621f6eda72457d09715298">__HAL_RCC_PLLI2S_CONFIG</link>(__PLLI2SN__,  __PLLI2SR__)   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; <link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</link>)) | ((__PLLI2SR__) &lt;&lt; <link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</link>)))</para>

<para>Macro to configure the PLLI2S clock multiplication and division factors . </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</link>()   ((uint32_t)(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CFGR &amp; <link linkend="_group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</link>))</para>

<para>Macro to get the clock source used as system clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</link>()   ((uint32_t)(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;PLLCFGR &amp; <link linkend="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</link>))</para>

<para>Macro to get the oscillator used as PLL clock source. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</link>(__INTERRUPT__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</link> |= (__INTERRUPT__))</para>

<para>Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</link>(__INTERRUPT__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</link> &amp;= ~(__INTERRUPT__))</para>

<para>Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</link>(__INTERRUPT__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</link> = (__INTERRUPT__))</para>

<para>Clear the RCC&apos;s interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</link>(__INTERRUPT__)   ((<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</para>

<para>Check the RCC&apos;s interrupt has occurred or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CSR |= <link linkend="_group___peripheral___registers___bits___definition_1gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</link>)</para>

<para>Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</link>   ((uint8_t)0x1F)</para>

<para>Check RCC flag is set or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</link>(__FLAG__)   (((((((__FLAG__) &gt;&gt; 5) == 1)? <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CR :((((__FLAG__) &gt;&gt; 5) == 2) ? <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;BDCR :((((__FLAG__) &gt;&gt; 5) == 3)? <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CSR :<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CIR))) &amp; ((uint32_t)1 &lt;&lt; ((__FLAG__) &amp; <link linkend="_group___r_c_c_1ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</link>)))!= 0)? 1 : 0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaee325be46063d454148a63babc9f9cd4">__RCC_PLLSRC</link>()   ((<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;PLLCFGR &amp; <link linkend="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</link>) &gt;&gt; <link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</link>))</para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para>void <link linkend="_group___r_c_c_1ga6b82cafd84a33caa126523b3d288f14b">HAL_RCC_DeInit</link> (void)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___r_c_c_1ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</link> (<link linkend="_struct_r_c_c___osc_init_type_def">RCC_OscInitTypeDef</link> *RCC_OscInitStruct)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___r_c_c_1gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</link> (<link linkend="_struct_r_c_c___clk_init_type_def">RCC_ClkInitTypeDef</link> *RCC_ClkInitStruct, uint32_t FLatency)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</link> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</link> (void)</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___r_c_c_1ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</link> (void)</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___r_c_c_1ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</link> (void)</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___r_c_c_1gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</link> (void)</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___r_c_c_1gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</link> (<link linkend="_struct_r_c_c___osc_init_type_def">RCC_OscInitTypeDef</link> *RCC_OscInitStruct)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</link> (<link linkend="_struct_r_c_c___clk_init_type_def">RCC_ClkInitTypeDef</link> *RCC_ClkInitStruct, uint32_t *pFLatency)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1gaa6a4bfea38a4d69462d2f1ef8204596d">HAL_RCC_CCSCallback</link> (void)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___r_c_c_1ga173362326ecc82180b863393ee781097"/><section>
    <title>__ADC1_CLK_DISABLE</title>
<indexterm><primary>__ADC1_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__ADC1_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __ADC1_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00619">619</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga08ba0fbac7dc8f96894cefbca9af41e5"/><section>
    <title>__ADC1_CLK_ENABLE</title>
<indexterm><primary>__ADC1_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__ADC1_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __ADC1_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00607">607</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga2743a40f0b1712a06947c2f368435429"/><section>
    <title>__ADC1_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__ADC1_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__ADC1_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __ADC1_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00827">827</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga80a6e9a53ed4cf8af2fd1129f49d99f2"/><section>
    <title>__ADC1_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__ADC1_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__ADC1_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __ADC1_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00815">815</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga4bef1c4fffdf4444f7804c96220cdc9f"/><section>
    <title>__ADC_FORCE_RESET</title>
<indexterm><primary>__ADC_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__ADC_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __ADC_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00702">702</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gac971ed78d4f5667813134abf2c3aad1e"/><section>
    <title>__ADC_RELEASE_RESET</title>
<indexterm><primary>__ADC_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__ADC_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __ADC_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00715">715</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga9881ec43324175a6dcb0cbaaeb249dd1"/><section>
    <title>__AHB1_FORCE_RESET</title>
<indexterm><primary>__AHB1_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__AHB1_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __AHB1_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR = 0xFFFFFFFF)</computeroutput></para><para>

<para>Force or release AHB1 peripheral reset. </para>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00630">630</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaabad8090ee495aaa42b53c773cce87a8"/><section>
    <title>__AHB1_RELEASE_RESET</title>
<indexterm><primary>__AHB1_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__AHB1_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __AHB1_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR = 0x00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00641">641</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga0050cdbcec24077abb081f9e761aa16e"/><section>
    <title>__AHB2_FORCE_RESET</title>
<indexterm><primary>__AHB2_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__AHB2_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __AHB2_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR = 0xFFFFFFFF)</computeroutput></para><para>

<para>Force or release AHB2 peripheral reset. </para>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00657">657</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga54203b21b72eeae7bae84ddf3b29a8a5"/><section>
    <title>__AHB2_RELEASE_RESET</title>
<indexterm><primary>__AHB2_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__AHB2_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __AHB2_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR = 0x00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00660">660</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab59d50182719ef961f835a6c6ce264f9"/><section>
    <title>__AHB3_FORCE_RESET</title>
<indexterm><primary>__AHB3_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__AHB3_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __AHB3_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB3RSTR = 0xFFFFFFFF)</computeroutput></para><para>

<para>Force or release AHB3 peripheral reset. </para>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00726">726</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga5b1c71f85ca7613534f32ba88165911b"/><section>
    <title>__AHB3_RELEASE_RESET</title>
<indexterm><primary>__AHB3_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__AHB3_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __AHB3_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB3RSTR = 0x00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00727">727</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gabb652fad9969cf07ca19cb44f5a6aaf2"/><section>
    <title>__APB1_FORCE_RESET</title>
<indexterm><primary>__APB1_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__APB1_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __APB1_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR = 0xFFFFFFFF)</computeroutput></para><para>

<para>Force or release APB1 peripheral reset. </para>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00668">668</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga0f75418cb370d7be609dd272ba75b02f"/><section>
    <title>__APB1_RELEASE_RESET</title>
<indexterm><primary>__APB1_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__APB1_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __APB1_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR = 0x00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00682">682</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gabb26fc64aa793146dbacf2c4a21fca67"/><section>
    <title>__APB2_FORCE_RESET</title>
<indexterm><primary>__APB2_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__APB2_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __APB2_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR = 0xFFFFFFFF)</computeroutput></para><para>

<para>Force or release APB2 peripheral reset. </para>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00698">698</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab73e1addcdd82c6c97dd843a161473af"/><section>
    <title>__APB2_RELEASE_RESET</title>
<indexterm><primary>__APB2_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__APB2_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __APB2_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR = 0x00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00711">711</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga3ec158561c8e184846d8df13297b7da5"/><section>
    <title>__BKPSRAM_CLK_DISABLE</title>
<indexterm><primary>__BKPSRAM_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__BKPSRAM_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __BKPSRAM_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00547">547</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaf587a0b5b0ba5d9ac65f33e8d02eb775"/><section>
    <title>__BKPSRAM_CLK_ENABLE</title>
<indexterm><primary>__BKPSRAM_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__BKPSRAM_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __BKPSRAM_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00535">535</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga6af87fcf2b6b47b20cc841e83fc6f679"/><section>
    <title>__BKPSRAM_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__BKPSRAM_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__BKPSRAM_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __BKPSRAM_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00757">757</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga40a9bb119be63079973af2d0ee49c54c"/><section>
    <title>__BKPSRAM_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__BKPSRAM_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__BKPSRAM_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __BKPSRAM_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00744">744</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga2cc8413fa0f7bc14c6b70fd7b3538507"/><section>
    <title>__CCMDATARAMEN_CLK_DISABLE</title>
<indexterm><primary>__CCMDATARAMEN_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__CCMDATARAMEN_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __CCMDATARAMEN_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00548">548</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga59a25ba1a773ba4bef255503ce98fddc"/><section>
    <title>__CCMDATARAMEN_CLK_ENABLE</title>
<indexterm><primary>__CCMDATARAMEN_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__CCMDATARAMEN_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __CCMDATARAMEN_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00536">536</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga9162a63a0ed92401200145efee605650"/><section>
    <title>__CRC_CLK_DISABLE</title>
<indexterm><primary>__CRC_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__CRC_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __CRC_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00546">546</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga7aca7089a6e0c473d599e784cb2c70fd"/><section>
    <title>__CRC_CLK_ENABLE</title>
<indexterm><primary>__CRC_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__CRC_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __CRC_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00534">534</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga70bd35a7b8044dbe33bd452b81915bb0"/><section>
    <title>__CRC_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__CRC_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__CRC_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __CRC_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00754">754</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga9786479c06b3b804e5a9546adac5c748"/><section>
    <title>__CRC_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__CRC_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__CRC_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __CRC_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00741">741</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga124fe851e88c56a7ab4f55139a07baa5"/><section>
    <title>__CRC_FORCE_RESET</title>
<indexterm><primary>__CRC_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__CRC_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __CRC_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00637">637</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gade11ef6b09339931584e89342e9a83bb"/><section>
    <title>__CRC_RELEASE_RESET</title>
<indexterm><primary>__CRC_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__CRC_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __CRC_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00651">651</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gafd35ed9c991f90a67e79392509688c32"/><section>
    <title>__DMA1_CLK_DISABLE</title>
<indexterm><primary>__DMA1_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA1_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __DMA1_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00549">549</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga4c46f3ca0f41eccb579a8695965e2ed3"/><section>
    <title>__DMA1_CLK_ENABLE</title>
<indexterm><primary>__DMA1_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA1_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __DMA1_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00537">537</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gad2c3c514f62e1bdba0a39a4f45af547a"/><section>
    <title>__DMA1_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__DMA1_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA1_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __DMA1_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00758">758</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gad959b0a4eb5b87d460791a6de8a78513"/><section>
    <title>__DMA1_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__DMA1_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA1_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __DMA1_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00745">745</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga2ba211f55b3d1f98c3f2d1e2d505089d"/><section>
    <title>__DMA1_FORCE_RESET</title>
<indexterm><primary>__DMA1_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA1_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __DMA1_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00638">638</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaf00cb8e328b057553e7679cd5aaaf128"/><section>
    <title>__DMA1_RELEASE_RESET</title>
<indexterm><primary>__DMA1_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA1_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __DMA1_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00652">652</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga6a96a97e531cfa59beb60e5dfbee6cf5"/><section>
    <title>__DMA2_CLK_DISABLE</title>
<indexterm><primary>__DMA2_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA2_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __DMA2_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00550">550</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaddae614e8937d27ae8a41e3f10854189"/><section>
    <title>__DMA2_CLK_ENABLE</title>
<indexterm><primary>__DMA2_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA2_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __DMA2_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00538">538</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga5d4ff6ec2c3b08843399671a47f7f174"/><section>
    <title>__DMA2_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__DMA2_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA2_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __DMA2_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00759">759</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga8b28751d68bc4ac8c19ff7adb045c5cf"/><section>
    <title>__DMA2_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__DMA2_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA2_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __DMA2_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00746">746</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab48a890bba9c8b89754529f3d0962db3"/><section>
    <title>__DMA2_FORCE_RESET</title>
<indexterm><primary>__DMA2_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA2_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __DMA2_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00639">639</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga37d149aee057faa095c2861551cd830b"/><section>
    <title>__DMA2_RELEASE_RESET</title>
<indexterm><primary>__DMA2_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__DMA2_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __DMA2_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00653">653</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gae8b30c33c17f97ed9e2cd3af0afe3f05"/><section>
    <title>__FLITF_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__FLITF_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__FLITF_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __FLITF_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00755">755</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga1782b13d16e9b6847b777600c1c77c0a"/><section>
    <title>__FLITF_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__FLITF_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__FLITF_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __FLITF_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00742">742</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga55611ad5b74fd66d559094b381d7e775"/><section>
    <title>__GPIOA_CLK_DISABLE</title>
<indexterm><primary>__GPIOA_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOA_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOA_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00540">540</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga2040fdf331db98e0fd887b244b7ff172"/><section>
    <title>__GPIOA_CLK_ENABLE</title>
<indexterm><primary>__GPIOA_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOA_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOA_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</link>))</computeroutput></para><para>

<para>Enable or disable the AHB1 peripheral clock. </para>
</para>

<para><note><title>Note</title>

<para>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00528">528</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaeea189ec5f1a9f0979625df1e49bda6c"/><section>
    <title>__GPIOA_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__GPIOA_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOA_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOA_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00748">748</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaa7226f2a8e6177a8460c6cff095b47cc"/><section>
    <title>__GPIOA_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__GPIOA_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOA_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOA_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</link>))</computeroutput></para><para>

<para>Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. </para>
</para>

<para><note><title>Note</title>

<para>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </para>

<para>After wakeup from SLEEP mode, the peripheral clock is enabled again. </para>

<para>By default, all peripheral clocks are enabled during SLEEP mode. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00735">735</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gac53ac2da99c9699e97fca645af412d42"/><section>
    <title>__GPIOA_FORCE_RESET</title>
<indexterm><primary>__GPIOA_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOA_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOA_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00631">631</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga0b4dff3e72feea14def8e01978b2876e"/><section>
    <title>__GPIOA_RELEASE_RESET</title>
<indexterm><primary>__GPIOA_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOA_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOA_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00642">642</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga5c708bc4e94a521cb6ea2f67d44e0aed"/><section>
    <title>__GPIOB_CLK_DISABLE</title>
<indexterm><primary>__GPIOB_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOB_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOB_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00541">541</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gacc636ff03a42ab4be78b6029ae80271d"/><section>
    <title>__GPIOB_CLK_ENABLE</title>
<indexterm><primary>__GPIOB_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOB_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOB_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00529">529</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga18823dc3f6df380f212fc23918ab0240"/><section>
    <title>__GPIOB_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__GPIOB_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOB_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOB_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00749">749</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaddac75812cf5ea634dd2de0cc80ad34b"/><section>
    <title>__GPIOB_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__GPIOB_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOB_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOB_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00736">736</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gadb2f08e019eafe4872660ec908836f49"/><section>
    <title>__GPIOB_FORCE_RESET</title>
<indexterm><primary>__GPIOB_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOB_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOB_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00632">632</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga29fe5bce7dfa48a680176fccaa2f4194"/><section>
    <title>__GPIOB_RELEASE_RESET</title>
<indexterm><primary>__GPIOB_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOB_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOB_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00643">643</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaf1b0292ea15890abc49b49e32ce32e00"/><section>
    <title>__GPIOC_CLK_DISABLE</title>
<indexterm><primary>__GPIOC_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOC_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOC_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00542">542</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gad3fba7fc35bc89927c666427b251988d"/><section>
    <title>__GPIOC_CLK_ENABLE</title>
<indexterm><primary>__GPIOC_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOC_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOC_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00530">530</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaed7435b49fb5c0ddb588789c054162ef"/><section>
    <title>__GPIOC_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__GPIOC_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOC_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOC_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00750">750</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaa62c22199cb0521b7d7f961d28fe6f04"/><section>
    <title>__GPIOC_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__GPIOC_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOC_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOC_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00737">737</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga6dfaacc1b9a54296ba1756085179acde"/><section>
    <title>__GPIOC_FORCE_RESET</title>
<indexterm><primary>__GPIOC_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOC_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOC_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00633">633</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga5ad48b930be88563b75de1674d252128"/><section>
    <title>__GPIOC_RELEASE_RESET</title>
<indexterm><primary>__GPIOC_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOC_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOC_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00644">644</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab36f7db61c220e2fc903575168703fc8"/><section>
    <title>__GPIOD_CLK_DISABLE</title>
<indexterm><primary>__GPIOD_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOD_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOD_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00543">543</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga23fc5a09e6132a7dd82150d3c518d371"/><section>
    <title>__GPIOD_CLK_ENABLE</title>
<indexterm><primary>__GPIOD_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOD_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOD_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00531">531</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gac71706b87112aa43c0364e15a9f5e202"/><section>
    <title>__GPIOD_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__GPIOD_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOD_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOD_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00751">751</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gad6a88fbdf3d630c0d56a25c539866867"/><section>
    <title>__GPIOD_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__GPIOD_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOD_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOD_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00738">738</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga9891dc6475f68029cefc5421dd0bd28d"/><section>
    <title>__GPIOD_FORCE_RESET</title>
<indexterm><primary>__GPIOD_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOD_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOD_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00634">634</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga5f5e0bc82fe9dd4dfe9f639c18265ffb"/><section>
    <title>__GPIOD_RELEASE_RESET</title>
<indexterm><primary>__GPIOD_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOD_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOD_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00645">645</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga901cc22049696eaf95c703dc8db1b49c"/><section>
    <title>__GPIOE_CLK_DISABLE</title>
<indexterm><primary>__GPIOE_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOE_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOE_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00544">544</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga021e9d913be2978b10bd6087ae71db93"/><section>
    <title>__GPIOE_CLK_ENABLE</title>
<indexterm><primary>__GPIOE_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOE_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOE_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00532">532</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga0a424e44132bdbcc1b730a7d18743d21"/><section>
    <title>__GPIOE_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__GPIOE_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOE_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOE_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00752">752</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga7066fe84b8654671253a4708f202eb08"/><section>
    <title>__GPIOE_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__GPIOE_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOE_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOE_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00739">739</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga92e86ad28a3e2c91fee6696f27a4c142"/><section>
    <title>__GPIOE_FORCE_RESET</title>
<indexterm><primary>__GPIOE_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOE_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOE_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00635">635</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gabc43b58cab01222ec85b31ce86016e0b"/><section>
    <title>__GPIOE_RELEASE_RESET</title>
<indexterm><primary>__GPIOE_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOE_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOE_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00646">646</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga05ddda526ef380c5cba3ad3e9de1e07e"/><section>
    <title>__GPIOF_RELEASE_RESET</title>
<indexterm><primary>__GPIOF_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOF_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOF_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00647">647</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gafd5ceab6f78fb535adb1ab08eb6b13ef"/><section>
    <title>__GPIOG_RELEASE_RESET</title>
<indexterm><primary>__GPIOG_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOG_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOG_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00648">648</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga7c800e30edc73abbedd96880e4336d9c"/><section>
    <title>__GPIOH_CLK_DISABLE</title>
<indexterm><primary>__GPIOH_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOH_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOH_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00545">545</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gabf6266ff53538648d34198b0513f6dc7"/><section>
    <title>__GPIOH_CLK_ENABLE</title>
<indexterm><primary>__GPIOH_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOH_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOH_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00533">533</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaa73a317183b0a920c843b61b5be79e9b"/><section>
    <title>__GPIOH_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__GPIOH_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOH_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOH_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00753">753</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga16afe20eafd431e50cab3f234792af21"/><section>
    <title>__GPIOH_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__GPIOH_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOH_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __GPIOH_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00740">740</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gadb8cb1d391e800bdcb08847549593345"/><section>
    <title>__GPIOH_FORCE_RESET</title>
<indexterm><primary>__GPIOH_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOH_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOH_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00636">636</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga9798278634f760d2710f77de921f2189"/><section>
    <title>__GPIOH_RELEASE_RESET</title>
<indexterm><primary>__GPIOH_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOH_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOH_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00649">649</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga7db372ca67f6947a3fe6a021b2f9eab9"/><section>
    <title>__GPIOI_RELEASE_RESET</title>
<indexterm><primary>__GPIOI_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__GPIOI_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __GPIOI_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00650">650</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga3bf7da608ff985873ca8e248fb1dc4f0"/><section>
    <title>__HAL_RCC_BACKUPRESET_FORCE</title>
<indexterm><primary>__HAL_RCC_BACKUPRESET_FORCE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_BACKUPRESET_FORCE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_BACKUPRESET_FORCE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</computeroutput></para><para>

<para>Macros to force or release the Backup domain reset. </para>
</para>

<para><note><title>Note</title>

<para>This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register. </para>

<para>The BKPSRAM is not affected by this reset. 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00952">952</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga14f32622c65f4ae239ba8cb00d510321"/><section>
    <title>__HAL_RCC_BACKUPRESET_RELEASE</title>
<indexterm><primary>__HAL_RCC_BACKUPRESET_RELEASE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_BACKUPRESET_RELEASE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_BACKUPRESET_RELEASE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00953">953</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga9d8ab157f58045b8daf8136bee54f139"/><section>
    <title>__HAL_RCC_CLEAR_IT</title>
<indexterm><primary>__HAL_RCC_CLEAR_IT</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_CLEAR_IT</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_CLEAR_IT( __INTERRUPT__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</link> = (__INTERRUPT__))</computeroutput></para><para>

<para>Clear the RCC&apos;s interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits. </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__INTERRUPT__</entry><entry>
<para>specifies the interrupt pending bit to clear. This parameter can be any combination of the following values: <itemizedlist>
<listitem>
<para>RCC_IT_LSIRDY: LSI ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_LSERDY: LSE ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_HSIRDY: HSI ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_HSERDY: HSE ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_PLLRDY: Main PLL ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt. 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
<listitem>
<para>RCC_IT_CSS: Clock Security System interrupt </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01083">1083</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaf28c11b36035ef1e27883ff7ee2c46b0"/><section>
    <title>__HAL_RCC_CLEAR_RESET_FLAGS</title>
<indexterm><primary>__HAL_RCC_CLEAR_RESET_FLAGS</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_CLEAR_RESET_FLAGS</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_CLEAR_RESET_FLAGS( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CSR |= <link linkend="_group___peripheral___registers___bits___definition_1gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</link>)</computeroutput></para><para>

<para>Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST. </para>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01102">1102</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gafc4df8cd4df0a529d11f18bf1f7e9f50"/><section>
    <title>__HAL_RCC_DISABLE_IT</title>
<indexterm><primary>__HAL_RCC_DISABLE_IT</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_DISABLE_IT</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_DISABLE_IT( __INTERRUPT__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</link> &amp;= ~(__INTERRUPT__))</computeroutput></para><para>

<para>Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts). </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__INTERRUPT__</entry><entry>
<para>specifies the RCC interrupt sources to be disabled. This parameter can be any combination of the following values: <itemizedlist>
<listitem>
<para>RCC_IT_LSIRDY: LSI ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_LSERDY: LSE ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_HSIRDY: HSI ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_HSERDY: HSE ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_PLLRDY: Main PLL ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt. </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01069">1069</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga180fb20a37b31a6e4f7e59213a6c0405"/><section>
    <title>__HAL_RCC_ENABLE_IT</title>
<indexterm><primary>__HAL_RCC_ENABLE_IT</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_ENABLE_IT</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_ENABLE_IT( __INTERRUPT__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</link> |= (__INTERRUPT__))</computeroutput></para><para>

<para>Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts). </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__INTERRUPT__</entry><entry>
<para>specifies the RCC interrupt sources to be enabled. This parameter can be any combination of the following values: <itemizedlist>
<listitem>
<para>RCC_IT_LSIRDY: LSI ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_LSERDY: LSE ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_HSIRDY: HSI ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_HSERDY: HSE ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_PLLRDY: Main PLL ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt. </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01056">1056</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gae2d7d461630562bf2a2ddb31b1f96449"/><section>
    <title>__HAL_RCC_GET_FLAG</title>
<indexterm><primary>__HAL_RCC_GET_FLAG</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_GET_FLAG</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_GET_FLAG( __FLAG__)   (((((((__FLAG__) &gt;&gt; 5) == 1)? <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CR :((((__FLAG__) &gt;&gt; 5) == 2) ? <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;BDCR :((((__FLAG__) &gt;&gt; 5) == 3)? <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CSR :<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CIR))) &amp; ((uint32_t)1 &lt;&lt; ((__FLAG__) &amp; <link linkend="_group___r_c_c_1ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</link>)))!= 0)? 1 : 0)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01123">1123</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga134af980b892f362c05ae21922cd828d"/><section>
    <title>__HAL_RCC_GET_IT</title>
<indexterm><primary>__HAL_RCC_GET_IT</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_GET_IT</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_GET_IT( __INTERRUPT__)   ((<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</computeroutput></para><para>

<para>Check the RCC&apos;s interrupt has occurred or not. </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__INTERRUPT__</entry><entry>
<para>specifies the RCC interrupt source to check. This parameter can be one of the following values: <itemizedlist>
<listitem>
<para>RCC_IT_LSIRDY: LSI ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_LSERDY: LSE ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_HSIRDY: HSI ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_HSERDY: HSE ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_PLLRDY: Main PLL ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt. </para>
</listitem>
<listitem>
<para>RCC_IT_CSS: Clock Security System interrupt </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                
                <formalpara>
                    <title>
Return values</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>The</entry><entry>
<para>new state of <emphasis role="bold">INTERRUPT</emphasis> (TRUE or FALSE). </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01097">1097</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga3ea1390f8124e2b3b8d53e95541d6e53"/><section>
    <title>__HAL_RCC_GET_PLL_OSCSOURCE</title>
<indexterm><primary>__HAL_RCC_GET_PLL_OSCSOURCE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_GET_PLL_OSCSOURCE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_GET_PLL_OSCSOURCE( )   ((uint32_t)(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;PLLCFGR &amp; <link linkend="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</link>))</computeroutput></para><para>

<para>Macro to get the oscillator used as PLL clock source. </para>
</para>

<para>
                <formalpara>
                    <title>
Return values</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>The</entry><entry>
<para>oscillator used as PLL clock source. The returned value can be one of the following:<itemizedlist>
<listitem>
<para>RCC_PLLSOURCE_HSI: HSI oscillator is used as PLL clock source.</para>
</listitem><listitem>
<para>RCC_PLLSOURCE_HSE: HSE oscillator is used as PLL clock source. </para>
</listitem></itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01043">1043</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gac99c2453d9e77c8b457acc0210e754c2"/><section>
    <title>__HAL_RCC_GET_SYSCLK_SOURCE</title>
<indexterm><primary>__HAL_RCC_GET_SYSCLK_SOURCE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_GET_SYSCLK_SOURCE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_GET_SYSCLK_SOURCE( )   ((uint32_t)(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CFGR &amp; <link linkend="_group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</link>))</computeroutput></para><para>

<para>Macro to get the clock source used as system clock. </para>
</para>

<para>
                <formalpara>
                    <title>
Return values</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>The</entry><entry>
<para>clock source used as system clock. The returned value can be one of the following:<itemizedlist>
<listitem>
<para>RCC_CFGR_SWS_HSI: HSI used as system clock.</para>
</listitem><listitem>
<para>RCC_CFGR_SWS_HSE: HSE used as system clock.</para>
</listitem><listitem>
<para>RCC_CFGR_SWS_PLL: PLL used as system clock. </para>
</listitem></itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01035">1035</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaa3d98648399f15d02645ef84f6ca8e4b"/><section>
    <title>__HAL_RCC_HSE_CONFIG</title>
<indexterm><primary>__HAL_RCC_HSE_CONFIG</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_HSE_CONFIG</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_HSE_CONFIG( __STATE__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga0193aa09fc91ebd9a119c8d98e6184a9">CR_BYTE2_ADDRESS</link> = (__STATE__))</computeroutput></para><para>

<para>Macro to configure the External High Speed oscillator (HSE). </para>
</para>

<para><note><title>Note</title>

<para>After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock. </para>

<para>HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it). </para>

<para>The HSE is stopped by hardware when entering STOP and STANDBY modes. 
<literallayout>&#160;&#xa;</literallayout>
 </para>

<para>This function reset the CSSON bit, so if the clock security system(CSS) was previously enabled you have to enable it again after calling this function. 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__STATE__</entry><entry>
<para>specifies the new state of the HSE. This parameter can be one of the following values: <itemizedlist>
<listitem>
<para>RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles. </para>
</listitem>
<listitem>
<para>RCC_HSE_ON: turn ON the HSE oscillator. </para>
</listitem>
<listitem>
<para>RCC_HSE_BYPASS: HSE oscillator bypassed with external clock. </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00893">893</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga7bccced288554b8598110b465701fad0"/><section>
    <title>__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</title>
<indexterm><primary>__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST( __HSICalibrationValue__)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(<link linkend="_group___exported__macro_1ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</link>(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CR,\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___peripheral___registers___bits___definition_1ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</link>,&#32;(uint32_t)(__HSICalibrationValue__)&#32;&lt;&lt;&#32;<link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</link>)))
</programlisting><para>

<para>Macro to adjust the Internal High Speed oscillator (HSI) calibration value. </para>
</para>

<para><note><title>Note</title>

<para>The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__HSICalibrationValue__</entry><entry>
<para>specifies the calibration trimming value. This parameter must be a number between 0 and 0x1F. </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00860">860</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga0c0dc8bc0ef58703782f45b4e487c031"/><section>
    <title>__HAL_RCC_HSI_DISABLE</title>
<indexterm><primary>__HAL_RCC_HSI_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_HSI_DISABLE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_HSI_DISABLE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00852">852</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaab944f562b53fc74bcc0e4958388fd42"/><section>
    <title>__HAL_RCC_HSI_ENABLE</title>
<indexterm><primary>__HAL_RCC_HSI_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_HSI_ENABLE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_HSI_ENABLE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</computeroutput></para><para>

<para>Macros to enable or disable the Internal High Speed oscillator (HSI). </para>
</para>

<para><note><title>Note</title>

<para>The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). 
<literallayout>&#160;&#xa;</literallayout>
 </para>

<para>HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. 
<literallayout>&#160;&#xa;</literallayout>
 </para>

<para>After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. 
<literallayout>&#160;&#xa;</literallayout>
 This parameter can be: ENABLE or DISABLE. </para>

<para>When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00851">851</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga8b7e67b887e421a22722e527e734890f"/><section>
    <title>__HAL_RCC_I2SCLK</title>
<indexterm><primary>__HAL_RCC_I2SCLK</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_I2SCLK</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_I2SCLK( __SOURCE__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</link> = (__SOURCE__))</computeroutput></para><para>

<para>Macro to configure the I2S clock source (I2SCLK). </para>
</para>

<para><note><title>Note</title>

<para>This function must be called before enabling the I2S APB clock. </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__SOURCE__</entry><entry>
<para>specifies the I2S clock source. This parameter can be one of the following values: <itemizedlist>
<listitem>
<para>RCC_I2SCLKSOURCE_PLLI2S: PLLI2S clock used as I2S clock source. </para>
</listitem>
<listitem>
<para>RCC_I2SCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S clock source. </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01005">1005</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga6b2b48f429e347c1c9c469122c64798b"/><section>
    <title>__HAL_RCC_LSE_CONFIG</title>
<indexterm><primary>__HAL_RCC_LSE_CONFIG</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_LSE_CONFIG</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_LSE_CONFIG( __STATE__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga991be15dda03061a29712e8206a32510">BDCR_BYTE0_ADDRESS</link> = (__STATE__))</computeroutput></para><para>

<para>Macro to configure the External Low Speed oscillator (LSE). </para>
</para>

<para><note><title>Note</title>

<para>As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using <link linkend="_group___p_w_r_1ga3d07cef39bf294db4aed7e06e5dbf9af">HAL_PWR_EnableBkUpAccess()</link> function before to configure the LSE (to be done once after reset). 
<literallayout>&#160;&#xa;</literallayout>
 </para>

<para>After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC. </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__STATE__</entry><entry>
<para>specifies the new state of the LSE. This parameter can be one of the following values: <itemizedlist>
<listitem>
<para>RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles. </para>
</listitem>
<listitem>
<para>RCC_LSE_ON: turn ON the LSE oscillator. </para>
</listitem>
<listitem>
<para>RCC_LSE_BYPASS: LSE oscillator bypassed with external clock. </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00911">911</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga4f96095bb4acda60b7f66d5d927da181"/><section>
    <title>__HAL_RCC_LSI_DISABLE</title>
<indexterm><primary>__HAL_RCC_LSI_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_LSI_DISABLE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_LSI_DISABLE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00872">872</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga560de8b8991db4a296de878a7a8aa58b"/><section>
    <title>__HAL_RCC_LSI_ENABLE</title>
<indexterm><primary>__HAL_RCC_LSI_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_LSI_ENABLE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_LSI_ENABLE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</computeroutput></para><para>

<para>Macros to enable or disable the Internal Low Speed oscillator (LSI). </para>
</para>

<para><note><title>Note</title>

<para>After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. </para>

<para>LSI can not be disabled if the IWDG is running. </para>

<para>When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00871">871</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga56d9ad48b28e7aa4ad3aadca5b4fd431"/><section>
    <title>__HAL_RCC_PLL_CONFIG</title>
<indexterm><primary>__HAL_RCC_PLL_CONFIG</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_PLL_CONFIG</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_PLL_CONFIG( __RCC_PLLSource__,  __PLLM__,  __PLLN__,  __PLLP__,  __PLLQ__)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;PLLCFGR&#32;=&#32;(0x20000000&#32;|&#32;(__PLLM__)&#32;|&#32;((__PLLN__)&#32;&lt;&lt;&#32;<link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</link>))&#32;|&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((((__PLLP__)&#32;&gt;&gt;&#32;1)&#32;-1)&#32;&lt;&lt;&#32;<link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</link>))&#32;|&#32;(__RCC_PLLSource__)&#32;|&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((__PLLQ__)&#32;&lt;&lt;&#32;<link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</link>))))
</programlisting><para>

<para>Macro to configure the main PLL clock source, multiplication and division factors. </para>
</para>

<para><note><title>Note</title>

<para>This function must be used only when the main PLL is disabled. </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__RCC_PLLSource__</entry><entry>
<para>specifies the PLL entry clock source. This parameter can be one of the following values: <itemizedlist>
<listitem>
<para>RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry </para>
</listitem>
<listitem>
<para>RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                <note><title>Note</title>

<para>This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S. 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__PLLM__</entry><entry>
<para>specifies the division factor for PLL VCO input clock This parameter must be a number between Min_Data = 2 and Max_Data = 63. </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                <note><title>Note</title>

<para>You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter. </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__PLLN__</entry><entry>
<para>specifies the multiplication factor for PLL VCO output clock This parameter must be a number between Min_Data = 192 and Max_Data = 432. </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                <note><title>Note</title>

<para>You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz. </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__PLLP__</entry><entry>
<para>specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the range {2, 4, 6, or 8}. </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                <note><title>Note</title>

<para>You have to set the PLLP parameter correctly to not exceed 168 MHz on the System clock frequency. </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__PLLQ__</entry><entry>
<para>specifies the division factor for OTG FS, SDIO and RNG clocks This parameter must be a number between Min_Data = 2 and Max_Data = 15. </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                <note><title>Note</title>

<para>If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDIO and RNG need a frequency lower than or equal to 48 MHz to work correctly. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00992">992</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga718a6afcb1492cc2796be78445a7d5ab"/><section>
    <title>__HAL_RCC_PLL_DISABLE</title>
<indexterm><primary>__HAL_RCC_PLL_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_PLL_DISABLE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_PLL_DISABLE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00963">963</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaaf196a2df41b0bcbc32745c2b218e696"/><section>
    <title>__HAL_RCC_PLL_ENABLE</title>
<indexterm><primary>__HAL_RCC_PLL_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_PLL_ENABLE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_PLL_ENABLE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</computeroutput></para><para>

<para>Macros to enable or disable the main PLL. </para>
</para>

<para><note><title>Note</title>

<para>After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. </para>

<para>The main PLL can not be disabled if it is used as system clock source </para>

<para>The main PLL is disabled by hardware when entering STOP and STANDBY modes. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00962">962</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga5a2fa2687b621f6eda72457d09715298"/><section>
    <title>__HAL_RCC_PLLI2S_CONFIG</title>
<indexterm><primary>__HAL_RCC_PLLI2S_CONFIG</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_PLLI2S_CONFIG</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_PLLI2S_CONFIG( __PLLI2SN__,  __PLLI2SR__)   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; <link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</link>)) | ((__PLLI2SR__) &lt;&lt; <link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</link>)))</computeroutput></para><para>

<para>Macro to configure the PLLI2S clock multiplication and division factors . </para>
</para>

<para><note><title>Note</title>

<para>This macro must be used only when the PLLI2S is disabled. </para>

<para>PLLI2S clock source is common with the main PLL (configured in <link linkend="_group___r_c_c_1gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig()</link> API). 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__PLLI2SN__</entry><entry>
<para>specifies the multiplication factor for PLLI2S VCO output clock This parameter must be a number between Min_Data = 192 and Max_Data = 432. </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                <note><title>Note</title>

<para>You have to set the PLLI2SN parameter correctly to ensure that the VCO output frequency is between Min_Data = 192 and Max_Data = 432 MHz. </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__PLLI2SR__</entry><entry>
<para>specifies the division factor for I2S clock This parameter must be a number between Min_Data = 2 and Max_Data = 7. </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                <note><title>Note</title>

<para>You have to set the PLLI2SR parameter correctly to not exceed 192 MHz on the I2S clock frequency. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01026">1026</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga44da2cd20aaa56a79141f6142dfb6942"/><section>
    <title>__HAL_RCC_PLLI2S_DISABLE</title>
<indexterm><primary>__HAL_RCC_PLLI2S_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_PLLI2S_DISABLE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_PLLI2S_DISABLE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01011">1011</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga397893a952906f8caa8579a56c3a17a6"/><section>
    <title>__HAL_RCC_PLLI2S_ENABLE</title>
<indexterm><primary>__HAL_RCC_PLLI2S_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_PLLI2S_ENABLE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_PLLI2S_ENABLE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</computeroutput></para><para>

<para>Macros to enable or disable the PLLI2S. </para>
</para>

<para><note><title>Note</title>

<para>The PLLI2S is disabled by hardware when entering STOP and STANDBY modes. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01010">1010</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga7e10e306e7d9f3cd59d30dcb2c9cf61d"/><section>
    <title>__HAL_RCC_RTC_CLKPRESCALER</title>
<indexterm><primary>__HAL_RCC_RTC_CLKPRESCALER</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_RTC_CLKPRESCALER</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_RTC_CLKPRESCALER( __RTCCLKSource__)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((__RTCCLKSource__)&#32;&amp;&#32;<link linkend="_group___peripheral___registers___bits___definition_1gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</link>)&#32;==&#32;<link linkend="_group___peripheral___registers___bits___definition_1gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</link>)&#32;?&#32;&#32;&#32;&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___exported__macro_1ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</link>(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CFGR,&#32;<link linkend="_group___peripheral___registers___bits___definition_1gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</link>,&#32;((__RTCCLKSource__)&#32;&amp;&#32;0xFFFFCFF))&#32;:&#32;<link linkend="_group___exported__macro_1ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</link>(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CFGR,&#32;<link linkend="_group___peripheral___registers___bits___definition_1gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</link>)
</programlisting><para>

<para>Macros to configure the RTC clock (RTCCLK). </para>
</para>

<para><note><title>Note</title>

<para>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset). 
<literallayout>&#160;&#xa;</literallayout>
 </para>

<para>Once the RTC clock is configured it can&apos;t be changed unless the 
<literallayout>&#160;&#xa;</literallayout>
 Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by a Power On Reset (POR). </para>
</note>

                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__RTCCLKSource__</entry><entry>
<para>specifies the RTC clock source. This parameter can be one of the following values: <itemizedlist>
<listitem>
<para>RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock. </para>
</listitem>
<listitem>
<para>RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock. </para>
</listitem>
<listitem>
<para>RCC_RTCCLKSOURCE_HSE_DIVx: HSE clock divided by x selected as RTC clock, where x:[2,31] </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                <note><title>Note</title>

<para>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. 
<literallayout>&#160;&#xa;</literallayout>
 </para>

<para>The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source). </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00940">940</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga2b1e5349631886f29040d7a31c002718"/><section>
    <title>__HAL_RCC_RTC_CONFIG</title>
<indexterm><primary>__HAL_RCC_RTC_CONFIG</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_RTC_CONFIG</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_RTC_CONFIG( __RTCCLKSource__)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{&#32;<link linkend="_group___r_c_c_1ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</link>(__RTCCLKSource__);&#32;&#32;&#32;&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;RCC-&gt;BDCR&#32;|=&#32;((__RTCCLKSource__)&#32;&amp;&#32;0x00000FFF);&#32;&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>&#32;(0)
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00943">943</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaab5eeb81fc9f0c8d4450069f7a751855"/><section>
    <title>__HAL_RCC_RTC_DISABLE</title>
<indexterm><primary>__HAL_RCC_RTC_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_RTC_DISABLE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_RTC_DISABLE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00917">917</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab7cc36427c31da645a0e38e181f8ce0f"/><section>
    <title>__HAL_RCC_RTC_ENABLE</title>
<indexterm><primary>__HAL_RCC_RTC_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__HAL_RCC_RTC_ENABLE</secondary></indexterm>
<para><computeroutput>#define __HAL_RCC_RTC_ENABLE( )   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</computeroutput></para><para>

<para>Macros to enable or disable the the RTC clock. </para>
</para>

<para><note><title>Note</title>

<para>These macros must be used only after the RTC clock source was selected. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00916">916</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga17a7ad9dc047323f759d2f9d5240e9c4"/><section>
    <title>__I2C1_CLK_DISABLE</title>
<indexterm><primary>__I2C1_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C1_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __I2C1_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00594">594</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga74632f4c0b984e497f4ab792acf25f88"/><section>
    <title>__I2C1_CLK_ENABLE</title>
<indexterm><primary>__I2C1_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C1_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __I2C1_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00581">581</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaffef2534d1d74d7cf39c9466ebad7c33"/><section>
    <title>__I2C1_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__I2C1_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C1_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __I2C1_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00801">801</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga3e8c1f2f1710b3d9ac6c1ff47b8216f5"/><section>
    <title>__I2C1_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__I2C1_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C1_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __I2C1_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00788">788</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga0a00c647822c285737f3d532d73a3a8c"/><section>
    <title>__I2C1_FORCE_RESET</title>
<indexterm><primary>__I2C1_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C1_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __I2C1_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00677">677</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga2b01ba44daa66c18af195a9c3d6ba371"/><section>
    <title>__I2C1_RELEASE_RESET</title>
<indexterm><primary>__I2C1_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C1_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __I2C1_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00691">691</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab61113a7a6ec00e33e673158edaf4a18"/><section>
    <title>__I2C2_CLK_DISABLE</title>
<indexterm><primary>__I2C2_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C2_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __I2C2_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00595">595</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga2f226d206b5826e0b659789f50d134e2"/><section>
    <title>__I2C2_CLK_ENABLE</title>
<indexterm><primary>__I2C2_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C2_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __I2C2_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00582">582</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaf9fe7357c252303be97424e03775a16c"/><section>
    <title>__I2C2_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__I2C2_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C2_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __I2C2_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00802">802</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gadd03bd6614d2e69221c7fb6208f57959"/><section>
    <title>__I2C2_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__I2C2_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C2_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __I2C2_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00789">789</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga42f47a35a678fb4b04a0a13b8ea3d599"/><section>
    <title>__I2C2_FORCE_RESET</title>
<indexterm><primary>__I2C2_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C2_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __I2C2_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00678">678</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga12942137b1164bf3f97533451df7d4ca"/><section>
    <title>__I2C2_RELEASE_RESET</title>
<indexterm><primary>__I2C2_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C2_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __I2C2_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00692">692</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga98f5c0a060e94adc150bec9471bb3f06"/><section>
    <title>__I2C3_CLK_DISABLE</title>
<indexterm><primary>__I2C3_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C3_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __I2C3_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00596">596</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga157549d624748e618f08d3bbc354e627"/><section>
    <title>__I2C3_CLK_ENABLE</title>
<indexterm><primary>__I2C3_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C3_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __I2C3_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00583">583</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gac1ecee01b504868a5cf77a534776ebd8"/><section>
    <title>__I2C3_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__I2C3_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C3_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __I2C3_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00803">803</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gad36192d065b8ee42ea1495bcfb13a18f"/><section>
    <title>__I2C3_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__I2C3_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C3_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __I2C3_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00790">790</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga49db97f3c20b64a261b87fbd398fbf5b"/><section>
    <title>__I2C3_FORCE_RESET</title>
<indexterm><primary>__I2C3_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C3_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __I2C3_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00679">679</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga10b3459b2f828e7a2adcc7480376bb1d"/><section>
    <title>__I2C3_RELEASE_RESET</title>
<indexterm><primary>__I2C3_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__I2C3_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __I2C3_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00693">693</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab375d6bc75c84eb01343bd489d64e23e"/><section>
    <title>__OTGFS_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__OTGFS_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__OTGFS_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __OTGFS_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00769">769</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga4dc17e29b5959769b8e6d17886a68d67"/><section>
    <title>__OTGFS_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__OTGFS_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__OTGFS_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __OTGFS_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</link>))</computeroutput></para><para>

<para>Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. </para>
</para>

<para><note><title>Note</title>

<para>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </para>

<para>After wakeup from SLEEP mode, the peripheral clock is enabled again. </para>

<para>By default, all peripheral clocks are enabled during SLEEP mode. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00767">767</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab364df15f4207f8b2201b0756485b0b6"/><section>
    <title>__OTGFS_FORCE_RESET</title>
<indexterm><primary>__OTGFS_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__OTGFS_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __OTGFS_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00658">658</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaa1cea73f19055bb5d316b46db95deda8"/><section>
    <title>__OTGFS_RELEASE_RESET</title>
<indexterm><primary>__OTGFS_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__OTGFS_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __OTGFS_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00661">661</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga9314358bee2d449f2aafe9725bcf06df"/><section>
    <title>__PWR_CLK_DISABLE</title>
<indexterm><primary>__PWR_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__PWR_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __PWR_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00597">597</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga714060f6efe9614a5222dc2d9a5dbc3b"/><section>
    <title>__PWR_CLK_ENABLE</title>
<indexterm><primary>__PWR_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__PWR_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __PWR_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00584">584</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gabfa76560ea9d20285f94ca36111d5048"/><section>
    <title>__PWR_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__PWR_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__PWR_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __PWR_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00804">804</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga18304dbd75bc6ca98a3be9834ea3a193"/><section>
    <title>__PWR_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__PWR_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__PWR_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __PWR_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00791">791</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaee2b3546a86cce1119cfb239f073b5df"/><section>
    <title>__PWR_FORCE_RESET</title>
<indexterm><primary>__PWR_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__PWR_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __PWR_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00680">680</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga90aca0e996a2a292addf21d7b8787ab5"/><section>
    <title>__PWR_RELEASE_RESET</title>
<indexterm><primary>__PWR_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__PWR_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __PWR_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00694">694</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaee325be46063d454148a63babc9f9cd4"/><section>
    <title>__RCC_PLLSRC</title>
<indexterm><primary>__RCC_PLLSRC</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__RCC_PLLSRC</secondary></indexterm>
<para><computeroutput>#define __RCC_PLLSRC( )   ((<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;PLLCFGR &amp; <link linkend="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</link>) &gt;&gt; <link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01125">1125</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gacefaf7fd14f09692a0b06fb8fa413850"/><section>
    <title>__RNG_CLK_DISABLE</title>
<indexterm><primary>__RNG_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__RNG_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __RNG_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00567">567</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga31d8f80bbc17c04ea94b482ab7a918eb"/><section>
    <title>__RNG_CLK_ENABLE</title>
<indexterm><primary>__RNG_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__RNG_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __RNG_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2ENR |= (RCC_AHB2ENR_RNGEN))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00566">566</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gadb97a270a28093bef336d154df7b5584"/><section>
    <title>__RNG_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__RNG_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__RNG_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __RNG_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00772">772</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab9e3d522bcdab6795d398420fe10db58"/><section>
    <title>__RNG_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__RNG_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__RNG_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __RNG_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00771">771</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga01490030465dd1bfdfaa67ad9ef68ff6"/><section>
    <title>__RNG_FORCE_RESET</title>
<indexterm><primary>__RNG_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__RNG_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __RNG_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00663">663</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga76ffe57bd40938dee45d008d28fd5d49"/><section>
    <title>__RNG_RELEASE_RESET</title>
<indexterm><primary>__RNG_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__RNG_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __RNG_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00664">664</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gabf2ea041d3587d4ac4d7945293c76313"/><section>
    <title>__SDIO_CLK_DISABLE</title>
<indexterm><primary>__SDIO_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SDIO_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SDIO_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00620">620</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga5be2534c083257e000470202ff3a4d2c"/><section>
    <title>__SDIO_CLK_ENABLE</title>
<indexterm><primary>__SDIO_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SDIO_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SDIO_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00608">608</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab6fd793faa7cb2f28b96405a16b46833"/><section>
    <title>__SDIO_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__SDIO_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SDIO_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SDIO_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00828">828</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab3e98834e7b122676fb29cf0f38bad56"/><section>
    <title>__SDIO_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__SDIO_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SDIO_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SDIO_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00816">816</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga133527fc7dc44a938818a0472a0516ce"/><section>
    <title>__SDIO_FORCE_RESET</title>
<indexterm><primary>__SDIO_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SDIO_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __SDIO_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00703">703</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga5591a761c71e149b242bd63ea3c6e11e"/><section>
    <title>__SDIO_RELEASE_RESET</title>
<indexterm><primary>__SDIO_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SDIO_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __SDIO_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00716">716</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gad1b7803922ad09acce9ce7fac33bb5ca"/><section>
    <title>__SPI1_CLK_DISABLE</title>
<indexterm><primary>__SPI1_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI1_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SPI1_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00621">621</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga1830cf3b75c0695b3c8a0bacd4e1deb1"/><section>
    <title>__SPI1_CLK_ENABLE</title>
<indexterm><primary>__SPI1_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI1_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SPI1_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00609">609</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga448614eb6e006bffe6a77dba07e7fbae"/><section>
    <title>__SPI1_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__SPI1_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI1_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SPI1_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00829">829</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga22b1be31f1972d6d3089e8faa1372fa3"/><section>
    <title>__SPI1_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__SPI1_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI1_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SPI1_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00817">817</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga743eabfff95dc66a2bd94587b8e26727"/><section>
    <title>__SPI1_FORCE_RESET</title>
<indexterm><primary>__SPI1_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI1_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __SPI1_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00704">704</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga39667e27dac8ef868287948bb3eee69c"/><section>
    <title>__SPI1_RELEASE_RESET</title>
<indexterm><primary>__SPI1_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI1_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __SPI1_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00717">717</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga17055374452ff904ed238bb702f692f9"/><section>
    <title>__SPI2_CLK_DISABLE</title>
<indexterm><primary>__SPI2_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI2_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SPI2_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00591">591</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga04c0b620030538d3eec8e797d605a98c"/><section>
    <title>__SPI2_CLK_ENABLE</title>
<indexterm><primary>__SPI2_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI2_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SPI2_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00578">578</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga9d0cdfebe340524ec980e03b1ebef2b1"/><section>
    <title>__SPI2_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__SPI2_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI2_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SPI2_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00798">798</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga27596c991eb89307897f15356573ae4d"/><section>
    <title>__SPI2_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__SPI2_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI2_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SPI2_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00785">785</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga208b91334be948ed8dc4335ed7dad6b2"/><section>
    <title>__SPI2_FORCE_RESET</title>
<indexterm><primary>__SPI2_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI2_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __SPI2_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00674">674</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga40b0d796003dfd0b72390c21301165c6"/><section>
    <title>__SPI2_RELEASE_RESET</title>
<indexterm><primary>__SPI2_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI2_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __SPI2_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00688">688</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga8954ef50526fc816a6d4bf82fac4128e"/><section>
    <title>__SPI3_CLK_DISABLE</title>
<indexterm><primary>__SPI3_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI3_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SPI3_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00592">592</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga517165d0806ad5d4c47c911897a62304"/><section>
    <title>__SPI3_CLK_ENABLE</title>
<indexterm><primary>__SPI3_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI3_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SPI3_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00579">579</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga3e54973a1320c9c9ce4e4b74144eff86"/><section>
    <title>__SPI3_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__SPI3_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI3_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SPI3_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00799">799</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gadee1f49891390ad1a7bfe05437ed3921"/><section>
    <title>__SPI3_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__SPI3_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI3_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SPI3_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00786">786</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga43f0cf25dd31a3d43a166a54e6ff30f3"/><section>
    <title>__SPI3_FORCE_RESET</title>
<indexterm><primary>__SPI3_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI3_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __SPI3_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00675">675</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga54925e6b45182faaf10441355e070ed1"/><section>
    <title>__SPI3_RELEASE_RESET</title>
<indexterm><primary>__SPI3_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI3_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __SPI3_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00689">689</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga7ade337a46de47a0951ce13c175a9c6e"/><section>
    <title>__SPI4_CLK_DISABLE</title>
<indexterm><primary>__SPI4_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI4_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SPI4_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00622">622</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gacd37828a35231aa524d5417009afe784"/><section>
    <title>__SPI4_CLK_ENABLE</title>
<indexterm><primary>__SPI4_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI4_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SPI4_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00610">610</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gae19bd55db06570fb4106952d5de3fe6c"/><section>
    <title>__SPI4_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__SPI4_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI4_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SPI4_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00830">830</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gae67f09b35ee272b465fa1c40c02a89e4"/><section>
    <title>__SPI4_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__SPI4_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI4_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SPI4_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00818">818</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga3dfa217f44fb5bbd9dea53e8f2f6bfb4"/><section>
    <title>__SPI4_FORCE_RESET</title>
<indexterm><primary>__SPI4_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI4_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __SPI4_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00705">705</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaf689fa3217c1a05bc8dafdb94ef2a54b"/><section>
    <title>__SPI4_RELEASE_RESET</title>
<indexterm><primary>__SPI4_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SPI4_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __SPI4_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00718">718</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab25e70788162dcb332746d5f5d4069c2"/><section>
    <title>__SRAM1_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__SRAM1_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SRAM1_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SRAM1_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00756">756</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga8cdec2efea63f36ec8e71e7ffc57aa13"/><section>
    <title>__SRAM1_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__SRAM1_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SRAM1_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SRAM1_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00743">743</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga565ff4c946631daa48068db67495084b"/><section>
    <title>__SYSCFG_CLK_DISABLE</title>
<indexterm><primary>__SYSCFG_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SYSCFG_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SYSCFG_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00623">623</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga414ead6b8bd49ec44c127fe51b21315f"/><section>
    <title>__SYSCFG_CLK_ENABLE</title>
<indexterm><primary>__SYSCFG_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SYSCFG_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SYSCFG_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00611">611</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga2c47a6b111062192d81460dc0dfa49c9"/><section>
    <title>__SYSCFG_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__SYSCFG_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SYSCFG_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __SYSCFG_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00831">831</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga9440005e90146348c9172c379963df62"/><section>
    <title>__SYSCFG_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__SYSCFG_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SYSCFG_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __SYSCFG_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00819">819</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga3bd7c392e6c8fbb7081fcee100dea4b9"/><section>
    <title>__SYSCFG_FORCE_RESET</title>
<indexterm><primary>__SYSCFG_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SYSCFG_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __SYSCFG_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00706">706</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga661c05d88401b811f261eb0bacfd16d5"/><section>
    <title>__SYSCFG_RELEASE_RESET</title>
<indexterm><primary>__SYSCFG_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__SYSCFG_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __SYSCFG_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00719">719</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga3b74f93ec123508c676396a380260dc5"/><section>
    <title>__TIM10_CLK_DISABLE</title>
<indexterm><primary>__TIM10_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM10_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM10_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00625">625</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga94c3e152e1b7f9cc0d772f37e9d3cf75"/><section>
    <title>__TIM10_CLK_ENABLE</title>
<indexterm><primary>__TIM10_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM10_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM10_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00613">613</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga6408109c422cd730ae7efdc72d62101f"/><section>
    <title>__TIM10_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__TIM10_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM10_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM10_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00833">833</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga704b70541b0dd37cbeed2a7871460baf"/><section>
    <title>__TIM10_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__TIM10_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM10_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM10_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00821">821</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga3702c18cef9b427a7d84ab57a08cc14e"/><section>
    <title>__TIM10_FORCE_RESET</title>
<indexterm><primary>__TIM10_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM10_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM10_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00708">708</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga03cc93fd2202a73d918d8862e6e87e20"/><section>
    <title>__TIM10_RELEASE_RESET</title>
<indexterm><primary>__TIM10_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM10_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM10_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00721">721</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga0b79e1130e9235182ef5b807e9aebbf1"/><section>
    <title>__TIM11_CLK_DISABLE</title>
<indexterm><primary>__TIM11_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM11_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM11_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00626">626</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga0307a8011144e62790d931ea00ce37bc"/><section>
    <title>__TIM11_CLK_ENABLE</title>
<indexterm><primary>__TIM11_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM11_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM11_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00614">614</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga83664173583e23c386ae49f7fcba6939"/><section>
    <title>__TIM11_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__TIM11_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM11_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM11_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00834">834</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gad75162b5c0b0c62ddc3c6e1509c9804f"/><section>
    <title>__TIM11_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__TIM11_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM11_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM11_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00822">822</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga49713fd0d5319ab707cbeebcb067a052"/><section>
    <title>__TIM11_FORCE_RESET</title>
<indexterm><primary>__TIM11_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM11_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM11_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00709">709</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga6044bf8fb42af4b6acf9e493bd7e4d4e"/><section>
    <title>__TIM11_RELEASE_RESET</title>
<indexterm><primary>__TIM11_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM11_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM11_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00722">722</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga71dc6a2953564bf3323da116cf12ee30"/><section>
    <title>__TIM1_CLK_DISABLE</title>
<indexterm><primary>__TIM1_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM1_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM1_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00616">616</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga71b75f0568fc4e1b0f65067a28cefd23"/><section>
    <title>__TIM1_CLK_ENABLE</title>
<indexterm><primary>__TIM1_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM1_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM1_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>))</computeroutput></para><para>

<para>Enable or disable the High Speed APB (APB2) peripheral clock. </para>
</para>

<para><note><title>Note</title>

<para>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00604">604</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga9a07c5151bef57bfa0478ff31c7437fe"/><section>
    <title>__TIM1_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__TIM1_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM1_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM1_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00824">824</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga76d17335ea9ac85aaff8dda26f182fe0"/><section>
    <title>__TIM1_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__TIM1_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM1_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM1_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</link>))</computeroutput></para><para>

<para>Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. </para>
</para>

<para><note><title>Note</title>

<para>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </para>

<para>After wakeup from SLEEP mode, the peripheral clock is enabled again. </para>

<para>By default, all peripheral clocks are enabled during SLEEP mode. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00812">812</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga55c8dd88c9c01fcf70a11cd760c92830"/><section>
    <title>__TIM1_FORCE_RESET</title>
<indexterm><primary>__TIM1_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM1_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM1_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00699">699</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaf56e90e00adb71207f89669364a1d636"/><section>
    <title>__TIM1_RELEASE_RESET</title>
<indexterm><primary>__TIM1_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM1_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM1_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00712">712</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga266c349c8d14f9c99143d0ff1c0b724a"/><section>
    <title>__TIM2_CLK_DISABLE</title>
<indexterm><primary>__TIM2_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM2_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM2_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00586">586</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga8f5db5981b04f2ef00b4d660adc7ed8f"/><section>
    <title>__TIM2_CLK_ENABLE</title>
<indexterm><primary>__TIM2_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM2_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM2_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>))</computeroutput></para><para>

<para>Enable or disable the Low Speed APB (APB1) peripheral clock. </para>
</para>

<para><note><title>Note</title>

<para>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00573">573</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gac7d45f3a4232045971840c447f798db4"/><section>
    <title>__TIM2_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__TIM2_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM2_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM2_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00793">793</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga548dab344e5f4f733f10f621d5021258"/><section>
    <title>__TIM2_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__TIM2_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM2_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM2_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</link>))</computeroutput></para><para>

<para>Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. </para>
</para>

<para><note><title>Note</title>

<para>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </para>

<para>After wakeup from SLEEP mode, the peripheral clock is enabled again. </para>

<para>By default, all peripheral clocks are enabled during SLEEP mode. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00780">780</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaad8de2fd2b4824f74d224d3ed250d22f"/><section>
    <title>__TIM2_FORCE_RESET</title>
<indexterm><primary>__TIM2_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM2_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM2_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00669">669</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga2dca8996024dd53f2b0efa4352e3f1f1"/><section>
    <title>__TIM2_RELEASE_RESET</title>
<indexterm><primary>__TIM2_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM2_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM2_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00683">683</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga7af4211a72c692cb40a07dff0433fddd"/><section>
    <title>__TIM3_CLK_DISABLE</title>
<indexterm><primary>__TIM3_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM3_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM3_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00587">587</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaf89f11cded6e76fb011109fae7d051d1"/><section>
    <title>__TIM3_CLK_ENABLE</title>
<indexterm><primary>__TIM3_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM3_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM3_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00574">574</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga653238770c676e8027096821356c76f1"/><section>
    <title>__TIM3_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__TIM3_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM3_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM3_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00794">794</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga7f85684d6cf2aef3f12d2e5e7c582242"/><section>
    <title>__TIM3_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__TIM3_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM3_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM3_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00781">781</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gac330e8745bc605134beb3f8b0e710343"/><section>
    <title>__TIM3_FORCE_RESET</title>
<indexterm><primary>__TIM3_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM3_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM3_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00670">670</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga697a415832a512df537f31f89347d883"/><section>
    <title>__TIM3_RELEASE_RESET</title>
<indexterm><primary>__TIM3_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM3_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM3_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00684">684</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga36bf3d742817031974ec68edf0c34ba0"/><section>
    <title>__TIM4_CLK_DISABLE</title>
<indexterm><primary>__TIM4_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM4_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM4_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00588">588</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga5334ce85f4c2078b09479d855150501b"/><section>
    <title>__TIM4_CLK_ENABLE</title>
<indexterm><primary>__TIM4_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM4_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM4_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00575">575</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gac56d691bb8f24caf34748e8fbe08246d"/><section>
    <title>__TIM4_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__TIM4_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM4_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM4_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00795">795</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gad10a7e0ff283f479ec97e92df3ac3246"/><section>
    <title>__TIM4_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__TIM4_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM4_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM4_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00782">782</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga09d7d6edf526af037c6d98a6aaf45d3e"/><section>
    <title>__TIM4_FORCE_RESET</title>
<indexterm><primary>__TIM4_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM4_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM4_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00671">671</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaed1dc0c50c5146b8387ac2e7c8184dda"/><section>
    <title>__TIM4_RELEASE_RESET</title>
<indexterm><primary>__TIM4_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM4_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM4_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00685">685</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaec8181bad6fe26023e52a036620df36a"/><section>
    <title>__TIM5_CLK_DISABLE</title>
<indexterm><primary>__TIM5_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM5_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM5_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00589">589</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gad2485d0197a56254fc9c80570784f5fe"/><section>
    <title>__TIM5_CLK_ENABLE</title>
<indexterm><primary>__TIM5_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM5_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM5_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00576">576</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga4eed5759a6ca6c5b35cd3b2bb0e614dc"/><section>
    <title>__TIM5_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__TIM5_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM5_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM5_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00796">796</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab046cfcec27d864839b82b3273f2c5f4"/><section>
    <title>__TIM5_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__TIM5_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM5_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM5_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00783">783</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga217564823b49010e8db839aaa99a1ad2"/><section>
    <title>__TIM5_FORCE_RESET</title>
<indexterm><primary>__TIM5_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM5_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM5_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00672">672</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga66d74a61010bd19adeb2717aa434081e"/><section>
    <title>__TIM5_RELEASE_RESET</title>
<indexterm><primary>__TIM5_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM5_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM5_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00686">686</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaa971dfd4cb4e0a104f42eac92eec8f7e"/><section>
    <title>__TIM9_CLK_DISABLE</title>
<indexterm><primary>__TIM9_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM9_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM9_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00624">624</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab61872a1928532f4ec081bc2ff2a5234"/><section>
    <title>__TIM9_CLK_ENABLE</title>
<indexterm><primary>__TIM9_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM9_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM9_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00612">612</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gadb054752a802576d532d502bbbb5d6e1"/><section>
    <title>__TIM9_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__TIM9_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM9_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __TIM9_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00832">832</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga0d42f306cafde9841d9eb66e62c4ea80"/><section>
    <title>__TIM9_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__TIM9_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM9_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __TIM9_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00820">820</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga15d702f24f3386305b728fedabe1da78"/><section>
    <title>__TIM9_FORCE_RESET</title>
<indexterm><primary>__TIM9_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM9_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM9_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00707">707</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga257a2ef198be9965132b107151bf4e33"/><section>
    <title>__TIM9_RELEASE_RESET</title>
<indexterm><primary>__TIM9_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__TIM9_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __TIM9_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00720">720</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga6ae202ba0653f8193f465540df04b2ae"/><section>
    <title>__USART1_CLK_DISABLE</title>
<indexterm><primary>__USART1_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART1_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __USART1_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00617">617</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga23de933fad121fa0034844e4c3093d1b"/><section>
    <title>__USART1_CLK_ENABLE</title>
<indexterm><primary>__USART1_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART1_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __USART1_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00605">605</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga1df637fa137457830dcc1311040d8a36"/><section>
    <title>__USART1_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__USART1_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART1_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __USART1_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00825">825</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga7595f248296f06dc9d49d243c3b649f6"/><section>
    <title>__USART1_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__USART1_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART1_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __USART1_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00813">813</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga8f3ad2646ce15b193e3134bd05dab7d3"/><section>
    <title>__USART1_FORCE_RESET</title>
<indexterm><primary>__USART1_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART1_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __USART1_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00700">700</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga54146ad06ec6a6ad028a6a920eccab0a"/><section>
    <title>__USART1_RELEASE_RESET</title>
<indexterm><primary>__USART1_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART1_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __USART1_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00713">713</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaa063500432ebe53a8e19fb7739590dfa"/><section>
    <title>__USART2_CLK_DISABLE</title>
<indexterm><primary>__USART2_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART2_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __USART2_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00593">593</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga19f09e53523f1659071354a17a72ba63"/><section>
    <title>__USART2_CLK_ENABLE</title>
<indexterm><primary>__USART2_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART2_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __USART2_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00580">580</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab13b1b90717b63339001bde799676d98"/><section>
    <title>__USART2_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__USART2_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART2_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __USART2_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00800">800</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gafc176ced9204a2e8fa7f3c60dbe2bd2d"/><section>
    <title>__USART2_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__USART2_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART2_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __USART2_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00787">787</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab3f35d5a4ee7fd39c7172d1ef3bd689b"/><section>
    <title>__USART2_FORCE_RESET</title>
<indexterm><primary>__USART2_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART2_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __USART2_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00676">676</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga5847a3269715b7252fa9a26d45fe67ac"/><section>
    <title>__USART2_RELEASE_RESET</title>
<indexterm><primary>__USART2_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART2_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __USART2_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00690">690</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaafb6c131d54a581656ae829ecc3a5e8f"/><section>
    <title>__USART6_CLK_DISABLE</title>
<indexterm><primary>__USART6_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART6_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __USART6_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00618">618</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga1924df79b1e8acf83cf323cd2c30b454"/><section>
    <title>__USART6_CLK_ENABLE</title>
<indexterm><primary>__USART6_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART6_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __USART6_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00606">606</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga919f39ed1442d29dd7c07f9557102c0d"/><section>
    <title>__USART6_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__USART6_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART6_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __USART6_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00826">826</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga264f39462886db77a245e0f4b1b778c5"/><section>
    <title>__USART6_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__USART6_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART6_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __USART6_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00814">814</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga93f490edface2b55c75a2350e4eb44d6"/><section>
    <title>__USART6_FORCE_RESET</title>
<indexterm><primary>__USART6_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART6_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __USART6_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00701">701</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga78721de9d2f3a826c3e33f61582db68e"/><section>
    <title>__USART6_RELEASE_RESET</title>
<indexterm><primary>__USART6_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USART6_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __USART6_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00714">714</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga3715cdb08c7e3d8a9cb7153294e11166"/><section>
    <title>__USB_OTG_FS_CLK_DISABLE</title>
<indexterm><primary>__USB_OTG_FS_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USB_OTG_FS_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __USB_OTG_FS_CLK_DISABLE( )</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{&#32;(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2ENR&#32;&amp;=&#32;~(<link linkend="_group___peripheral___registers___bits___definition_1ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</link>));\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;__SYSCFG_CLK_DISABLE();\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;}<emphasis role="keywordflow">while</emphasis>(0)
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00562">562</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga917142dd1dd771e58ddf74254a745741"/><section>
    <title>__USB_OTG_FS_CLK_ENABLE</title>
<indexterm><primary>__USB_OTG_FS_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__USB_OTG_FS_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __USB_OTG_FS_CLK_ENABLE( )</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2ENR&#32;|=&#32;(<link linkend="_group___peripheral___registers___bits___definition_1ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</link>));\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;__SYSCFG_CLK_ENABLE();\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;}<emphasis role="keywordflow">while</emphasis>(0)
</programlisting><para>

<para>Enable or disable the AHB2 peripheral clock. </para>
</para>

<para><note><title>Note</title>

<para>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </para>
</note>
</para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00557">557</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gae58a60dac1343c8e4999f800a0b12c4f"/><section>
    <title>__WWDG_CLK_DISABLE</title>
<indexterm><primary>__WWDG_CLK_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__WWDG_CLK_DISABLE</secondary></indexterm>
<para><computeroutput>#define __WWDG_CLK_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00590">590</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga9cd8d0b078f967225fcececf0d4a32a8"/><section>
    <title>__WWDG_CLK_ENABLE</title>
<indexterm><primary>__WWDG_CLK_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__WWDG_CLK_ENABLE</secondary></indexterm>
<para><computeroutput>#define __WWDG_CLK_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00577">577</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gab690663b0d7bb91887d7655496f76d68"/><section>
    <title>__WWDG_CLK_SLEEP_DISABLE</title>
<indexterm><primary>__WWDG_CLK_SLEEP_DISABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__WWDG_CLK_SLEEP_DISABLE</secondary></indexterm>
<para><computeroutput>#define __WWDG_CLK_SLEEP_DISABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00797">797</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gaa30175f1c20623be727bb9882fd7875c"/><section>
    <title>__WWDG_CLK_SLEEP_ENABLE</title>
<indexterm><primary>__WWDG_CLK_SLEEP_ENABLE</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__WWDG_CLK_SLEEP_ENABLE</secondary></indexterm>
<para><computeroutput>#define __WWDG_CLK_SLEEP_ENABLE( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00784">784</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga54aacffe47d41f02a7a60048c4378a5a"/><section>
    <title>__WWDG_FORCE_RESET</title>
<indexterm><primary>__WWDG_FORCE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__WWDG_FORCE_RESET</secondary></indexterm>
<para><computeroutput>#define __WWDG_FORCE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00673">673</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1gade639a993d2b3f3269360282889dbc62"/><section>
    <title>__WWDG_RELEASE_RESET</title>
<indexterm><primary>__WWDG_RELEASE_RESET</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>__WWDG_RELEASE_RESET</secondary></indexterm>
<para><computeroutput>#define __WWDG_RELEASE_RESET( )   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00687">687</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c_1ga80017c6bf8a5c6f53a1a21bb8db93a82"/><section>
    <title>RCC_FLAG_MASK</title>
<indexterm><primary>RCC_FLAG_MASK</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>RCC_FLAG_MASK</secondary></indexterm>
<para><computeroutput>#define RCC_FLAG_MASK   ((uint8_t)0x1F)</computeroutput></para><para>

<para>Check RCC flag is set or not. </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>__FLAG__</entry><entry>
<para>specifies the flag to check. This parameter can be one of the following values: <itemizedlist>
<listitem>
<para>RCC_FLAG_HSIRDY: HSI oscillator clock ready. </para>
</listitem>
<listitem>
<para>RCC_FLAG_HSERDY: HSE oscillator clock ready. </para>
</listitem>
<listitem>
<para>RCC_FLAG_PLLRDY: Main PLL clock ready. </para>
</listitem>
<listitem>
<para>RCC_FLAG_PLLI2SRDY: PLLI2S clock ready. </para>
</listitem>
<listitem>
<para>RCC_FLAG_LSERDY: LSE oscillator clock ready. </para>
</listitem>
<listitem>
<para>RCC_FLAG_LSIRDY: LSI oscillator clock ready. </para>
</listitem>
<listitem>
<para>RCC_FLAG_BORRST: POR/PDR or BOR reset. </para>
</listitem>
<listitem>
<para>RCC_FLAG_PINRST: Pin reset. </para>
</listitem>
<listitem>
<para>RCC_FLAG_PORRST: POR/PDR reset. </para>
</listitem>
<listitem>
<para>RCC_FLAG_SFTRST: Software reset. </para>
</listitem>
<listitem>
<para>RCC_FLAG_IWDGRST: Independent Watchdog reset. </para>
</listitem>
<listitem>
<para>RCC_FLAG_WWDGRST: Window Watchdog reset. </para>
</listitem>
<listitem>
<para>RCC_FLAG_LPWRRST: Low Power reset. </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                
                <formalpara>
                    <title>
Return values</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>The</entry><entry>
<para>new state of <emphasis role="bold">FLAG</emphasis> (TRUE or FALSE). </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l01122">1122</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
</section>
<section>
<title>Function Documentation</title>
<anchor xml:id="_group___r_c_c_1gaa6a4bfea38a4d69462d2f1ef8204596d"/><section>
    <title>HAL_RCC_CCSCallback()</title>
<indexterm><primary>HAL_RCC_CCSCallback</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_CCSCallback</secondary></indexterm>
<para><computeroutput>void HAL_RCC_CCSCallback (void )</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1gad0a4b5c7459219fafc15f3f867563ef3"/><section>
    <title>HAL_RCC_ClockConfig()</title>
<indexterm><primary>HAL_RCC_ClockConfig</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_ClockConfig</secondary></indexterm>
<para><computeroutput><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> HAL_RCC_ClockConfig (<link linkend="_struct_r_c_c___clk_init_type_def">RCC_ClkInitTypeDef</link> * RCC_ClkInitStruct, uint32_t FLatency)</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1ga6b82cafd84a33caa126523b3d288f14b"/><section>
    <title>HAL_RCC_DeInit()</title>
<indexterm><primary>HAL_RCC_DeInit</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_DeInit</secondary></indexterm>
<para><computeroutput>void HAL_RCC_DeInit (void )</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"/><section>
    <title>HAL_RCC_DisableCSS()</title>
<indexterm><primary>HAL_RCC_DisableCSS</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_DisableCSS</secondary></indexterm>
<para><computeroutput>void HAL_RCC_DisableCSS (void )</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1gaa0f440ce71c18e95b12b2044cc044bea"/><section>
    <title>HAL_RCC_EnableCSS()</title>
<indexterm><primary>HAL_RCC_EnableCSS</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_EnableCSS</secondary></indexterm>
<para><computeroutput>void HAL_RCC_EnableCSS (void )</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1gabc95375dfca279d88b9ded9d063d2323"/><section>
    <title>HAL_RCC_GetClockConfig()</title>
<indexterm><primary>HAL_RCC_GetClockConfig</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_GetClockConfig</secondary></indexterm>
<para><computeroutput>void HAL_RCC_GetClockConfig (<link linkend="_struct_r_c_c___clk_init_type_def">RCC_ClkInitTypeDef</link> * RCC_ClkInitStruct, uint32_t * pFLatency)</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1ga38d6c5c7a5d8758849912c9aa0a2156d"/><section>
    <title>HAL_RCC_GetHCLKFreq()</title>
<indexterm><primary>HAL_RCC_GetHCLKFreq</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_GetHCLKFreq</secondary></indexterm>
<para><computeroutput>uint32_t HAL_RCC_GetHCLKFreq (void )</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1gae2f9413fc447c2d7d6af3a8669c77b36"/><section>
    <title>HAL_RCC_GetOscConfig()</title>
<indexterm><primary>HAL_RCC_GetOscConfig</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_GetOscConfig</secondary></indexterm>
<para><computeroutput>void HAL_RCC_GetOscConfig (<link linkend="_struct_r_c_c___osc_init_type_def">RCC_OscInitTypeDef</link> * RCC_OscInitStruct)</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1gab3042d8ac5703ac696cabf0ee461c599"/><section>
    <title>HAL_RCC_GetPCLK1Freq()</title>
<indexterm><primary>HAL_RCC_GetPCLK1Freq</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_GetPCLK1Freq</secondary></indexterm>
<para><computeroutput>uint32_t HAL_RCC_GetPCLK1Freq (void )</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1gabbd5f8933a5ee05e4b3384e33026aca1"/><section>
    <title>HAL_RCC_GetPCLK2Freq()</title>
<indexterm><primary>HAL_RCC_GetPCLK2Freq</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_GetPCLK2Freq</secondary></indexterm>
<para><computeroutput>uint32_t HAL_RCC_GetPCLK2Freq (void )</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1ga887cafe88b21a059061b077a1e3fa7d8"/><section>
    <title>HAL_RCC_GetSysClockFreq()</title>
<indexterm><primary>HAL_RCC_GetSysClockFreq</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_GetSysClockFreq</secondary></indexterm>
<para><computeroutput>uint32_t HAL_RCC_GetSysClockFreq (void )</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1ga9de46b9c4ecdb1a5e34136b051a6132c"/><section>
    <title>HAL_RCC_MCOConfig()</title>
<indexterm><primary>HAL_RCC_MCOConfig</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_MCOConfig</secondary></indexterm>
<para><computeroutput>void HAL_RCC_MCOConfig (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1ga0c124cf403362750513cae7fb6e6b195"/><section>
    <title>HAL_RCC_NMI_IRQHandler()</title>
<indexterm><primary>HAL_RCC_NMI_IRQHandler</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_NMI_IRQHandler</secondary></indexterm>
<para><computeroutput>void HAL_RCC_NMI_IRQHandler (void )</computeroutput></para></section>
<anchor xml:id="_group___r_c_c_1ga9c504088722e03830df6caad932ad06b"/><section>
    <title>HAL_RCC_OscConfig()</title>
<indexterm><primary>HAL_RCC_OscConfig</primary><secondary>RCC</secondary></indexterm>
<indexterm><primary>RCC</primary><secondary>HAL_RCC_OscConfig</secondary></indexterm>
<para><computeroutput><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> HAL_RCC_OscConfig (<link linkend="_struct_r_c_c___osc_init_type_def">RCC_OscInitTypeDef</link> * RCC_OscInitStruct)</computeroutput></para></section>
</section>
</section>
