# do andlogic.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module andlogic
# 
# Top level modules:
# 	andlogic
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module andlogic_vlg_sample_tst
# -- Compiling module andlogic_vlg_check_tst
# -- Compiling module andlogic_vlg_vec_tst
# 
# Top level modules:
# 	andlogic_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.andlogic_vlg_vec_tst 
# Loading work.andlogic_vlg_vec_tst
# Loading work.andlogic
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.andlogic_vlg_sample_tst
# Loading work.andlogic_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : andlogic.vt(148)
#    Time: 1 us  Iteration: 0  Instance: /andlogic_vlg_vec_tst/tb_out
