
Efinity Interface Designer Timing Report
Version: 2019.3.272
Date: 2020-01-18 13:39

Copyright (C) 2017 - 2019 Efinix Inc. All rights reserved.

Device: T8F81
Project: PllClkExample
Timing Model: C2 (final)

---------- 1. PLL Timing Report (begin) ----------

+---------+-------------+
|  Clock  | Period (ns) |
+---------+-------------+
| pll_CLK |    20.00    |
+---------+-------------+

---------- PLL Timing Report (end) ----------

---------- 2. GPIO Timing Report (begin) ----------

Non-registered GPIO Configuration:
===================================

+---------------+----------+-----------+----------+----------+
| Instance Name | Pin Name | Parameter | Max (ns) | Min (ns) |
+---------------+----------+-----------+----------+----------+
|      btn1     |   btn1   |  GPIO_IN  |  1.954   |  0.698   |
|      led1     |   led1   |  GPIO_OUT |  5.361   |  1.915   |
|      led2     |   led2   |  GPIO_OUT |  5.361   |  1.915   |
+---------------+----------+-----------+----------+----------+

---------- GPIO Timing Report (end) ----------
