(peripheral
    ; signature: 9529d1632653af30
    (group-name FGPIO)
    (address-block
        (offset 0x0)
        (size 0x1c)
        (usage registers)
    )
    (description "General Purpose Input/Output")
    (register
        (name PDOR)
        (offset 0x0)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Port Data Output Register")
        (field
            (name PDO)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "Port Data Output")
            (value
                (value "#0")
                (name "0")
                (description "Logic level 0 is driven on pin, provided pin is configured for general-purpose output.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Logic level 1 is driven on pin, provided pin is configured for general-purpose output.")
            )
        )
    )
    (register
        (name PSOR)
        (offset 0x4)
        (size 0x20)
        (access write-only)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Port Set Output Register")
        (field
            (name PTSO)
            (bit-offset 0)
            (bit-width 32)
            (access write-only)
            (description "Port Set Output")
            (value
                (value "#0")
                (name "0")
                (description "Corresponding bit in PDORn does not change.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Corresponding bit in PDORn is set to logic 1.")
            )
        )
    )
    (register
        (name PCOR)
        (offset 0x8)
        (size 0x20)
        (access write-only)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Port Clear Output Register")
        (field
            (name PTCO)
            (bit-offset 0)
            (bit-width 32)
            (access write-only)
            (description "Port Clear Output")
            (value
                (value "#0")
                (name "0")
                (description "Corresponding bit in PDORn does not change.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Corresponding bit in PDORn is cleared to logic 0.")
            )
        )
    )
    (register
        (name PTOR)
        (offset 0xc)
        (size 0x20)
        (access write-only)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Port Toggle Output Register")
        (field
            (name PTTO)
            (bit-offset 0)
            (bit-width 32)
            (access write-only)
            (description "Port Toggle Output")
            (value
                (value "#0")
                (name "0")
                (description "Corresponding bit in PDORn does not change.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Corresponding bit in PDORn is set to the inverse of its existing logic state.")
            )
        )
    )
    (register
        (name PDIR)
        (offset 0x10)
        (size 0x20)
        (access read-only)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Port Data Input Register")
        (field
            (name PDI)
            (bit-offset 0)
            (bit-width 32)
            (access read-only)
            (description "Port Data Input")
            (value
                (value "#0")
                (name "0")
                (description "Pin logic level is logic 0, or is not configured for use by digital function.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Pin logic level is logic 1.")
            )
        )
    )
    (register
        (name PDDR)
        (offset 0x14)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Port Data Direction Register")
        (field
            (name PDD)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "Port Data Direction")
            (value
                (value "#0")
                (name "0")
                (description "Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in FPIOx_PIDR register.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Pin is configured as general-purpose output, for the GPIO function.")
            )
        )
    )
    (register
        (name PIDR)
        (offset 0x18)
        (size 0x20)
        (access read-write)
        (reset-value 0xffffffff)
        (reset-mask 0xffffffff)
        (description "Port Input Disable Register")
        (field
            (name PID)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "Port Input Disable")
            (value
                (value "#0")
                (name "0")
                (description "Pin is configured for General Purpose Input, provided the pin is configured for any digital function.")
            )
            (value
                (value "#1")
                (name "1")
                (description "Pin is not configured as General Purpose Input. Corresponding Port Data Input Register bit will read zero.")
            )
        )
    )
)
