# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab9_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/AES.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog" C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/AES.sv 
# -- Compiling module AES
# 
# Top level modules:
# 	AES
# End time: 17:32:29 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/SubBytes.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog" C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/SubBytes.sv 
# -- Compiling module SubBytes
# -- Compiling module InvSubBytes
# 
# Top level modules:
# 	SubBytes
# 	InvSubBytes
# End time: 17:32:29 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/InvShiftRows.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog" C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/InvShiftRows.sv 
# -- Compiling module InvShiftRows
# 
# Top level modules:
# 	InvShiftRows
# End time: 17:32:29 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/InvMixColumns.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog" C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/InvMixColumns.sv 
# -- Compiling module InvMixColumns
# -- Compiling package InvMixColumns_sv_unit
# -- Compiling module GF_Mul_9
# -- Compiling module GF_Mul_b
# -- Compiling module GF_Mul_d
# -- Compiling module GF_Mul_e
# 
# Top level modules:
# 	InvMixColumns
# End time: 17:32:29 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/AddRoundKey.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog" C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/AddRoundKey.sv 
# -- Compiling module AddRoundKey
# 
# Top level modules:
# 	AddRoundKey
# End time: 17:32:29 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/KeyExpansion.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog" C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/KeyExpansion.sv 
# -- Compiling module KeyExpansion
# -- Compiling module KeyExpansionOne
# 
# Top level modules:
# 	KeyExpansion
# End time: 17:32:30 on Apr 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/InvSubByteMatrix.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:30 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog" C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/InvSubByteMatrix.sv 
# -- Compiling module InvSubBytesMatrix
# -- Compiling module InvSubWord
# 
# Top level modules:
# 	InvSubBytesMatrix
# End time: 17:32:30 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib lab9_soc
# ** Warning: (vlib-34) Library already exists at "lab9_soc".
# vmap lab9_soc lab9_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab9_soc lab9_soc 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:30 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog" C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:32:30 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab9_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab9_soc -voptargs=""+acc"" testbench 
# Start time: 17:32:30 on Apr 09,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.AES
# Loading work.KeyExpansion
# Loading work.KeyExpansionOne
# Loading work.SubBytes
# Loading work.AddRoundKey
# Loading work.InvShiftRows
# Loading work.InvSubBytesMatrix
# Loading work.InvSubWord
# Loading work.InvSubBytes
# Loading work.InvMixColumns
# Loading work.InvMixColumns_sv_unit
# Loading work.GF_Mul_9
# Loading work.GF_Mul_b
# Loading work.GF_Mul_d
# Loading work.GF_Mul_e
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/AES.sv(106): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/decrypt
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/AES.sv(106): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/decrypt
restart -f
run 6000ns
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/AES.sv(106): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/decrypt
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/AES.sv(106): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/decrypt
# End time: 17:34:28 on Apr 09,2020, Elapsed time: 0:01:58
# Errors: 0, Warnings: 4
