# Golden spec F1-006: JLCPCB profile F1 via transition
# Parameters: 180um trace, 120um gap, JLCPCB fab profile
schema_version: 1
coupon_family: F1_SINGLE_ENDED_VIA
units: nm

toolchain:
  kicad:
    version: "9.0.7"
    docker_image: "kicad/kicad:9.0.7"

fab_profile:
  id: jlcpcb

stackup:
  copper_layers: 4
  thicknesses_nm:
    L1_to_L2: "180 um"
    L2_to_L3: "1080 um"
    L3_to_L4: "180 um"
  materials:
    er: 4.4
    loss_tangent: 0.018

board:
  outline:
    width_nm: "12 mm"
    length_nm: "34 mm"
    corner_radius_nm: "500 um"
  origin:
    mode: EDGE_L_CENTER
  text:
    coupon_id: "F1-VIA-006"
    include_manifest_hash: true

connectors:
  left:
    footprint: "Coupongen_Connectors:SMA_EndLaunch_Generic"
    position_nm: ["1 mm", "0 nm"]
    rotation_deg: 0
  right:
    footprint: "Coupongen_Connectors:SMA_EndLaunch_Generic"
    position_nm: ["33 mm", "0 nm"]
    rotation_deg: 180

transmission_line:
  type: CPWG
  layer: F.Cu
  w_nm: "180 um"
  gap_nm: "120 um"
  length_left_nm: "14 mm"
  length_right_nm: "14 mm"

discontinuity:
  type: VIA_TRANSITION
  signal_via:
    drill_nm: "300 um"
    diameter_nm: "500 um"
    pad_diameter_nm: "700 um"
  antipads:
    L2:
      shape: CIRCLE
      r_nm: "480 um"
    L3:
      shape: CIRCLE
      r_nm: "480 um"
  return_vias:
    pattern: QUAD
    count: 4
    radius_nm: "1000 um"
    via:
      drill_nm: "300 um"
      diameter_nm: "500 um"

constraints:
  mode: REJECT
  drc:
    must_pass: true
    severity: all
  symmetry:
    enforce: true
  allow_unconnected_copper: false

export:
  gerbers:
    enabled: true
    format: gerbers
  drill:
    enabled: true
    format: excellon
  outputs_dir: "./outputs"
