// Seed: 2613920249
module module_0 (
    output tri1 id_0,
    input supply1 id_1
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    output supply0 id_8,
    input tri1 id_9
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
  parameter id_12 = 1;
endmodule
module module_2 ();
  localparam integer id_1 = 1;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  module_2 modCall_1 ();
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_4,
      id_5,
      id_6,
      id_7,
      id_9
  );
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_20;
endmodule
