{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575297739011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575297739011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 11:42:18 2019 " "Processing started: Mon Dec 02 11:42:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575297739011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575297739011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hazard -c Hazard " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hazard -c Hazard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575297739011 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575297739988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hazard-struct " "Found design unit 1: Hazard-struct" {  } { { "Hazard.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297741701 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hazard " "Found entity 1: Hazard" {  } { { "Hazard.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297741701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297741701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Hazard-comportamento " "Found design unit 1: tb_Hazard-comportamento" {  } { { "tb_Hazard.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Pipeline/Hazard/tb_Hazard.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297741717 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Hazard " "Found entity 1: tb_Hazard" {  } { { "tb_Hazard.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Pipeline/Hazard/tb_Hazard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575297741717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575297741717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hazard " "Elaborating entity \"Hazard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575297741826 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RsE Hazard.vhd(23) " "VHDL Process Statement warning at Hazard.vhd(23): signal \"RsE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297741826 "|Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteRegW Hazard.vhd(23) " "VHDL Process Statement warning at Hazard.vhd(23): signal \"WriteRegW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297741826 "|Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWriteW Hazard.vhd(23) " "VHDL Process Statement warning at Hazard.vhd(23): signal \"RegWriteW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297741826 "|Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RtE Hazard.vhd(30) " "VHDL Process Statement warning at Hazard.vhd(30): signal \"RtE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297741826 "|Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteRegW Hazard.vhd(30) " "VHDL Process Statement warning at Hazard.vhd(30): signal \"WriteRegW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297741826 "|Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWriteW Hazard.vhd(30) " "VHDL Process Statement warning at Hazard.vhd(30): signal \"RegWriteW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575297741826 "|Hazard"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575297743452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575297743452 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Hazard.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575297743561 "|Hazard|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575297743561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575297743561 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575297743561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575297743561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575297743561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575297743608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 11:42:23 2019 " "Processing ended: Mon Dec 02 11:42:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575297743608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575297743608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575297743608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575297743608 ""}
