Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8200f5e99e954e48808e5ad355a75cb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot par2ser_tb_behav xil_defaultlib.par2ser_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/parallel_to_serial/parallel_to_serial.srcs/sources_1/new/parallel_to_serial.v" Line 1. Module parallel_to_serial doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_to_serial
Compiling module xil_defaultlib.par2ser_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot par2ser_tb_behav
