From 40702d519de0ab4033f6dd655b7b705b56a738f8 Mon Sep 17 00:00:00 2001
From: Sercan Erat <sercanerat@gmail.com>
Date: Sat, 28 Jun 2025 15:53:42 +0300
Subject: [PATCH] Fixing clock and RF controller pins

---
 boards/rakwireless/rak3172/board.cmake |  2 ++
 boards/rakwireless/rak3172/rak3172.dts | 33 ++++----------------------
 dts/arm/rakwireless/rak3172.dtsi       |  6 +++--
 3 files changed, 11 insertions(+), 30 deletions(-)

diff --git a/boards/rakwireless/rak3172/board.cmake b/boards/rakwireless/rak3172/board.cmake
index 8d07af62873..37a3c858d04 100644
--- a/boards/rakwireless/rak3172/board.cmake
+++ b/boards/rakwireless/rak3172/board.cmake
@@ -4,6 +4,8 @@
 board_runner_args(pyocd "--target=stm32wle5ccux")
 board_runner_args(pyocd "--flash-opt=-O cmsis_dap.limit_packets=1")
 board_runner_args(jlink "--device=STM32WLE5CC" "--speed=4000" "--reset-after-load")
+board_runner_args(stm32cubeprogrammer "--port=swd" "--reset-mode=hw")
 
 include(${ZEPHYR_BASE}/boards/common/pyocd.board.cmake)
 include(${ZEPHYR_BASE}/boards/common/jlink.board.cmake)
+include(${ZEPHYR_BASE}/boards/common/stm32cubeprogrammer.board.cmake)
diff --git a/boards/rakwireless/rak3172/rak3172.dts b/boards/rakwireless/rak3172/rak3172.dts
index afd16df61c0..7685fa66af0 100644
--- a/boards/rakwireless/rak3172/rak3172.dts
+++ b/boards/rakwireless/rak3172/rak3172.dts
@@ -6,6 +6,7 @@
 /dts-v1/;
 #include <st/wl/stm32wle5Xc.dtsi>
 #include <st/wl/stm32wle5ccux-pinctrl.dtsi>
+#include <arm/rakwireless/rak3172.dtsi>
 
 / {
 	model = "RAKWireless RAK3172 WisDuo LPWAN Module with a STM32WLE5CC SoC";
@@ -42,20 +43,16 @@
 
 &lptim1 {
 	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x80000000>,
-		 <&rcc STM32_SRC_LSI LPTIM1_SEL(1)>;
-	status = "okay";
-};
-
-&clk_lsi {
+		 <&rcc STM32_SRC_LSE LPTIM1_SEL(3)>;
 	status = "okay";
 };
 
 &pll {
 	div-m = <1>;
-	mul-n = <6>;
+	mul-n = <3>;
 	div-r = <2>;
 	div-q = <2>;
-	clocks = <&clk_hsi>;
+	clocks = <&clk_hse>;
 	status = "okay";
 };
 
@@ -98,7 +95,7 @@
 
 &rtc {
 	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00000400>,
-		 <&rcc STM32_SRC_LSI RTC_SEL(2)>;
+		 <&rcc STM32_SRC_LSE RTC_SEL(1)>;
 	status = "okay";
 };
 
@@ -114,26 +111,6 @@
 	status = "okay";
 };
 
-&clk_lse {
-	clock-frequency = <32768>;
-};
-
-&clk_hsi {
-	status = "okay";
-};
-
-&subghzspi {
-	status = "okay";
-
-	lora: radio@0 {
-		status = "okay";
-		tx-enable-gpios = <&gpioc 13 GPIO_ACTIVE_LOW>; /* FE_CTRL1 */
-		rx-enable-gpios = <&gpiob 8 GPIO_ACTIVE_LOW>;  /* FE_CTRL2 */
-		power-amplifier-output = "rfo-lp";
-		rfo-lp-max-power = <14>;
-	};
-};
-
 &flash0 {
 	partitions {
 		compatible = "fixed-partitions";
diff --git a/dts/arm/rakwireless/rak3172.dtsi b/dts/arm/rakwireless/rak3172.dtsi
index effb3992791..15527695960 100644
--- a/dts/arm/rakwireless/rak3172.dtsi
+++ b/dts/arm/rakwireless/rak3172.dtsi
@@ -7,10 +7,12 @@
 #include <st/wl/stm32wle5ccux-pinctrl.dtsi>
 
 &clk_hse {
+	status = "okay";
 	clock-frequency = <DT_FREQ_M(32)>;
 };
 
 &clk_lse {
+	status = "okay";
 	clock-frequency = <32768>;
 };
 
@@ -18,8 +20,8 @@
 	status = "okay";
 	lora: radio@0 {
 		status = "okay";
-		tx-enable-gpios = <&gpiob 8 GPIO_ACTIVE_LOW>;
-		rx-enable-gpios = <&gpioc 13 GPIO_ACTIVE_LOW>;
+		tx-enable-gpios = <&gpioc 13 GPIO_ACTIVE_HIGH>; /* FE_CTRL1 */
+		rx-enable-gpios = <&gpiob 8 GPIO_ACTIVE_HIGH>;  /* FE_CTRL2 */
 		power-amplifier-output = "rfo-hp";
 		rfo-hp-max-power = <22>;
 	};
-- 
2.39.5 (Apple Git-154)

