

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_8_4_5_3_0_5u_config7_s'
================================================================
* Date:           Thu Jun 26 23:56:01 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.827 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |   max   |   Type  |
    +---------+---------+-----------+----------+-------+---------+---------+
    |    12501|  1150001| 72.843 us | 6.701 ms |  12501|  1150001|   none  |
    +---------+---------+-----------+----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_5u_config7_s_fu_329  |compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_5u_config7_s  |        2|      457| 11.654 ns | 2.663 us |    2|  457|   none  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |    12500|  1150000|  5 ~ 460 |          -|          -|  2500|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     31|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      0|    2729|   3337|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    189|    -|
|Register         |        -|      -|     111|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|    2840|   3557|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_5u_config7_s_fu_329  |compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_5u_config7_s  |        2|      0|  2729|  3337|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                            |                                                                      |        2|      0|  2729|  3337|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln84_fu_591_p2        |     +    |      0|  0|  12|          12|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op25  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln84_fu_585_p2       |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  31|          27|          16|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_318  |   9|          2|   12|         24|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_write    |   9|          2|    1|          2|
    |res_V_data_1_V_write    |   9|          2|    1|          2|
    |res_V_data_2_V_write    |   9|          2|    1|          2|
    |res_V_data_3_V_write    |   9|          2|    1|          2|
    |res_V_data_4_V_write    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 189|         41|   30|         63|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln84_reg_640                                                                              |  12|   0|   12|          0|
    |ap_CS_fsm                                                                                     |   4|   0|    4|          0|
    |ap_done_reg                                                                                   |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_5u_config7_s_fu_329_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_318                                                                        |  12|   0|   12|          0|
    |start_once_reg                                                                                |   1|   0|    1|          0|
    |tmp_data_0_V_reg_645                                                                          |   8|   0|    8|          0|
    |tmp_data_1_V_reg_650                                                                          |   8|   0|    8|          0|
    |tmp_data_2_V_reg_655                                                                          |   8|   0|    8|          0|
    |tmp_data_3_V_reg_660                                                                          |   8|   0|    8|          0|
    |tmp_data_4_V_reg_665                                                                          |   8|   0|    8|          0|
    |tmp_data_5_V_reg_670                                                                          |   8|   0|    8|          0|
    |tmp_data_6_V_reg_675                                                                          |   8|   0|    8|          0|
    |tmp_data_7_V_reg_680                                                                          |   8|   0|    8|          0|
    |tmp_data_8_V_reg_685                                                                          |   8|   0|    8|          0|
    |tmp_data_9_V_reg_690                                                                          |   8|   0|    8|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         | 111|   0|  111|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                            data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                            data_V_data_9_V                            |    pointer   |
|res_V_data_0_V_din       | out |    8|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    8|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    8|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    8|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |    8|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %codeRepl ], [ %add_ln84, %.reset ]" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 21 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.99ns)   --->   "%icmp_ln84 = icmp eq i12 %indvar_flatten, -1596" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 22 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%add_ln84 = add i12 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 23 'add' 'add_ln84' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %"conv_2d_buffer_cl<array<ap_fixed<8, 4, 5, 3, 0>, 10u>, array<ap_fixed<8, 4, 5, 3, 0>, 5u>, config7>.exit", label %.reset" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.18ns)   --->   "%empty_221 = call { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V, i8* %data_V_data_4_V, i8* %data_V_data_5_V, i8* %data_V_data_6_V, i8* %data_V_data_7_V, i8* %data_V_data_8_V, i8* %data_V_data_9_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 25 'read' 'empty_221' <Predicate = (!icmp_ln84)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_221, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 26 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_221, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 27 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_221, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 28 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_221, 3" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 29 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_221, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 30 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_221, 5" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 31 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_221, 6" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 32 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_221, 7" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 33 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_221, 8" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 34 'extractvalue' 'tmp_data_8_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_221, 9" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 35 'extractvalue' 'tmp_data_9_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 36 'ret' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 37 [2/2] (3.23ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,5u>,config7>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8 %tmp_data_8_V, i8 %tmp_data_9_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 37 'call' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 38 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:86->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 40 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,5u>,config7>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8 %tmp_data_8_V, i8 %tmp_data_9_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_1_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_48]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_49]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_50]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_51]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_52]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_53]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_54]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_55]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_70]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_71]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_72]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_73]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_74]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_75]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_76]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_77]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_78]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_79]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_80]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_81]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_82]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_83]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_84]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_85]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_86]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_87]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_88]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_89]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_63]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_64]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_65]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_66]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_67]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_68]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_69]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w7_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln84           (br               ) [ 01111]
indvar_flatten    (phi              ) [ 00100]
icmp_ln84         (icmp             ) [ 00111]
add_ln84          (add              ) [ 01111]
br_ln84           (br               ) [ 00000]
empty_221         (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00011]
tmp_data_1_V      (extractvalue     ) [ 00011]
tmp_data_2_V      (extractvalue     ) [ 00011]
tmp_data_3_V      (extractvalue     ) [ 00011]
tmp_data_4_V      (extractvalue     ) [ 00011]
tmp_data_5_V      (extractvalue     ) [ 00011]
tmp_data_6_V      (extractvalue     ) [ 00011]
tmp_data_7_V      (extractvalue     ) [ 00011]
tmp_data_8_V      (extractvalue     ) [ 00011]
tmp_data_9_V      (extractvalue     ) [ 00011]
ret_ln114         (ret              ) [ 00000]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln86 (specloopname     ) [ 00000]
call_ln92         (call             ) [ 00000]
br_ln0            (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_1_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_1_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_1_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_1_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_1_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_1_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_1_16">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_1_17">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_1_18">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_18"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_1_19">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_19"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_1_20">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_1_21">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_21"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_1_22">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_22"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_1_23">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_23"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_1_24">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_24"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_1_25">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_25"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_1_26">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_26"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_1_27">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_27"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_1_28">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_28"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_1_29">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_29"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_1_40">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_40"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_1_41">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_41"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_1_42">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_42"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_1_43">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_43"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_1_44">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_44"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_1_45">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_45"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_1_46">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_46"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_1_47">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_47"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_1_48">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_48"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="kernel_data_V_1_49">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_49"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="kernel_data_V_1_50">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_50"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="kernel_data_V_1_51">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_51"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="kernel_data_V_1_52">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_52"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="kernel_data_V_1_53">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_53"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="kernel_data_V_1_54">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_54"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="kernel_data_V_1_55">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_55"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="kernel_data_V_1_56">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_56"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="kernel_data_V_1_57">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_57"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="kernel_data_V_1_58">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_58"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="kernel_data_V_1_59">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_59"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="kernel_data_V_1_70">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_70"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="kernel_data_V_1_71">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_71"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="kernel_data_V_1_72">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_72"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="kernel_data_V_1_73">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_73"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="kernel_data_V_1_74">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_74"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="kernel_data_V_1_75">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_75"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="kernel_data_V_1_76">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_76"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="kernel_data_V_1_77">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_77"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="kernel_data_V_1_78">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_78"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="kernel_data_V_1_79">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_79"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="kernel_data_V_1_80">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_80"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="kernel_data_V_1_81">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_81"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="kernel_data_V_1_82">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_82"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="kernel_data_V_1_83">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_83"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="kernel_data_V_1_84">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_84"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="kernel_data_V_1_85">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_85"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="kernel_data_V_1_86">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_86"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="kernel_data_V_1_87">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_87"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="kernel_data_V_1_88">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_88"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="kernel_data_V_1_89">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_89"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="line_buffer_Array_V_1_0_1">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="line_buffer_Array_V_1_1_1">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="line_buffer_Array_V_1_0_2">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="line_buffer_Array_V_1_1_2">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="line_buffer_Array_V_1_0_3">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="line_buffer_Array_V_1_1_3">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="line_buffer_Array_V_1_0_4">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="line_buffer_Array_V_1_1_4">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="line_buffer_Array_V_1_0_5">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="line_buffer_Array_V_1_1_5">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="line_buffer_Array_V_1_0_6">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="line_buffer_Array_V_1_1_6">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="line_buffer_Array_V_1_0_7">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="line_buffer_Array_V_1_1_7">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="line_buffer_Array_V_1_0_8">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="line_buffer_Array_V_1_1_8">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="line_buffer_Array_V_1_0_9">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="line_buffer_Array_V_1_1_9">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="kernel_data_V_1_0">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_0"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="kernel_data_V_1_1">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="kernel_data_V_1_2">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="kernel_data_V_1_3">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_3"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="kernel_data_V_1_6">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_6"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="kernel_data_V_1_9">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_9"/></StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="kernel_data_V_1_30">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_30"/></StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="kernel_data_V_1_31">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_31"/></StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="kernel_data_V_1_32">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="kernel_data_V_1_33">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_33"/></StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="kernel_data_V_1_34">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_34"/></StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="kernel_data_V_1_35">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_35"/></StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="kernel_data_V_1_36">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_36"/></StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="kernel_data_V_1_37">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_37"/></StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="kernel_data_V_1_38">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_38"/></StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="kernel_data_V_1_39">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_39"/></StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="kernel_data_V_1_60">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_60"/></StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="kernel_data_V_1_61">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_61"/></StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="kernel_data_V_1_62">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_62"/></StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="kernel_data_V_1_63">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_63"/></StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="kernel_data_V_1_64">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_64"/></StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="kernel_data_V_1_65">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_65"/></StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="kernel_data_V_1_66">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_66"/></StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="kernel_data_V_1_67">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_67"/></StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="kernel_data_V_1_68">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_68"/></StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="kernel_data_V_1_69">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_69"/></StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="sX_3">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="sY_3">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="pY_3">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="pX_3">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="outidx">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="w7_V">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w7_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,5u>,config7>"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="294" class="1004" name="empty_221_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="80" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="0" index="3" bw="8" slack="0"/>
<pin id="299" dir="0" index="4" bw="8" slack="0"/>
<pin id="300" dir="0" index="5" bw="8" slack="0"/>
<pin id="301" dir="0" index="6" bw="8" slack="0"/>
<pin id="302" dir="0" index="7" bw="8" slack="0"/>
<pin id="303" dir="0" index="8" bw="8" slack="0"/>
<pin id="304" dir="0" index="9" bw="8" slack="0"/>
<pin id="305" dir="0" index="10" bw="8" slack="0"/>
<pin id="306" dir="1" index="11" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_221/2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="indvar_flatten_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="1"/>
<pin id="320" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="indvar_flatten_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="12" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_5u_config7_s_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="1"/>
<pin id="332" dir="0" index="2" bw="8" slack="1"/>
<pin id="333" dir="0" index="3" bw="8" slack="1"/>
<pin id="334" dir="0" index="4" bw="8" slack="1"/>
<pin id="335" dir="0" index="5" bw="8" slack="1"/>
<pin id="336" dir="0" index="6" bw="8" slack="1"/>
<pin id="337" dir="0" index="7" bw="8" slack="1"/>
<pin id="338" dir="0" index="8" bw="8" slack="1"/>
<pin id="339" dir="0" index="9" bw="8" slack="1"/>
<pin id="340" dir="0" index="10" bw="8" slack="1"/>
<pin id="341" dir="0" index="11" bw="8" slack="0"/>
<pin id="342" dir="0" index="12" bw="8" slack="0"/>
<pin id="343" dir="0" index="13" bw="8" slack="0"/>
<pin id="344" dir="0" index="14" bw="8" slack="0"/>
<pin id="345" dir="0" index="15" bw="8" slack="0"/>
<pin id="346" dir="0" index="16" bw="8" slack="0"/>
<pin id="347" dir="0" index="17" bw="8" slack="0"/>
<pin id="348" dir="0" index="18" bw="8" slack="0"/>
<pin id="349" dir="0" index="19" bw="8" slack="0"/>
<pin id="350" dir="0" index="20" bw="8" slack="0"/>
<pin id="351" dir="0" index="21" bw="8" slack="0"/>
<pin id="352" dir="0" index="22" bw="8" slack="0"/>
<pin id="353" dir="0" index="23" bw="8" slack="0"/>
<pin id="354" dir="0" index="24" bw="8" slack="0"/>
<pin id="355" dir="0" index="25" bw="8" slack="0"/>
<pin id="356" dir="0" index="26" bw="8" slack="0"/>
<pin id="357" dir="0" index="27" bw="8" slack="0"/>
<pin id="358" dir="0" index="28" bw="8" slack="0"/>
<pin id="359" dir="0" index="29" bw="8" slack="0"/>
<pin id="360" dir="0" index="30" bw="8" slack="0"/>
<pin id="361" dir="0" index="31" bw="8" slack="0"/>
<pin id="362" dir="0" index="32" bw="8" slack="0"/>
<pin id="363" dir="0" index="33" bw="8" slack="0"/>
<pin id="364" dir="0" index="34" bw="8" slack="0"/>
<pin id="365" dir="0" index="35" bw="8" slack="0"/>
<pin id="366" dir="0" index="36" bw="8" slack="0"/>
<pin id="367" dir="0" index="37" bw="8" slack="0"/>
<pin id="368" dir="0" index="38" bw="8" slack="0"/>
<pin id="369" dir="0" index="39" bw="8" slack="0"/>
<pin id="370" dir="0" index="40" bw="8" slack="0"/>
<pin id="371" dir="0" index="41" bw="8" slack="0"/>
<pin id="372" dir="0" index="42" bw="8" slack="0"/>
<pin id="373" dir="0" index="43" bw="8" slack="0"/>
<pin id="374" dir="0" index="44" bw="8" slack="0"/>
<pin id="375" dir="0" index="45" bw="8" slack="0"/>
<pin id="376" dir="0" index="46" bw="8" slack="0"/>
<pin id="377" dir="0" index="47" bw="8" slack="0"/>
<pin id="378" dir="0" index="48" bw="8" slack="0"/>
<pin id="379" dir="0" index="49" bw="8" slack="0"/>
<pin id="380" dir="0" index="50" bw="8" slack="0"/>
<pin id="381" dir="0" index="51" bw="8" slack="0"/>
<pin id="382" dir="0" index="52" bw="8" slack="0"/>
<pin id="383" dir="0" index="53" bw="8" slack="0"/>
<pin id="384" dir="0" index="54" bw="8" slack="0"/>
<pin id="385" dir="0" index="55" bw="8" slack="0"/>
<pin id="386" dir="0" index="56" bw="8" slack="0"/>
<pin id="387" dir="0" index="57" bw="8" slack="0"/>
<pin id="388" dir="0" index="58" bw="8" slack="0"/>
<pin id="389" dir="0" index="59" bw="8" slack="0"/>
<pin id="390" dir="0" index="60" bw="8" slack="0"/>
<pin id="391" dir="0" index="61" bw="8" slack="0"/>
<pin id="392" dir="0" index="62" bw="8" slack="0"/>
<pin id="393" dir="0" index="63" bw="8" slack="0"/>
<pin id="394" dir="0" index="64" bw="8" slack="0"/>
<pin id="395" dir="0" index="65" bw="8" slack="0"/>
<pin id="396" dir="0" index="66" bw="8" slack="0"/>
<pin id="397" dir="0" index="67" bw="8" slack="0"/>
<pin id="398" dir="0" index="68" bw="8" slack="0"/>
<pin id="399" dir="0" index="69" bw="8" slack="0"/>
<pin id="400" dir="0" index="70" bw="8" slack="0"/>
<pin id="401" dir="0" index="71" bw="8" slack="0"/>
<pin id="402" dir="0" index="72" bw="8" slack="0"/>
<pin id="403" dir="0" index="73" bw="8" slack="0"/>
<pin id="404" dir="0" index="74" bw="8" slack="0"/>
<pin id="405" dir="0" index="75" bw="8" slack="0"/>
<pin id="406" dir="0" index="76" bw="8" slack="0"/>
<pin id="407" dir="0" index="77" bw="8" slack="0"/>
<pin id="408" dir="0" index="78" bw="8" slack="0"/>
<pin id="409" dir="0" index="79" bw="8" slack="0"/>
<pin id="410" dir="0" index="80" bw="8" slack="0"/>
<pin id="411" dir="0" index="81" bw="8" slack="0"/>
<pin id="412" dir="0" index="82" bw="8" slack="0"/>
<pin id="413" dir="0" index="83" bw="8" slack="0"/>
<pin id="414" dir="0" index="84" bw="8" slack="0"/>
<pin id="415" dir="0" index="85" bw="8" slack="0"/>
<pin id="416" dir="0" index="86" bw="8" slack="0"/>
<pin id="417" dir="0" index="87" bw="8" slack="0"/>
<pin id="418" dir="0" index="88" bw="8" slack="0"/>
<pin id="419" dir="0" index="89" bw="8" slack="0"/>
<pin id="420" dir="0" index="90" bw="8" slack="0"/>
<pin id="421" dir="0" index="91" bw="8" slack="0"/>
<pin id="422" dir="0" index="92" bw="8" slack="0"/>
<pin id="423" dir="0" index="93" bw="8" slack="0"/>
<pin id="424" dir="0" index="94" bw="8" slack="0"/>
<pin id="425" dir="0" index="95" bw="8" slack="0"/>
<pin id="426" dir="0" index="96" bw="8" slack="0"/>
<pin id="427" dir="0" index="97" bw="8" slack="0"/>
<pin id="428" dir="0" index="98" bw="8" slack="0"/>
<pin id="429" dir="0" index="99" bw="8" slack="0"/>
<pin id="430" dir="0" index="100" bw="8" slack="0"/>
<pin id="431" dir="0" index="101" bw="8" slack="0"/>
<pin id="432" dir="0" index="102" bw="8" slack="0"/>
<pin id="433" dir="0" index="103" bw="8" slack="0"/>
<pin id="434" dir="0" index="104" bw="8" slack="0"/>
<pin id="435" dir="0" index="105" bw="8" slack="0"/>
<pin id="436" dir="0" index="106" bw="8" slack="0"/>
<pin id="437" dir="0" index="107" bw="8" slack="0"/>
<pin id="438" dir="0" index="108" bw="8" slack="0"/>
<pin id="439" dir="0" index="109" bw="8" slack="0"/>
<pin id="440" dir="0" index="110" bw="8" slack="0"/>
<pin id="441" dir="0" index="111" bw="8" slack="0"/>
<pin id="442" dir="0" index="112" bw="8" slack="0"/>
<pin id="443" dir="0" index="113" bw="8" slack="0"/>
<pin id="444" dir="0" index="114" bw="8" slack="0"/>
<pin id="445" dir="0" index="115" bw="8" slack="0"/>
<pin id="446" dir="0" index="116" bw="8" slack="0"/>
<pin id="447" dir="0" index="117" bw="8" slack="0"/>
<pin id="448" dir="0" index="118" bw="8" slack="0"/>
<pin id="449" dir="0" index="119" bw="8" slack="0"/>
<pin id="450" dir="0" index="120" bw="8" slack="0"/>
<pin id="451" dir="0" index="121" bw="8" slack="0"/>
<pin id="452" dir="0" index="122" bw="8" slack="0"/>
<pin id="453" dir="0" index="123" bw="8" slack="0"/>
<pin id="454" dir="0" index="124" bw="8" slack="0"/>
<pin id="455" dir="0" index="125" bw="8" slack="0"/>
<pin id="456" dir="0" index="126" bw="32" slack="0"/>
<pin id="457" dir="0" index="127" bw="32" slack="0"/>
<pin id="458" dir="0" index="128" bw="32" slack="0"/>
<pin id="459" dir="0" index="129" bw="32" slack="0"/>
<pin id="460" dir="0" index="130" bw="3" slack="0"/>
<pin id="461" dir="0" index="131" bw="2" slack="0"/>
<pin id="462" dir="1" index="132" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln84_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="0"/>
<pin id="587" dir="0" index="1" bw="12" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln84_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="12" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_data_0_V_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="80" slack="0"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_data_1_V_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="80" slack="0"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_data_2_V_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="80" slack="0"/>
<pin id="607" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_data_3_V_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="80" slack="0"/>
<pin id="611" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_data_4_V_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="80" slack="0"/>
<pin id="615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_data_5_V_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="80" slack="0"/>
<pin id="619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_data_6_V_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="80" slack="0"/>
<pin id="623" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_data_7_V_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="80" slack="0"/>
<pin id="627" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_data_8_V_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="80" slack="0"/>
<pin id="631" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_data_9_V_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="80" slack="0"/>
<pin id="635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/2 "/>
</bind>
</comp>

<comp id="640" class="1005" name="add_ln84_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="0"/>
<pin id="642" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_data_0_V_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="1"/>
<pin id="647" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_data_1_V_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="1"/>
<pin id="652" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_data_2_V_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="1"/>
<pin id="657" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_data_3_V_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="1"/>
<pin id="662" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_data_4_V_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_data_5_V_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_data_6_V_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="1"/>
<pin id="677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_data_7_V_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_data_8_V_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="1"/>
<pin id="687" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_8_V "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_data_9_V_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_9_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="307"><net_src comp="280" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="308"><net_src comp="0" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="309"><net_src comp="2" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="310"><net_src comp="4" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="312"><net_src comp="8" pin="0"/><net_sink comp="294" pin=5"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="294" pin=6"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="294" pin=7"/></net>

<net id="315"><net_src comp="14" pin="0"/><net_sink comp="294" pin=8"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="294" pin=9"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="294" pin=10"/></net>

<net id="321"><net_src comp="274" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="463"><net_src comp="282" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="464"><net_src comp="20" pin="0"/><net_sink comp="329" pin=11"/></net>

<net id="465"><net_src comp="22" pin="0"/><net_sink comp="329" pin=12"/></net>

<net id="466"><net_src comp="24" pin="0"/><net_sink comp="329" pin=13"/></net>

<net id="467"><net_src comp="26" pin="0"/><net_sink comp="329" pin=14"/></net>

<net id="468"><net_src comp="28" pin="0"/><net_sink comp="329" pin=15"/></net>

<net id="469"><net_src comp="30" pin="0"/><net_sink comp="329" pin=16"/></net>

<net id="470"><net_src comp="32" pin="0"/><net_sink comp="329" pin=17"/></net>

<net id="471"><net_src comp="34" pin="0"/><net_sink comp="329" pin=18"/></net>

<net id="472"><net_src comp="36" pin="0"/><net_sink comp="329" pin=19"/></net>

<net id="473"><net_src comp="38" pin="0"/><net_sink comp="329" pin=20"/></net>

<net id="474"><net_src comp="40" pin="0"/><net_sink comp="329" pin=21"/></net>

<net id="475"><net_src comp="42" pin="0"/><net_sink comp="329" pin=22"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="329" pin=23"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="329" pin=24"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="329" pin=25"/></net>

<net id="479"><net_src comp="50" pin="0"/><net_sink comp="329" pin=26"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="329" pin=27"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="329" pin=28"/></net>

<net id="482"><net_src comp="56" pin="0"/><net_sink comp="329" pin=29"/></net>

<net id="483"><net_src comp="58" pin="0"/><net_sink comp="329" pin=30"/></net>

<net id="484"><net_src comp="60" pin="0"/><net_sink comp="329" pin=31"/></net>

<net id="485"><net_src comp="62" pin="0"/><net_sink comp="329" pin=32"/></net>

<net id="486"><net_src comp="64" pin="0"/><net_sink comp="329" pin=33"/></net>

<net id="487"><net_src comp="66" pin="0"/><net_sink comp="329" pin=34"/></net>

<net id="488"><net_src comp="68" pin="0"/><net_sink comp="329" pin=35"/></net>

<net id="489"><net_src comp="70" pin="0"/><net_sink comp="329" pin=36"/></net>

<net id="490"><net_src comp="72" pin="0"/><net_sink comp="329" pin=37"/></net>

<net id="491"><net_src comp="74" pin="0"/><net_sink comp="329" pin=38"/></net>

<net id="492"><net_src comp="76" pin="0"/><net_sink comp="329" pin=39"/></net>

<net id="493"><net_src comp="78" pin="0"/><net_sink comp="329" pin=40"/></net>

<net id="494"><net_src comp="80" pin="0"/><net_sink comp="329" pin=41"/></net>

<net id="495"><net_src comp="82" pin="0"/><net_sink comp="329" pin=42"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="329" pin=43"/></net>

<net id="497"><net_src comp="86" pin="0"/><net_sink comp="329" pin=44"/></net>

<net id="498"><net_src comp="88" pin="0"/><net_sink comp="329" pin=45"/></net>

<net id="499"><net_src comp="90" pin="0"/><net_sink comp="329" pin=46"/></net>

<net id="500"><net_src comp="92" pin="0"/><net_sink comp="329" pin=47"/></net>

<net id="501"><net_src comp="94" pin="0"/><net_sink comp="329" pin=48"/></net>

<net id="502"><net_src comp="96" pin="0"/><net_sink comp="329" pin=49"/></net>

<net id="503"><net_src comp="98" pin="0"/><net_sink comp="329" pin=50"/></net>

<net id="504"><net_src comp="100" pin="0"/><net_sink comp="329" pin=51"/></net>

<net id="505"><net_src comp="102" pin="0"/><net_sink comp="329" pin=52"/></net>

<net id="506"><net_src comp="104" pin="0"/><net_sink comp="329" pin=53"/></net>

<net id="507"><net_src comp="106" pin="0"/><net_sink comp="329" pin=54"/></net>

<net id="508"><net_src comp="108" pin="0"/><net_sink comp="329" pin=55"/></net>

<net id="509"><net_src comp="110" pin="0"/><net_sink comp="329" pin=56"/></net>

<net id="510"><net_src comp="112" pin="0"/><net_sink comp="329" pin=57"/></net>

<net id="511"><net_src comp="114" pin="0"/><net_sink comp="329" pin=58"/></net>

<net id="512"><net_src comp="116" pin="0"/><net_sink comp="329" pin=59"/></net>

<net id="513"><net_src comp="118" pin="0"/><net_sink comp="329" pin=60"/></net>

<net id="514"><net_src comp="120" pin="0"/><net_sink comp="329" pin=61"/></net>

<net id="515"><net_src comp="122" pin="0"/><net_sink comp="329" pin=62"/></net>

<net id="516"><net_src comp="124" pin="0"/><net_sink comp="329" pin=63"/></net>

<net id="517"><net_src comp="126" pin="0"/><net_sink comp="329" pin=64"/></net>

<net id="518"><net_src comp="128" pin="0"/><net_sink comp="329" pin=65"/></net>

<net id="519"><net_src comp="130" pin="0"/><net_sink comp="329" pin=66"/></net>

<net id="520"><net_src comp="132" pin="0"/><net_sink comp="329" pin=67"/></net>

<net id="521"><net_src comp="134" pin="0"/><net_sink comp="329" pin=68"/></net>

<net id="522"><net_src comp="136" pin="0"/><net_sink comp="329" pin=69"/></net>

<net id="523"><net_src comp="138" pin="0"/><net_sink comp="329" pin=70"/></net>

<net id="524"><net_src comp="140" pin="0"/><net_sink comp="329" pin=71"/></net>

<net id="525"><net_src comp="142" pin="0"/><net_sink comp="329" pin=72"/></net>

<net id="526"><net_src comp="144" pin="0"/><net_sink comp="329" pin=73"/></net>

<net id="527"><net_src comp="146" pin="0"/><net_sink comp="329" pin=74"/></net>

<net id="528"><net_src comp="148" pin="0"/><net_sink comp="329" pin=75"/></net>

<net id="529"><net_src comp="150" pin="0"/><net_sink comp="329" pin=76"/></net>

<net id="530"><net_src comp="152" pin="0"/><net_sink comp="329" pin=77"/></net>

<net id="531"><net_src comp="154" pin="0"/><net_sink comp="329" pin=78"/></net>

<net id="532"><net_src comp="156" pin="0"/><net_sink comp="329" pin=79"/></net>

<net id="533"><net_src comp="158" pin="0"/><net_sink comp="329" pin=80"/></net>

<net id="534"><net_src comp="160" pin="0"/><net_sink comp="329" pin=81"/></net>

<net id="535"><net_src comp="162" pin="0"/><net_sink comp="329" pin=82"/></net>

<net id="536"><net_src comp="164" pin="0"/><net_sink comp="329" pin=83"/></net>

<net id="537"><net_src comp="166" pin="0"/><net_sink comp="329" pin=84"/></net>

<net id="538"><net_src comp="168" pin="0"/><net_sink comp="329" pin=85"/></net>

<net id="539"><net_src comp="170" pin="0"/><net_sink comp="329" pin=86"/></net>

<net id="540"><net_src comp="172" pin="0"/><net_sink comp="329" pin=87"/></net>

<net id="541"><net_src comp="174" pin="0"/><net_sink comp="329" pin=88"/></net>

<net id="542"><net_src comp="176" pin="0"/><net_sink comp="329" pin=89"/></net>

<net id="543"><net_src comp="178" pin="0"/><net_sink comp="329" pin=90"/></net>

<net id="544"><net_src comp="180" pin="0"/><net_sink comp="329" pin=91"/></net>

<net id="545"><net_src comp="182" pin="0"/><net_sink comp="329" pin=92"/></net>

<net id="546"><net_src comp="184" pin="0"/><net_sink comp="329" pin=93"/></net>

<net id="547"><net_src comp="186" pin="0"/><net_sink comp="329" pin=94"/></net>

<net id="548"><net_src comp="188" pin="0"/><net_sink comp="329" pin=95"/></net>

<net id="549"><net_src comp="190" pin="0"/><net_sink comp="329" pin=96"/></net>

<net id="550"><net_src comp="192" pin="0"/><net_sink comp="329" pin=97"/></net>

<net id="551"><net_src comp="194" pin="0"/><net_sink comp="329" pin=98"/></net>

<net id="552"><net_src comp="196" pin="0"/><net_sink comp="329" pin=99"/></net>

<net id="553"><net_src comp="198" pin="0"/><net_sink comp="329" pin=100"/></net>

<net id="554"><net_src comp="200" pin="0"/><net_sink comp="329" pin=101"/></net>

<net id="555"><net_src comp="202" pin="0"/><net_sink comp="329" pin=102"/></net>

<net id="556"><net_src comp="204" pin="0"/><net_sink comp="329" pin=103"/></net>

<net id="557"><net_src comp="206" pin="0"/><net_sink comp="329" pin=104"/></net>

<net id="558"><net_src comp="208" pin="0"/><net_sink comp="329" pin=105"/></net>

<net id="559"><net_src comp="210" pin="0"/><net_sink comp="329" pin=106"/></net>

<net id="560"><net_src comp="212" pin="0"/><net_sink comp="329" pin=107"/></net>

<net id="561"><net_src comp="214" pin="0"/><net_sink comp="329" pin=108"/></net>

<net id="562"><net_src comp="216" pin="0"/><net_sink comp="329" pin=109"/></net>

<net id="563"><net_src comp="218" pin="0"/><net_sink comp="329" pin=110"/></net>

<net id="564"><net_src comp="220" pin="0"/><net_sink comp="329" pin=111"/></net>

<net id="565"><net_src comp="222" pin="0"/><net_sink comp="329" pin=112"/></net>

<net id="566"><net_src comp="224" pin="0"/><net_sink comp="329" pin=113"/></net>

<net id="567"><net_src comp="226" pin="0"/><net_sink comp="329" pin=114"/></net>

<net id="568"><net_src comp="228" pin="0"/><net_sink comp="329" pin=115"/></net>

<net id="569"><net_src comp="230" pin="0"/><net_sink comp="329" pin=116"/></net>

<net id="570"><net_src comp="232" pin="0"/><net_sink comp="329" pin=117"/></net>

<net id="571"><net_src comp="234" pin="0"/><net_sink comp="329" pin=118"/></net>

<net id="572"><net_src comp="236" pin="0"/><net_sink comp="329" pin=119"/></net>

<net id="573"><net_src comp="238" pin="0"/><net_sink comp="329" pin=120"/></net>

<net id="574"><net_src comp="240" pin="0"/><net_sink comp="329" pin=121"/></net>

<net id="575"><net_src comp="242" pin="0"/><net_sink comp="329" pin=122"/></net>

<net id="576"><net_src comp="244" pin="0"/><net_sink comp="329" pin=123"/></net>

<net id="577"><net_src comp="246" pin="0"/><net_sink comp="329" pin=124"/></net>

<net id="578"><net_src comp="248" pin="0"/><net_sink comp="329" pin=125"/></net>

<net id="579"><net_src comp="250" pin="0"/><net_sink comp="329" pin=126"/></net>

<net id="580"><net_src comp="252" pin="0"/><net_sink comp="329" pin=127"/></net>

<net id="581"><net_src comp="254" pin="0"/><net_sink comp="329" pin=128"/></net>

<net id="582"><net_src comp="256" pin="0"/><net_sink comp="329" pin=129"/></net>

<net id="583"><net_src comp="258" pin="0"/><net_sink comp="329" pin=130"/></net>

<net id="584"><net_src comp="260" pin="0"/><net_sink comp="329" pin=131"/></net>

<net id="589"><net_src comp="322" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="276" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="322" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="278" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="294" pin="11"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="294" pin="11"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="294" pin="11"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="294" pin="11"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="294" pin="11"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="294" pin="11"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="294" pin="11"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="294" pin="11"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="294" pin="11"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="294" pin="11"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="591" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="648"><net_src comp="597" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="653"><net_src comp="601" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="658"><net_src comp="605" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="329" pin=3"/></net>

<net id="663"><net_src comp="609" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="329" pin=4"/></net>

<net id="668"><net_src comp="613" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="329" pin=5"/></net>

<net id="673"><net_src comp="617" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="329" pin=6"/></net>

<net id="678"><net_src comp="621" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="329" pin=7"/></net>

<net id="683"><net_src comp="625" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="329" pin=8"/></net>

<net id="688"><net_src comp="629" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="329" pin=9"/></net>

<net id="693"><net_src comp="633" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="329" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {3 4 }
	Port: res_V_data_1_V | {3 4 }
	Port: res_V_data_2_V | {3 4 }
	Port: res_V_data_3_V | {3 4 }
	Port: res_V_data_4_V | {3 4 }
	Port: kernel_data_V_1_10 | {3 4 }
	Port: kernel_data_V_1_11 | {3 4 }
	Port: kernel_data_V_1_12 | {3 4 }
	Port: kernel_data_V_1_13 | {3 4 }
	Port: kernel_data_V_1_14 | {3 4 }
	Port: kernel_data_V_1_15 | {3 4 }
	Port: kernel_data_V_1_16 | {3 4 }
	Port: kernel_data_V_1_17 | {3 4 }
	Port: kernel_data_V_1_18 | {3 4 }
	Port: kernel_data_V_1_19 | {3 4 }
	Port: kernel_data_V_1_20 | {3 4 }
	Port: kernel_data_V_1_21 | {3 4 }
	Port: kernel_data_V_1_22 | {3 4 }
	Port: kernel_data_V_1_23 | {3 4 }
	Port: kernel_data_V_1_24 | {3 4 }
	Port: kernel_data_V_1_25 | {3 4 }
	Port: kernel_data_V_1_26 | {3 4 }
	Port: kernel_data_V_1_27 | {3 4 }
	Port: kernel_data_V_1_28 | {3 4 }
	Port: kernel_data_V_1_29 | {3 4 }
	Port: kernel_data_V_1_40 | {3 4 }
	Port: kernel_data_V_1_41 | {3 4 }
	Port: kernel_data_V_1_42 | {3 4 }
	Port: kernel_data_V_1_43 | {3 4 }
	Port: kernel_data_V_1_44 | {3 4 }
	Port: kernel_data_V_1_45 | {3 4 }
	Port: kernel_data_V_1_46 | {3 4 }
	Port: kernel_data_V_1_47 | {3 4 }
	Port: kernel_data_V_1_48 | {3 4 }
	Port: kernel_data_V_1_49 | {3 4 }
	Port: kernel_data_V_1_50 | {3 4 }
	Port: kernel_data_V_1_51 | {3 4 }
	Port: kernel_data_V_1_52 | {3 4 }
	Port: kernel_data_V_1_53 | {3 4 }
	Port: kernel_data_V_1_54 | {3 4 }
	Port: kernel_data_V_1_55 | {3 4 }
	Port: kernel_data_V_1_56 | {3 4 }
	Port: kernel_data_V_1_57 | {3 4 }
	Port: kernel_data_V_1_58 | {3 4 }
	Port: kernel_data_V_1_59 | {3 4 }
	Port: kernel_data_V_1_70 | {3 4 }
	Port: kernel_data_V_1_71 | {3 4 }
	Port: kernel_data_V_1_72 | {3 4 }
	Port: kernel_data_V_1_73 | {3 4 }
	Port: kernel_data_V_1_74 | {3 4 }
	Port: kernel_data_V_1_75 | {3 4 }
	Port: kernel_data_V_1_76 | {3 4 }
	Port: kernel_data_V_1_77 | {3 4 }
	Port: kernel_data_V_1_78 | {3 4 }
	Port: kernel_data_V_1_79 | {3 4 }
	Port: kernel_data_V_1_80 | {3 4 }
	Port: kernel_data_V_1_81 | {3 4 }
	Port: kernel_data_V_1_82 | {3 4 }
	Port: kernel_data_V_1_83 | {3 4 }
	Port: kernel_data_V_1_84 | {3 4 }
	Port: kernel_data_V_1_85 | {3 4 }
	Port: kernel_data_V_1_86 | {3 4 }
	Port: kernel_data_V_1_87 | {3 4 }
	Port: kernel_data_V_1_88 | {3 4 }
	Port: kernel_data_V_1_89 | {3 4 }
	Port: line_buffer_Array_V_1_0_0 | {3 4 }
	Port: line_buffer_Array_V_1_1_0 | {3 4 }
	Port: line_buffer_Array_V_1_0_1 | {3 4 }
	Port: line_buffer_Array_V_1_1_1 | {3 4 }
	Port: line_buffer_Array_V_1_0_2 | {3 4 }
	Port: line_buffer_Array_V_1_1_2 | {3 4 }
	Port: line_buffer_Array_V_1_0_3 | {3 4 }
	Port: line_buffer_Array_V_1_1_3 | {3 4 }
	Port: line_buffer_Array_V_1_0_4 | {3 4 }
	Port: line_buffer_Array_V_1_1_4 | {3 4 }
	Port: line_buffer_Array_V_1_0_5 | {3 4 }
	Port: line_buffer_Array_V_1_1_5 | {3 4 }
	Port: line_buffer_Array_V_1_0_6 | {3 4 }
	Port: line_buffer_Array_V_1_1_6 | {3 4 }
	Port: line_buffer_Array_V_1_0_7 | {3 4 }
	Port: line_buffer_Array_V_1_1_7 | {3 4 }
	Port: line_buffer_Array_V_1_0_8 | {3 4 }
	Port: line_buffer_Array_V_1_1_8 | {3 4 }
	Port: line_buffer_Array_V_1_0_9 | {3 4 }
	Port: line_buffer_Array_V_1_1_9 | {3 4 }
	Port: kernel_data_V_1_0 | {3 4 }
	Port: kernel_data_V_1_1 | {3 4 }
	Port: kernel_data_V_1_2 | {3 4 }
	Port: kernel_data_V_1_3 | {3 4 }
	Port: kernel_data_V_1_4 | {3 4 }
	Port: kernel_data_V_1_5 | {3 4 }
	Port: kernel_data_V_1_6 | {3 4 }
	Port: kernel_data_V_1_7 | {3 4 }
	Port: kernel_data_V_1_8 | {3 4 }
	Port: kernel_data_V_1_9 | {3 4 }
	Port: kernel_data_V_1_30 | {3 4 }
	Port: kernel_data_V_1_31 | {3 4 }
	Port: kernel_data_V_1_32 | {3 4 }
	Port: kernel_data_V_1_33 | {3 4 }
	Port: kernel_data_V_1_34 | {3 4 }
	Port: kernel_data_V_1_35 | {3 4 }
	Port: kernel_data_V_1_36 | {3 4 }
	Port: kernel_data_V_1_37 | {3 4 }
	Port: kernel_data_V_1_38 | {3 4 }
	Port: kernel_data_V_1_39 | {3 4 }
	Port: kernel_data_V_1_60 | {3 4 }
	Port: kernel_data_V_1_61 | {3 4 }
	Port: kernel_data_V_1_62 | {3 4 }
	Port: kernel_data_V_1_63 | {3 4 }
	Port: kernel_data_V_1_64 | {3 4 }
	Port: kernel_data_V_1_65 | {3 4 }
	Port: kernel_data_V_1_66 | {3 4 }
	Port: kernel_data_V_1_67 | {3 4 }
	Port: kernel_data_V_1_68 | {3 4 }
	Port: kernel_data_V_1_69 | {3 4 }
	Port: sX_3 | {3 4 }
	Port: sY_3 | {3 4 }
	Port: pY_3 | {3 4 }
	Port: pX_3 | {3 4 }
	Port: outidx | {}
	Port: w7_V | {}
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : data_V_data_0_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : data_V_data_1_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : data_V_data_2_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : data_V_data_3_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : data_V_data_4_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : data_V_data_5_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : data_V_data_6_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : data_V_data_7_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : data_V_data_8_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : data_V_data_9_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_10 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_11 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_12 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_13 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_14 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_15 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_16 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_17 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_18 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_19 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_20 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_21 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_22 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_23 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_24 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_25 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_26 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_27 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_28 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_29 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_40 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_41 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_42 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_43 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_44 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_45 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_46 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_47 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_48 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_49 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_50 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_51 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_52 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_53 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_54 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_55 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_56 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_57 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_58 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_59 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_70 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_71 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_72 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_73 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_74 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_75 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_76 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_77 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_78 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_79 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_80 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_81 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_82 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_83 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_84 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_85 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_86 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_87 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_88 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_89 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_0_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_1_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_0_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_1_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_0_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_1_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_0_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_1_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_0_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_1_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_0_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_1_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_0_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_1_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_0_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_1_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_0_8 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_1_8 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_0_9 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : line_buffer_Array_V_1_1_9 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_8 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_9 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_30 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_31 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_32 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_33 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_34 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_35 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_36 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_37 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_38 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_39 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_60 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_61 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_62 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_63 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_64 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_65 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_66 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_67 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_68 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : kernel_data_V_1_69 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : sX_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : sY_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : pY_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : pX_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : outidx | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<8,4,5,3,0>,5u>,config7> : w7_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_5u_config7_s_fu_329 |    0    |  14.152 |   552   |   1493  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                 icmp_ln84_fu_585                                |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                 add_ln84_fu_591                                 |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                              empty_221_read_fu_294                              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               tmp_data_0_V_fu_597                               |    0    |    0    |    0    |    0    |
|          |                               tmp_data_1_V_fu_601                               |    0    |    0    |    0    |    0    |
|          |                               tmp_data_2_V_fu_605                               |    0    |    0    |    0    |    0    |
|          |                               tmp_data_3_V_fu_609                               |    0    |    0    |    0    |    0    |
|extractvalue|                               tmp_data_4_V_fu_613                               |    0    |    0    |    0    |    0    |
|          |                               tmp_data_5_V_fu_617                               |    0    |    0    |    0    |    0    |
|          |                               tmp_data_6_V_fu_621                               |    0    |    0    |    0    |    0    |
|          |                               tmp_data_7_V_fu_625                               |    0    |    0    |    0    |    0    |
|          |                               tmp_data_8_V_fu_629                               |    0    |    0    |    0    |    0    |
|          |                               tmp_data_9_V_fu_633                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |    0    |  14.152 |   552   |   1518  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln84_reg_640   |   12   |
|indvar_flatten_reg_318|   12   |
| tmp_data_0_V_reg_645 |    8   |
| tmp_data_1_V_reg_650 |    8   |
| tmp_data_2_V_reg_655 |    8   |
| tmp_data_3_V_reg_660 |    8   |
| tmp_data_4_V_reg_665 |    8   |
| tmp_data_5_V_reg_670 |    8   |
| tmp_data_6_V_reg_675 |    8   |
| tmp_data_7_V_reg_680 |    8   |
| tmp_data_8_V_reg_685 |    8   |
| tmp_data_9_V_reg_690 |    8   |
+----------------------+--------+
|         Total        |   104  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   14   |   552  |  1518  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   104  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   656  |  1518  |
+-----------+--------+--------+--------+--------+
