///----------- This is a dummy cache response model whioch provides a latency-----------------------------
//------------ return value between 1 cycle to a max latency cycleon receiving a request one one of-------
//------------ its input lines ---------------------------------------------------------------------------

`define MAX_CACHE_LATENCY 2

module Cache4kb_ResponseModel (
	CLK, 
	RSTn, 
	Cache_Bank0_Req  ,
	Cache_Bank1_Req  ,
	Cache_Bank2_Req  ,
	Cache_Bank3_Req  ,
	Cache_Bank4_Req  ,
	Cache_Bank5_Req  ,
	Cache_Bank6_Req  ,
	Cache_Bank7_Req  ,
	Cache_Bank8_Req  ,
	Cache_Bank9_Req  ,
	Cache_Bank10_Req ,
	Cache_Bank11_Req ,
	Cache_Bank12_Req ,
	Cache_Bank13_Req ,
	Cache_Bank14_Req ,
	Cache_Bank15_Req ,
	Cache_Bank16_Req ,
	Cache_Bank17_Req ,
	Cache_Bank18_Req ,
	Cache_Bank19_Req ,
	Cache_Bank20_Req ,
	Cache_Bank21_Req ,
	Cache_Bank22_Req ,
	Cache_Bank23_Req ,
	Cache_Bank24_Req ,
	Cache_Bank25_Req ,
	Cache_Bank26_Req ,
	Cache_Bank27_Req ,
	Cache_Bank28_Req ,
	Cache_Bank29_Req ,
	Cache_Bank30_Req ,
	Cache_Bank31_Req ,
	//---------------
	Cache_Bank0_AddrIn  ,
	Cache_Bank1_AddrIn  ,
	Cache_Bank2_AddrIn  ,
	Cache_Bank3_AddrIn  ,
	Cache_Bank4_AddrIn  ,
	Cache_Bank5_AddrIn  ,
	Cache_Bank6_AddrIn  ,
	Cache_Bank7_AddrIn  ,
	Cache_Bank8_AddrIn  ,
	Cache_Bank9_AddrIn  ,
	Cache_Bank10_AddrIn ,
	Cache_Bank11_AddrIn ,
	Cache_Bank12_AddrIn ,
	Cache_Bank13_AddrIn ,
	Cache_Bank14_AddrIn ,
	Cache_Bank15_AddrIn ,
	Cache_Bank16_AddrIn ,
	Cache_Bank17_AddrIn ,
	Cache_Bank18_AddrIn ,
	Cache_Bank19_AddrIn ,
	Cache_Bank20_AddrIn ,
	Cache_Bank21_AddrIn ,
	Cache_Bank22_AddrIn ,
	Cache_Bank23_AddrIn ,
	Cache_Bank24_AddrIn ,
	Cache_Bank25_AddrIn ,
	Cache_Bank26_AddrIn ,
	Cache_Bank27_AddrIn ,
	Cache_Bank28_AddrIn ,
	Cache_Bank29_AddrIn ,
	Cache_Bank30_AddrIn ,
	Cache_Bank31_AddrIn ,
	//---------------
	Cache_Bank0_Ack  ,
	Cache_Bank1_Ack  ,
	Cache_Bank2_Ack  ,
	Cache_Bank3_Ack  ,
	Cache_Bank4_Ack  ,
	Cache_Bank5_Ack  ,
	Cache_Bank6_Ack  ,
	Cache_Bank7_Ack  ,
	Cache_Bank8_Ack  ,
	Cache_Bank9_Ack  ,
	Cache_Bank10_Ack ,
	Cache_Bank11_Ack ,
	Cache_Bank12_Ack ,
	Cache_Bank13_Ack ,
	Cache_Bank14_Ack ,
	Cache_Bank15_Ack ,
	Cache_Bank16_Ack ,
	Cache_Bank17_Ack ,
	Cache_Bank18_Ack ,
	Cache_Bank19_Ack ,
	Cache_Bank20_Ack ,
	Cache_Bank21_Ack ,
	Cache_Bank22_Ack ,
	Cache_Bank23_Ack ,
	Cache_Bank24_Ack ,
	Cache_Bank25_Ack ,
	Cache_Bank26_Ack ,
	Cache_Bank27_Ack ,
	Cache_Bank28_Ack ,
	Cache_Bank29_Ack ,
	Cache_Bank30_Ack ,
	Cache_Bank31_Ack ,
	//--------------
	Cache_Bank0_DataOut  ,
	Cache_Bank1_DataOut  ,
	Cache_Bank2_DataOut  ,
	Cache_Bank3_DataOut  ,
	Cache_Bank4_DataOut  ,
	Cache_Bank5_DataOut  ,
	Cache_Bank6_DataOut  ,
	Cache_Bank7_DataOut  ,
	Cache_Bank8_DataOut  ,
	Cache_Bank9_DataOut  ,
	Cache_Bank10_DataOut ,
	Cache_Bank11_DataOut ,
	Cache_Bank12_DataOut ,
	Cache_Bank13_DataOut ,
	Cache_Bank14_DataOut ,
	Cache_Bank15_DataOut ,
	Cache_Bank16_DataOut ,
	Cache_Bank17_DataOut ,
	Cache_Bank18_DataOut ,
	Cache_Bank19_DataOut ,
	Cache_Bank20_DataOut ,
	Cache_Bank21_DataOut ,
	Cache_Bank22_DataOut ,
	Cache_Bank23_DataOut ,
	Cache_Bank24_DataOut ,
	Cache_Bank25_DataOut ,
	Cache_Bank26_DataOut ,
	Cache_Bank27_DataOut ,
	Cache_Bank28_DataOut ,
	Cache_Bank29_DataOut ,
	Cache_Bank30_DataOut ,
	Cache_Bank31_DataOut 
);


	input CLK, RSTn ;
	input Cache_Bank0_Req  ,
	input Cache_Bank1_Req  ,
	input Cache_Bank2_Req  ,
	input Cache_Bank3_Req  ,
	input Cache_Bank4_Req  ,
	input Cache_Bank5_Req  ,
	input Cache_Bank6_Req  ,
	input Cache_Bank7_Req  ,
	input Cache_Bank8_Req  ,
	input Cache_Bank9_Req  ,
	input Cache_Bank10_Req ,
	input Cache_Bank11_Req ,
	input Cache_Bank12_Req ,
	input Cache_Bank13_Req ,
	input Cache_Bank14_Req ,
	input Cache_Bank15_Req ,
	input Cache_Bank16_Req ,
	input Cache_Bank17_Req ,
	input Cache_Bank18_Req ,
	input Cache_Bank19_Req ,
	input Cache_Bank20_Req ,
	input Cache_Bank21_Req ,
	input Cache_Bank22_Req ,
	input Cache_Bank23_Req ,
	input Cache_Bank24_Req ,
	input Cache_Bank25_Req ,
	input Cache_Bank26_Req ,
	input Cache_Bank27_Req ,
	input Cache_Bank28_Req ,
	input Cache_Bank29_Req ,
	input Cache_Bank30_Req ,
	input Cache_Bank31_Req ,
	//---------------
	input [31:0] Cache_Bank0_AddrIn  ,
	input [31:0] Cache_Bank1_AddrIn  ,
	input [31:0] Cache_Bank2_AddrIn  ,
	input [31:0] Cache_Bank3_AddrIn  ,
	input [31:0] Cache_Bank4_AddrIn  ,
	input [31:0] Cache_Bank5_AddrIn  ,
	input [31:0] Cache_Bank6_AddrIn  ,
	input [31:0] Cache_Bank7_AddrIn  ,
	input [31:0] Cache_Bank8_AddrIn  ,
	input [31:0] Cache_Bank9_AddrIn  ,
	input [31:0] Cache_Bank10_AddrIn ,
	input [31:0] Cache_Bank11_AddrIn ,
	input [31:0] Cache_Bank12_AddrIn ,
	input [31:0] Cache_Bank13_AddrIn ,
	input [31:0] Cache_Bank14_AddrIn ,
	input [31:0] Cache_Bank15_AddrIn ,
	input [31:0] Cache_Bank16_AddrIn ,
	input [31:0] Cache_Bank17_AddrIn ,
	input [31:0] Cache_Bank18_AddrIn ,
	input [31:0] Cache_Bank19_AddrIn ,
	input [31:0] Cache_Bank20_AddrIn ,
	input [31:0] Cache_Bank21_AddrIn ,
	input [31:0] Cache_Bank22_AddrIn ,
	input [31:0] Cache_Bank23_AddrIn ,
	input [31:0] Cache_Bank24_AddrIn ,
	input [31:0] Cache_Bank25_AddrIn ,
	input [31:0] Cache_Bank26_AddrIn ,
	input [31:0] Cache_Bank27_AddrIn ,
	input [31:0] Cache_Bank28_AddrIn ,
	input [31:0] Cache_Bank29_AddrIn ,
	input [31:0] Cache_Bank30_AddrIn ,
	input [31:0] Cache_Bank31_AddrIn ,
	//---------------
	output reg Cache_Bank0_Ack  ,
	output reg Cache_Bank1_Ack  ,
	output reg Cache_Bank2_Ack  ,
	output reg Cache_Bank3_Ack  ,
	output reg Cache_Bank4_Ack  ,
	output reg Cache_Bank5_Ack  ,
	output reg Cache_Bank6_Ack  ,
	output reg Cache_Bank7_Ack  ,
	output reg Cache_Bank8_Ack  ,
	output reg Cache_Bank9_Ack  ,
	output reg Cache_Bank10_Ack ,
	output reg Cache_Bank11_Ack ,
	output reg Cache_Bank12_Ack ,
	output reg Cache_Bank13_Ack ,
	output reg Cache_Bank14_Ack ,
	output reg Cache_Bank15_Ack ,
	output reg Cache_Bank16_Ack ,
	output reg Cache_Bank17_Ack ,
	output reg Cache_Bank18_Ack ,
	output reg Cache_Bank19_Ack ,
	output reg Cache_Bank20_Ack ,
	output reg Cache_Bank21_Ack ,
	output reg Cache_Bank22_Ack ,
	output reg Cache_Bank23_Ack ,
	output reg Cache_Bank24_Ack ,
	output reg Cache_Bank25_Ack ,
	output reg Cache_Bank26_Ack ,
	output reg Cache_Bank27_Ack ,
	output reg Cache_Bank28_Ack ,
	output reg Cache_Bank29_Ack ,
	output reg Cache_Bank30_Ack ,
	output reg Cache_Bank31_Ack ,
	//--------------
	output reg[31:0] Cache_Bank0_DataOut  ,
	output reg[31:0] Cache_Bank1_DataOut  ,
	output reg[31:0] Cache_Bank2_DataOut  ,
	output reg[31:0] Cache_Bank3_DataOut  ,
	output reg[31:0] Cache_Bank4_DataOut  ,
	output reg[31:0] Cache_Bank5_DataOut  ,
	output reg[31:0] Cache_Bank6_DataOut  ,
	output reg[31:0] Cache_Bank7_DataOut  ,
	output reg[31:0] Cache_Bank8_DataOut  ,
	output reg[31:0] Cache_Bank9_DataOut  ,
	output reg[31:0] Cache_Bank10_DataOut ,
	output reg[31:0] Cache_Bank11_DataOut ,
	output reg[31:0] Cache_Bank12_DataOut ,
	output reg[31:0] Cache_Bank13_DataOut ,
	output reg[31:0] Cache_Bank14_DataOut ,
	output reg[31:0] Cache_Bank15_DataOut ,
	output reg[31:0] Cache_Bank16_DataOut ,
	output reg[31:0] Cache_Bank17_DataOut ,
	output reg[31:0] Cache_Bank18_DataOut ,
	output reg[31:0] Cache_Bank19_DataOut ,
	output reg[31:0] Cache_Bank20_DataOut ,
	output reg[31:0] Cache_Bank21_DataOut ,
	output reg[31:0] Cache_Bank22_DataOut ,
	output reg[31:0] Cache_Bank23_DataOut ,
	output reg[31:0] Cache_Bank24_DataOut ,
	output reg[31:0] Cache_Bank25_DataOut ,
	output reg[31:0] Cache_Bank26_DataOut ,
	output reg[31:0] Cache_Bank27_DataOut ,
	output reg[31:0] Cache_Bank28_DataOut ,
	output reg[31:0] Cache_Bank29_DataOut ,
	output reg[31:0] Cache_Bank30_DataOut ,
	output reg[31:0] Cache_Bank31_DataOut 



endmodule
