// Seed: 3935374336
module module_0;
  logic [7:0] id_1;
  assign id_1[1] = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input wand id_4,
    inout uwire id_5,
    input wand id_6,
    output uwire id_7,
    input uwire id_8
);
  assign id_7 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = id_6;
  wire id_10;
  module_0 modCall_1 ();
endmodule
