{
  "title": "GitHub Systemverilog Languages Daily Trending",
  "description": "Daily Trending of Systemverilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Tue, 27 Jan 2026 19:17:42 GMT",
  "items": [
    {
      "title": "lowRISC/ibex",
      "url": "https://github.com/lowRISC/ibex",
      "description": "Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,747",
      "forks": "682",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/471032?s=40&v=4",
          "name": "GregAC",
          "url": "https://github.com/GregAC"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1159506?s=40&v=4",
          "name": "Atokulus",
          "url": "https://github.com/Atokulus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2758621?s=40&v=4",
          "name": "atraber",
          "url": "https://github.com/atraber"
        }
      ]
    },
    {
      "title": "bespoke-silicon-group/basejump_stl",
      "url": "https://github.com/bespoke-silicon-group/basejump_stl",
      "description": "BaseJump STL: A Standard Template Library for SystemVerilog",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "638",
      "forks": "113",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/17460864?s=40&v=4",
          "name": "taylor-bsg",
          "url": "https://github.com/taylor-bsg"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46542701?s=40&v=4",
          "name": "tommydcjung",
          "url": "https://github.com/tommydcjung"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2322266?s=40&v=4",
          "name": "dpetrisko",
          "url": "https://github.com/dpetrisko"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2791860?s=40&v=4",
          "name": "ShawnLess",
          "url": "https://github.com/ShawnLess"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11407587?s=40&v=4",
          "name": "gaozihou",
          "url": "https://github.com/gaozihou"
        }
      ]
    },
    {
      "title": "bespoke-silicon-group/bsg_manycore",
      "url": "https://github.com/bespoke-silicon-group/bsg_manycore",
      "description": "Tile based architecture designed for computing efficiency, scalability and generality",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "275",
      "forks": "72",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2791860?s=40&v=4",
          "name": "ShawnLess",
          "url": "https://github.com/ShawnLess"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46542701?s=40&v=4",
          "name": "tommydcjung",
          "url": "https://github.com/tommydcjung"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/17460864?s=40&v=4",
          "name": "taylor-bsg",
          "url": "https://github.com/taylor-bsg"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/16723254?s=40&v=4",
          "name": "vb000",
          "url": "https://github.com/vb000"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43658540?s=40&v=4",
          "name": "bornaehsani",
          "url": "https://github.com/bornaehsani"
        }
      ]
    },
    {
      "title": "pulp-platform/apb",
      "url": "https://github.com/pulp-platform/apb",
      "description": "APB Logic",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "22",
      "forks": "19",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7403253?s=40&v=4",
          "name": "meggiman",
          "url": "https://github.com/meggiman"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/49639136?s=40&v=4",
          "name": "paulsc96",
          "url": "https://github.com/paulsc96"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/49239695?s=40&v=4",
          "name": "WRoenninger",
          "url": "https://github.com/WRoenninger"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        }
      ]
    },
    {
      "title": "pulp-platform/riscv-dbg",
      "url": "https://github.com/pulp-platform/riscv-dbg",
      "description": "RISC-V Debug Support for our PULP RISC-V Cores",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "291",
      "forks": "91",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13798471?s=40&v=4",
          "name": "bluewww",
          "url": "https://github.com/bluewww"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/40633348?s=40&v=4",
          "name": "Silabs-ArjanB",
          "url": "https://github.com/Silabs-ArjanB"
        }
      ]
    },
    {
      "title": "pulp-platform/axi_mem_if",
      "url": "https://github.com/pulp-platform/axi_mem_if",
      "description": "Simple single-port AXI memory interface",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "49",
      "forks": "28",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7882682?s=40&v=4",
          "name": "FrancescoConti",
          "url": "https://github.com/FrancescoConti"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/342324?s=40&v=4",
          "name": "fabianschuiki",
          "url": "https://github.com/fabianschuiki"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/525783?s=40&v=4",
          "name": "jrrk",
          "url": "https://github.com/jrrk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        }
      ]
    },
    {
      "title": "pulp-platform/fpu_div_sqrt_mvp",
      "url": "https://github.com/pulp-platform/fpu_div_sqrt_mvp",
      "description": "[UNRELEASED] FP div/sqrt unit for transprecision",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "25",
      "forks": "17",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/28906668?s=40&v=4",
          "name": "flaviens",
          "url": "https://github.com/flaviens"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/55843305?s=40&v=4",
          "name": "lucabertaccini",
          "url": "https://github.com/lucabertaccini"
        }
      ]
    },
    {
      "title": "adam-maj/tiny-gpu",
      "url": "https://github.com/adam-maj/tiny-gpu",
      "description": "A minimal GPU design in Verilog to learn how GPUs work from the ground up",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "11,014",
      "forks": "925",
      "addStars": "46",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/64697628?s=40&v=4",
          "name": "adam-maj",
          "url": "https://github.com/adam-maj"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/10238372?s=40&v=4",
          "name": "ashaltu",
          "url": "https://github.com/ashaltu"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22633385?s=40&v=4",
          "name": "eltociear",
          "url": "https://github.com/eltociear"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38108242?s=40&v=4",
          "name": "xianbaoqian",
          "url": "https://github.com/xianbaoqian"
        }
      ]
    },
    {
      "title": "lowRISC/opentitan",
      "url": "https://github.com/lowRISC/opentitan",
      "description": "OpenTitan: Open source silicon root of trust",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "3,114",
      "forks": "943",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11466553?s=40&v=4",
          "name": "cindychip",
          "url": "https://github.com/cindychip"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5633066?s=40&v=4",
          "name": "timothytrippel",
          "url": "https://github.com/timothytrippel"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        }
      ]
    },
    {
      "title": "pulp-platform/tech_cells_generic",
      "url": "https://github.com/pulp-platform/tech_cells_generic",
      "description": "Technology dependent cells instantiated in the design for generic process (simulation, FPGA)",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "80",
      "forks": "39",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6498078?s=40&v=4",
          "name": "niwis",
          "url": "https://github.com/niwis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7403253?s=40&v=4",
          "name": "meggiman",
          "url": "https://github.com/meggiman"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/18549773?s=40&v=4",
          "name": "davideschiavone",
          "url": "https://github.com/davideschiavone"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6088584?s=40&v=4",
          "name": "micprog",
          "url": "https://github.com/micprog"
        }
      ]
    },
    {
      "title": "chipsalliance/Cores-VeeR-EL2",
      "url": "https://github.com/chipsalliance/Cores-VeeR-EL2",
      "description": "VeeR EL2 Core",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "315",
      "forks": "94",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3785621?s=40&v=4",
          "name": "kgugala",
          "url": "https://github.com/kgugala"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38781500?s=40&v=4",
          "name": "tmichalak",
          "url": "https://github.com/tmichalak"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/47315577?s=40&v=4",
          "name": "mkurc-ant",
          "url": "https://github.com/mkurc-ant"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48583927?s=40&v=4",
          "name": "wsipak",
          "url": "https://github.com/wsipak"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/120088471?s=40&v=4",
          "name": "mczyz-antmicro",
          "url": "https://github.com/mczyz-antmicro"
        }
      ]
    },
    {
      "title": "rsd-devel/rsd",
      "url": "https://github.com/rsd-devel/rsd",
      "description": "RSD: RISC-V Out-of-Order Superscalar Processor",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,148",
      "forks": "114",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/6016305?s=40&v=4",
          "name": "shioyadan",
          "url": "https://github.com/shioyadan"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/29534103?s=40&v=4",
          "name": "reo-pon",
          "url": "https://github.com/reo-pon"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/19609323?s=40&v=4",
          "name": "mmxsrup",
          "url": "https://github.com/mmxsrup"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7815537?s=40&v=4",
          "name": "clkbug",
          "url": "https://github.com/clkbug"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/21212?s=40&v=4",
          "name": "mithro",
          "url": "https://github.com/mithro"
        }
      ]
    },
    {
      "title": "pulp-platform/common_cells",
      "url": "https://github.com/pulp-platform/common_cells",
      "description": "Common SystemVerilog components",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "704",
      "forks": "189",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6498078?s=40&v=4",
          "name": "niwis",
          "url": "https://github.com/niwis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7882682?s=40&v=4",
          "name": "FrancescoConti",
          "url": "https://github.com/FrancescoConti"
        }
      ]
    }
  ]
}