#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May 16 00:22:25 2025
# Process ID         : 28128
# Current directory  : C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/impl_1
# Command line       : vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/impl_1/design_1_wrapper.vdi
# Journal file       : C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/impl_1\vivado.jou
# Running On         : Bowen
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 9600X 6-Core Processor             
# CPU Frequency      : 3900 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 33456 MB
# Swap memory        : 14495 MB
# Total Virtual      : 47952 MB
# Available Virtual  : 17947 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SchoolWerk/HAC/HLSEindoefening/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3/design_1_axi_smc_3.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/design_1_axis_switch_0_0.dcp' for cell 'design_1_i/axis_switch_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_process_images_0_2/design_1_process_images_0_2.dcp' for cell 'design_1_i/process_images_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_xbar_3/design_1_axi_mem_intercon_imp_xbar_3.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_1/design_1_axi_mem_intercon_imp_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp' for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 667.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/dma/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/dma/U0'
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/bd_ae83_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/bd_ae83_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/bd_ae83_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/bd_ae83_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/dma/U0'
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/dma/U0'
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc:54]
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc:54]
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc:54]
Finished Parsing XDC File [c:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Project 1-1714] 52 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 45 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1419.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

23 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1419.172 ; gain = 1064.016
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.508 . Memory (MB): peak = 1419.172 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 117fb6905

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.503 . Memory (MB): peak = 1419.172 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 117fb6905

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1804.250 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 117fb6905

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1804.250 ; gain = 0.000
Phase 1 Initialization | Checksum: 117fb6905

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1804.250 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 117fb6905

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1804.250 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 117fb6905

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1804.250 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 117fb6905

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1804.250 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 13 inverters resulting in an inversion of 88 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 9ba36eb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.455 . Memory (MB): peak = 1804.250 ; gain = 0.000
Retarget | Checksum: 9ba36eb6
INFO: [Opt 31-389] Phase Retarget created 97 cells and removed 213 cells
INFO: [Opt 31-1021] In phase Retarget, 107 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 16 load pin(s).
Phase 4 Constant propagation | Checksum: 12f68e0c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.669 . Memory (MB): peak = 1804.250 ; gain = 0.000
Constant propagation | Checksum: 12f68e0c1
INFO: [Opt 31-389] Phase Constant propagation created 541 cells and removed 1419 cells
INFO: [Opt 31-1021] In phase Constant propagation, 107 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1804.250 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1804.250 ; gain = 0.000
Phase 5 Sweep | Checksum: 983a5c2f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1804.250 ; gain = 0.000
Sweep | Checksum: 983a5c2f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 356 cells
INFO: [Opt 31-1021] In phase Sweep, 197 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 983a5c2f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1804.250 ; gain = 0.000
BUFG optimization | Checksum: 983a5c2f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 983a5c2f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1804.250 ; gain = 0.000
Shift Register Optimization | Checksum: 983a5c2f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
Phase 8 Post Processing Netlist | Checksum: a21a3fae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1804.250 ; gain = 0.000
Post Processing Netlist | Checksum: a21a3fae
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 128 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 12993200b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1804.250 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1804.250 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 12993200b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1804.250 ; gain = 0.000
Phase 9 Finalization | Checksum: 12993200b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1804.250 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              97  |             213  |                                            107  |
|  Constant propagation         |             541  |            1419  |                                            107  |
|  Sweep                        |               0  |             356  |                                            197  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            128  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12993200b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1804.250 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 0 Total Ports: 108
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 13b32c713

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1985.246 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13b32c713

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.246 ; gain = 180.996

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17cfbf44f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 1985.246 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 17cfbf44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.246 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1985.246 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17cfbf44f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1985.246 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1985.246 ; gain = 566.074
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1985.246 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.246 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1985.246 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1985.246 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.246 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1985.246 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1985.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1985.246 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 89c70da3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1985.246 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2788c8b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 106ac8e26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 106ac8e26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.246 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 106ac8e26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ad9234c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cf7ff7f0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: cf7ff7f0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 192ea5f8b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1cb3b3d22

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 784 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 305 nets or LUTs. Breaked 2 LUTs, combined 303 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1985.246 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            303  |                   305  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            303  |                   305  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: bf9b86d9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1985.246 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: ebd7c267

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1985.246 ; gain = 0.000
Phase 2 Global Placement | Checksum: ebd7c267

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d4480e65

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 151f58919

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 167d52f16

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1733f7172

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b9001dfe

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 10ebe31cf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c02bb129

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fe180a3b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1985.246 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fe180a3b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b737a066

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.834 | TNS=-17.807 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a1b50924

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 1985.246 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24e286b5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1985.246 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b737a066

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.524. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d61b7849

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.246 ; gain = 0.000

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.246 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d61b7849

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d61b7849

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d61b7849

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.246 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: d61b7849

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.246 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1985.246 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1985.246 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a4eac601

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1985.246 ; gain = 0.000
Ending Placer Task | Checksum: 4e4f41f5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1985.246 ; gain = 0.000
99 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1985.246 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1985.246 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1985.246 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1985.246 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.683 . Memory (MB): peak = 1985.246 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.246 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1985.246 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1985.246 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1985.246 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.746 . Memory (MB): peak = 1985.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1985.246 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.524 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1985.246 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.678 . Memory (MB): peak = 1985.246 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.246 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1985.246 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1985.246 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1985.246 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.740 . Memory (MB): peak = 1985.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 174a7a8c ConstDB: 0 ShapeSum: 210b5479 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 1073b4fb | NumContArr: 8be521b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 19e83fc50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.613 ; gain = 82.367

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19e83fc50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.828 ; gain = 82.582

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19e83fc50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.828 ; gain = 82.582
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 207d22638

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2128.297 ; gain = 143.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.773  | TNS=0.000  | WHS=-0.352 | THS=-207.871|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18798
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18798
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 195f5aee4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 195f5aee4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2726b5aba

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2220.609 ; gain = 235.363
Phase 4 Initial Routing | Checksum: 2726b5aba

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 957
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.734  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2a8d2e7d1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.734  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e93c6dc7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2220.609 ; gain = 235.363
Phase 5 Rip-up And Reroute | Checksum: 1e93c6dc7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23634cec9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2220.609 ; gain = 235.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.734  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 23634cec9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23634cec9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2220.609 ; gain = 235.363
Phase 6 Delay and Skew Optimization | Checksum: 23634cec9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.734  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1f0437d7b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2220.609 ; gain = 235.363
Phase 7 Post Hold Fix | Checksum: 1f0437d7b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.33344 %
  Global Horizontal Routing Utilization  = 4.24941 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f0437d7b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f0437d7b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e3a6a4df

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e3a6a4df

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2220.609 ; gain = 235.363

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.734  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1e3a6a4df

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2220.609 ; gain = 235.363
Total Elapsed time in route_design: 21.593 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 70b5824b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2220.609 ; gain = 235.363
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 70b5824b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2220.609 ; gain = 235.363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2220.609 ; gain = 235.363
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2261.938 ; gain = 41.328
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2293.902 ; gain = 19.105
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.801 . Memory (MB): peak = 2294.633 ; gain = 19.102
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.633 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2294.633 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2294.633 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2294.633 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.941 . Memory (MB): peak = 2294.633 ; gain = 19.102
INFO: [Common 17-1381] The checkpoint 'C:/SchoolWerk/HAC/HLSEindoefening/HLSEindoefeningVivado/HLSEindoefeningVivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2787.051 ; gain = 492.418
INFO: [Common 17-206] Exiting Vivado at Fri May 16 00:24:01 2025...
