# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:54 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:17:54 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:54 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# ** Error: rtl/axil_decoder_addr_wr.sv(3): (vlog-13006) Could not find the package (axil_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# ** Error: rtl/axil_decoder_addr_wr.sv(9): (vlog-2730) Undefined variable: 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(9): (vlog-2388) 'addr' already declared in this scope (axil_decoder_addr_wr) at rtl/axil_decoder_addr_wr.sv(9).
# ** Error: rtl/axil_decoder_addr_wr.sv(10): (vlog-2730) Undefined variable: 'NUMBER_SLAVE'.
# ** Error (suppressible): rtl/axil_decoder_addr_wr.sv(10): (vlog-2388) 'slv_valid' already declared in this scope (axil_decoder_addr_wr) at rtl/axil_decoder_addr_wr.sv(10).
# ** Error: rtl/axil_decoder_addr_wr.sv(68): (vlog-2730) Undefined variable: 'AXI_ADDR_OFFSET'.
# ** Error: rtl/axil_decoder_addr_wr.sv(68): (vlog-2730) Undefined variable: 'AXI_ADDR_RANGE'.
# ** Error: rtl/axil_decoder_addr_wr.sv(9): (vlog-13294) Identifier must be declared with a port mode: addr.
# ** Error: rtl/axil_decoder_addr_wr.sv(10): (vlog-13294) Identifier must be declared with a port mode: slv_valid.
# End time: 15:17:54 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 11
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_decoder_addr_wr.sv"
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:18:54 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:18:54 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:18:54 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# ** Error: rtl/axil_if.sv(3): (vlog-13006) Could not find the package (axil_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# ** Error: rtl/axil_if.sv(6): (vlog-2730) Undefined variable: 'AXI_ADDR_WIDTH'.
# ** Error: rtl/axil_if.sv(11): (vlog-2730) Undefined variable: 'AXI_DATA_WIDTH'.
# End time: 15:18:54 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 11
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_if.sv"
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:22 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:19:22 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:22 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:19:22 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:22 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:19:22 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:22 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:19:22 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:22 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:19:22 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:22 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:19:22 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:22 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:19:22 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:22 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:19:22 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:22 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:19:22 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:22 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:19:23 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:19:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:19:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:19:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:19:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:19:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:19:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:19:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:19:23 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(10): near "[": syntax error, unexpected '[', expecting ';' or ','.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(11): near "[": syntax error, unexpected '[', expecting ';' or ','.
# End time: 15:19:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:51 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:21:51 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:51 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:21:51 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:51 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:21:51 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:51 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:21:51 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:21:52 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:21:52 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:21:52 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:21:52 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:21:52 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:21:52 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:21:52 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:21:52 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:21:52 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:21:52 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:21:52 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:52 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:21:53 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:53 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:21:53 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:21:53 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(10): 'axil_if' is an unknown type.
# Or did you omit the '()' for an instantiation?
# ** Error: tb/axil_interconnect_tb.sv(11): 'axil_if' is an unknown type.
# Or did you omit the '()' for an instantiation?
# End time: 15:21:53 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:26 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:22:26 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:26 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:22:26 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:26 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:22:26 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:26 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:22:26 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:26 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:22:26 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:26 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:22:26 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:26 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:22:27 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:27 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:22:27 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:27 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:22:27 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:27 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:22:27 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:27 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:22:27 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:27 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:22:27 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:27 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:22:27 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:27 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:22:27 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:27 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:22:27 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:27 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:22:27 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:27 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:22:27 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:27 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 15:22:28 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 15:22:28 on Jul 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: tb/axil_interconnect_tb.sv(14): Expected interface instance array, not an interface instance, as an actual for 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(14): Expected interface instance array, not an interface instance, as an actual for 's_axil'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb/vsim/vsim.do PAUSED at line 36
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:33 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:24:33 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:24:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:24:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:24:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:24:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:24:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:24:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:24:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:24:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:24:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:24:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:24:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:24:35 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:24:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:24:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:24:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:24:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:35 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 15:24:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 15:22:28 on Jul 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_rd(fast)".
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=14.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_pkg(fast)
# Loading work.axil_interconnect_wrapper_sv(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_interconnect_wr(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_arbiter_priority_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_interconnect_rd(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_priority_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# Loading work.axil_response_addr_invalid_rd(fast)
# Loading work.axil_if(fast__1)
# Loading work.axil_if(fast__2)
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 44
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 35
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 47
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 48
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 39
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 50
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 183
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 76
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 185
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 81
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 111
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 106
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 113
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 138
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 149
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 202
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 203
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'reg signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 34
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'reg signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 37
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit[3:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 38
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 75
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit[1:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 82
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'reg signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 105
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'reg signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 142
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 143
# ** Error (suppressible): (vsim-2997) Cannot assign a packed type 'bit[1:0]' to an unpacked type 'interface axil_if #()'.
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb File: tb/axil_interconnect_tb.sv Line: 144
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[0]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[1]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[2]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[3]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[4]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[5]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[6]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[7]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[8]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[9]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[10]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[11]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[12]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[13]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[14]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[15]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[16]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[17]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[18]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[19]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[20]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[21]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[22]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[23]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[24]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[25]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[26]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[27]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[28]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[29]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[30]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (18) for port 'grant_wr_trans'. The port definition is at: rtl/axil_crossbar_sm_wr.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_interconnect_wr_inst/axil_crossbar_sm_wr[31]/axil_crossbar_sm_wr_inst File: rtl/axil_interconnect_wr.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(13).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_response_addr_invalid_wr_inst File: rtl/axil_interconnect.sv Line: 133
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_response_addr_invalid_wr_inst File: rtl/axil_interconnect.sv Line: 133
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb/vsim/vsim.do PAUSED at line 36
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:16 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:29:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:29:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:29:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:29:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:29:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:29:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:29:17 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(172): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(173): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(177): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(185): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(186): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(193): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(194): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(200): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(201): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(202): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(203): Nonconstant index into instance array 'm_axil'.
# End time: 15:29:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:35 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:32:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:32:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:32:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:32:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:32:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:32:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:32:36 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(172): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(173): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(177): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(185): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(186): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(193): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(194): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(200): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(201): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(202): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(203): Nonconstant index into instance array 's_axil'.
# End time: 15:32:37 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 17, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:07 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:35:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:35:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:35:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:35:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:35:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:35:09 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:35:09 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(164): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(165): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(166): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(167): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(168): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(169): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(177): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(182): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(189): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(190): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(191): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 'm_axil'.
# End time: 15:35:09 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:00 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:36:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:36:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:36:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:36:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:36:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:36:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:36:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:36:01 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:36:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:36:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:36:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:36:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:36:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:36:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:36:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:36:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:36:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:36:01 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(172): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(173): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(177): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(185): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(186): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(193): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(194): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(200): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(201): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(202): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(203): Nonconstant index into instance array 'm_axil'.
# End time: 15:36:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:42 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:41:42 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:42 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:41:42 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:42 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:41:42 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:42 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:41:42 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:42 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:41:42 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:42 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:41:42 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:42 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:41:43 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:43 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:41:43 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:43 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:41:43 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:43 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:41:43 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:43 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:41:43 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:43 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:41:43 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:43 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:41:43 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:43 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:41:43 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:43 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:41:43 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:43 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:41:43 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:43 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:41:43 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:43 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(172): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(173): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(177): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(185): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(186): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(193): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(194): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(200): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(201): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(202): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(203): Nonconstant index into instance array 's_axil'.
# End time: 15:41:44 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 17, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:15 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:16 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:42:16 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:42:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:42:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:42:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:42:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:17 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:42:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:42:17 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(172): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(173): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(177): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(185): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(186): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(193): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(194): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(200): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(201): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(202): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(203): Nonconstant index into instance array 's_axil'.
# End time: 15:42:17 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:44:10 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:44:10 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:44:10 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:44:10 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:44:10 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:44:10 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:44:10 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:44:10 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:44:10 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:44:10 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:44:10 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:10 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:44:11 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:11 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:44:11 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:11 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:44:11 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:11 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:44:11 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:11 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:44:11 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:11 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:44:11 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:11 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(172): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(173): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(177): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(185): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(186): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(193): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(194): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(200): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(201): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(202): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(203): Nonconstant index into instance array 's_axil'.
# End time: 15:44:11 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:34 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:44:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:44:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:44:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:44:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:44:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:44:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:44:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:44:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:44:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:44:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:44:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:44:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:44:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:44:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:44:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:44:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:44:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:35 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 15:44:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 15:22:28 on Jul 30,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=131, Warnings=48.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb/vsim/vsim.do PAUSED at line 36
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:49 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:44:49 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:49 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:44:49 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:49 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:44:49 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:49 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:44:49 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:49 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:44:49 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:49 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:44:49 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:49 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:44:49 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:49 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:44:50 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:50 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:44:50 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:50 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:44:50 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:50 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:44:50 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:50 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:44:50 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:50 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:44:50 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:50 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:44:50 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:50 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:44:50 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:50 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:44:50 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:50 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:44:50 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:44:50 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 15:44:50 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 15:22:28 on Jul 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=227, Warnings=48.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb/vsim/vsim.do PAUSED at line 36
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:35 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:45:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:45:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:45:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:45:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:45:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:45:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:45:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:45:36 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:45:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:45:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:45:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:45:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:45:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:45:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:45:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:45:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:36 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:45:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:45:36 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 15:45:36 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 15:22:28 on Jul 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(10): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_DATA_WIDTH'.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(11): (vopt-3013) A parameter override is not allowed for localparam 'AXI_ADDR_WIDTH'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=323, Warnings=48.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb/vsim/vsim.do PAUSED at line 36
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:05 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:47:05 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:05 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:47:05 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:05 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:47:05 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:05 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:47:05 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:05 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:47:05 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:05 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:47:05 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:05 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:47:05 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:05 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:47:06 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:06 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:47:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:06 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:47:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:06 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:47:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:06 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:47:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:06 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:47:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:06 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:47:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:06 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:47:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:06 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:47:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:06 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:47:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:06 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 15:47:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 15:22:28 on Jul 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: tb/axil_interconnect_tb.sv(34): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(35): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(37): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(38): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(39): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(41): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(41): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(50): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(52): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(72): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(72): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(75): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(76): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(81): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(82): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(84): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(105): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(106): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(108): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(113): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(115): A variable index into instance array 's_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(135): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(138): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(142): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(143): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(144): A variable index into instance array 'm_axil' is illegal.
# ** Error: tb/axil_interconnect_tb.sv(146): A variable index into instance array 'm_axil' is illegal.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=350, Warnings=48.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb/vsim/vsim.do PAUSED at line 36
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:55 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:47:55 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:55 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:47:55 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:55 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:47:55 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:55 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:47:55 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:55 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:47:55 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:55 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:47:55 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:55 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:47:55 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:55 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:47:56 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:56 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:47:56 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:56 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:47:56 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:56 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:47:56 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:56 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:47:56 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:56 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:47:56 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:56 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:47:56 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:56 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:47:56 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:56 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:47:56 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:56 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:47:56 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:56 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 15:47:56 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 15:22:28 on Jul 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: tb/axil_interconnect_tb.sv(14): No matching inst. array elem. as an actual for 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(14): No matching inst. array elem. as an actual for 's_axil'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=352, Warnings=48.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb/vsim/vsim.do PAUSED at line 36
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:37 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:50:37 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:37 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:50:37 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:37 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:50:37 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:37 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:50:37 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:50:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:50:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:50:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:50:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:50:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:50:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:50:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:50:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:50:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:50:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:50:39 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:50:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:50:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:39 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(171): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(172): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(173): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(182): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(185): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(191): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(193): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(199): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(200): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(201): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(202): Nonconstant index into instance array 's_axil'.
# End time: 15:50:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:06 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:52:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:06 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:52:06 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:06 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:52:07 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:07 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:52:08 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:52:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:08 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:52:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:52:08 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(22): Invalid type 'axil_if'. Please check the type of the variable 's_axil_if'.
# ** Error: tb/axil_interconnect_tb.sv(23): (vlog-2400) Identifier ('axil_if') found where a type or type identifier is required.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(24): near "s_axil_if": syntax error, unexpected IDENTIFIER, expecting TYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(33): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(34): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(36): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(37): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(38): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(43): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(44): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(46): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(47): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(48): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(49): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(54): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: tb/axil_interconnect_tb.sv(61): Function 'new' is allowed only in context of class constructor.
# ** Error: tb/axil_interconnect_tb.sv(61): (vlog-2400) Identifier ('axil_if') found where a type or type identifier is required.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(62): near "m_axil_if": syntax error, unexpected IDENTIFIER, expecting TYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(74): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(75): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(78): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(79): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(80): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(81): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(86): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(87): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: tb/axil_interconnect_tb.sv(94): Function 'new' is allowed only in context of class constructor.
# ** Error: tb/axil_interconnect_tb.sv(94): (vlog-2400) Identifier ('axil_if') found where a type or type identifier is required.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(95): near "s_axil_if": syntax error, unexpected IDENTIFIER, expecting TYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(104): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(105): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(110): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(111): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(112): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(117): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: tb/axil_interconnect_tb.sv(123): (vlog-13282) 'm_axil_if' already declared in this scope.
# ** Error: tb/axil_interconnect_tb.sv(124): Function 'new' is allowed only in context of class constructor.
# ** Error: tb/axil_interconnect_tb.sv(124): (vlog-2400) Identifier ('axil_if') found where a type or type identifier is required.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(125): near "m_axil_if": syntax error, unexpected IDENTIFIER, expecting TYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(137): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(140): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(141): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(142): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(143): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(148): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(149): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) tb/axil_interconnect_tb.sv(150): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: tb/axil_interconnect_tb.sv(169): (vlog-13205) Syntax error found in the scope following 'i'. Is there a missing '::'?
# End time: 15:52:08 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 48, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:39 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:53:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:53:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:53:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:53:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:53:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:53:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:53:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:53:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:53:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:53:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:53:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:53:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:53:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:53:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:53:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:53:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:53:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:40 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(171): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(172): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(173): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(182): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(185): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(191): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(193): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(199): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(200): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(201): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(202): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(216): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(216): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(217): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(217): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(222): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(222): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(223): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(223): Illegal index into array of interfaces.
# End time: 15:53:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:00 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:55:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:55:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:55:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:55:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:55:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:55:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:00 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:55:00 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:55:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:55:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:55:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:55:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:55:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:55:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:55:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:55:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:55:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:01 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:55:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:01 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(171): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(172): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(173): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(182): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(185): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(191): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(193): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(199): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(200): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(201): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(202): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(216): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(216): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(217): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(217): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(222): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(222): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(223): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(223): Illegal index into array of interfaces.
# End time: 15:55:01 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:23 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:56:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:56:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:56:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:56:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:56:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:56:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:56:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:56:23 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:23 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:56:24 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:24 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:56:24 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:24 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:56:24 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:24 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:56:24 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:24 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:56:24 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:24 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:56:24 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:24 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:56:24 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:24 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:56:24 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:24 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:56:24 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:24 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(171): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(172): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(173): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(182): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(185): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(191): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(193): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(199): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(200): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(201): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(202): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(216): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(216): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(217): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(217): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(222): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(222): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(223): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(223): Illegal index into array of interfaces.
# End time: 15:56:24 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:39 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:56:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:56:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:56:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:56:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:56:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:56:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:56:40 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:56:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:56:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:56:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:56:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:56:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:56:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:56:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:56:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:56:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:40 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:56:40 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:40 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(216): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(216): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(217): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(217): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(222): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(222): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(223): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(223): Illegal index into array of interfaces.
# End time: 15:56:41 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:33 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:57:33 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:33 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:57:33 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:33 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:57:33 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:57:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:57:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 15:57:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:57:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:57:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:57:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:57:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:57:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 15:57:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:57:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:57:34 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:34 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:57:35 on Jul 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:57:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:35 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:57:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:35 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error: tb/axil_interconnect_tb.sv(171): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(172): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(173): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(174): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(175): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(176): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(182): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(183): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(184): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(185): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(191): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(192): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(193): Nonconstant index into instance array 'm_axil'.
# ** Error: tb/axil_interconnect_tb.sv(199): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(200): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(201): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(202): Nonconstant index into instance array 's_axil'.
# ** Error: tb/axil_interconnect_tb.sv(216): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(216): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(217): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(217): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(222): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(222): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(223): Illegal index into array of interfaces.
# ** Error: tb/axil_interconnect_tb.sv(223): Illegal index into array of interfaces.
# End time: 15:57:35 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
do tb/vsim/vsim.do
# Enable transcript logging
# transcript on
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:38 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 16:00:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:00:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:00:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 16:00:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 16:00:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_wr.sv 
# -- Compiling module axil_arbiter_priority_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_wr
# End time: 16:00:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 16:00:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 16:00:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 16:00:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 16:00:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:38 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 16:00:38 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_priority_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_arbiter_priority_rd.sv 
# -- Compiling module axil_arbiter_priority_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_priority_rd
# End time: 16:00:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 16:00:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 16:00:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 16:00:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 16:00:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:39 on Jul 30,2024
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 16:00:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:00:39 on Jul 30,2024
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# ** Error (suppressible): tb/axil_interconnect_tb.sv(216): (vlog-13266) No actual value has been specified for a formal argument 's_axil_if' that does not have a default value.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(217): (vlog-13266) No actual value has been specified for a formal argument 's_axil_if' that does not have a default value.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(222): (vlog-13266) No actual value has been specified for a formal argument 'm_axil_if' that does not have a default value.
# ** Error (suppressible): tb/axil_interconnect_tb.sv(223): (vlog-13266) No actual value has been specified for a formal argument 'm_axil_if' that does not have a default value.
# End time: 16:00:39 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 29
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_interconnect_tb.sv"
quit
# End time: 11:41:15 on Jul 31,2024, Elapsed time: 20:18:47
# Errors: 360, Warnings: 48
