#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 19 15:04:16 2019
# Process ID: 21521
# Current directory: /home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/ultra96v2_oob_PWM_w_Int_0_0_synth_1
# Command line: vivado -log ultra96v2_oob_PWM_w_Int_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra96v2_oob_PWM_w_Int_0_0.tcl
# Log file: /home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/ultra96v2_oob_PWM_w_Int_0_0_synth_1/ultra96v2_oob_PWM_w_Int_0_0.vds
# Journal file: /home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/ultra96v2_oob_PWM_w_Int_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ultra96v2_oob_PWM_w_Int_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/training/git/avnet/hdl/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1431.496 ; gain = 0.000 ; free physical = 6861 ; free virtual = 21240
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ultra96v2_oob_PWM_w_Int_0_0, cache-ID = dc0e7de3231ed433.
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 15:04:43 2019...
