{
  "Top": "hdc_maxi",
  "RtlTop": "hdc_maxi",
  "RtlPrefix": "",
  "RtlSubPrefix": "hdc_maxi_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "test_data": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 1, 1, 1>, 0>*",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "test_data",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "test_label_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 1, 1, 1>, 0>*",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "test_label_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "IM": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 1, 1, 1>, 0>*",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "IM",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "AM_out": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 1, 1, 1>, 0>*",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "AM_out",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": [
      "set_directive_top -name hdc_maxi \"hdc_maxi\"",
      "set_directive_array_reshape -dim 1 -factor 256 -type cyclic \"hdc_maxi\" new_IM",
      "set_directive_array_reshape -type cyclic -factor 16 -dim 1 \"hdc_maxi\/hdc_maxi_label0\" test_data_d",
      "set_directive_array_reshape -type cyclic -factor 4 -dim 1 \"hdc_maxi\" ngram",
      "set_directive_array_reshape -type cyclic -factor 4 -dim 2 \"hdc_maxi\" AM"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hdc_maxi"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "88095 ~ 181628",
    "Latency": "88094"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hdc_maxi",
    "Version": "1.0",
    "DisplayName": "Hdc_maxi",
    "Revision": "2112844043",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_hdc_maxi_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/HDC.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hdc_maxi_AM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/hdc_maxi_control_s_axi.vhd",
      "impl\/vhdl\/hdc_maxi_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1.vhd",
      "impl\/vhdl\/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.vhd",
      "impl\/vhdl\/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5.vhd",
      "impl\/vhdl\/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8.vhd",
      "impl\/vhdl\/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.vhd",
      "impl\/vhdl\/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.vhd",
      "impl\/vhdl\/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.vhd",
      "impl\/vhdl\/hdc_maxi_mux_42_8192_1_1.vhd",
      "impl\/vhdl\/hdc_maxi_ngram_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/hdc_maxi_regslice_both.vhd",
      "impl\/vhdl\/hdc_maxi_test_data_d_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/hdc_maxi.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hdc_maxi_AM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/hdc_maxi_control_s_axi.v",
      "impl\/verilog\/hdc_maxi_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1.v",
      "impl\/verilog\/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.v",
      "impl\/verilog\/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5.v",
      "impl\/verilog\/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8.v",
      "impl\/verilog\/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.v",
      "impl\/verilog\/hdc_maxi_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/hdc_maxi_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.v",
      "impl\/verilog\/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.v",
      "impl\/verilog\/hdc_maxi_mux_42_8192_1_1.v",
      "impl\/verilog\/hdc_maxi_ngram_RAM_AUTO_1R1W.v",
      "impl\/verilog\/hdc_maxi_regslice_both.v",
      "impl\/verilog\/hdc_maxi_test_data_d_RAM_AUTO_1R1W.v",
      "impl\/verilog\/hdc_maxi.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/hdc_maxi_v1_0\/data\/hdc_maxi.mdd",
      "impl\/misc\/drivers\/hdc_maxi_v1_0\/data\/hdc_maxi.tcl",
      "impl\/misc\/drivers\/hdc_maxi_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/hdc_maxi_v1_0\/src\/xhdc_maxi.c",
      "impl\/misc\/drivers\/hdc_maxi_v1_0\/src\/xhdc_maxi.h",
      "impl\/misc\/drivers\/hdc_maxi_v1_0\/src\/xhdc_maxi_hw.h",
      "impl\/misc\/drivers\/hdc_maxi_v1_0\/src\/xhdc_maxi_linux.c",
      "impl\/misc\/drivers\/hdc_maxi_v1_0\/src\/xhdc_maxi_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/hdc_maxi.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:test_data:test_label_out:IM:AM_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "test_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "test_data_",
      "ports": [
        "test_data_TDATA",
        "test_data_TDEST",
        "test_data_TID",
        "test_data_TKEEP",
        "test_data_TLAST",
        "test_data_TREADY",
        "test_data_TSTRB",
        "test_data_TUSER",
        "test_data_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "test_data"
        }]
    },
    "test_label_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "test_label_out_",
      "ports": [
        "test_label_out_TDATA",
        "test_label_out_TDEST",
        "test_label_out_TID",
        "test_label_out_TKEEP",
        "test_label_out_TLAST",
        "test_label_out_TREADY",
        "test_label_out_TSTRB",
        "test_label_out_TUSER",
        "test_label_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "test_label_out"
        }]
    },
    "IM": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "IM_",
      "ports": [
        "IM_TDATA",
        "IM_TDEST",
        "IM_TID",
        "IM_TKEEP",
        "IM_TLAST",
        "IM_TREADY",
        "IM_TSTRB",
        "IM_TUSER",
        "IM_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "IM"
        }]
    },
    "AM_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "AM_out_",
      "ports": [
        "AM_out_TDATA",
        "AM_out_TDEST",
        "AM_out_TID",
        "AM_out_TKEEP",
        "AM_out_TLAST",
        "AM_out_TREADY",
        "AM_out_TSTRB",
        "AM_out_TUSER",
        "AM_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "AM_out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "test_data_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "test_data_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "test_data_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "test_data_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "test_data_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "test_data_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "test_data_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "test_data_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "test_data_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "test_label_out_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "test_label_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "test_label_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "test_label_out_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "test_label_out_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "test_label_out_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "test_label_out_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "test_label_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "test_label_out_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "IM_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "IM_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "IM_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "IM_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "IM_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "IM_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "IM_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "IM_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "IM_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "AM_out_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "AM_out_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "AM_out_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "AM_out_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "AM_out_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "AM_out_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "AM_out_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "AM_out_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "AM_out_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hdc_maxi",
      "Instances": [
        {
          "ModuleName": "hdc_maxi_Pipeline_VITIS_LOOP_15_1",
          "InstanceName": "grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139"
        },
        {
          "ModuleName": "hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3",
          "InstanceName": "grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159"
        },
        {
          "ModuleName": "hdc_maxi_Pipeline_VITIS_LOOP_40_5",
          "InstanceName": "grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178"
        },
        {
          "ModuleName": "hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10",
          "InstanceName": "grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203"
        },
        {
          "ModuleName": "hdc_maxi_Pipeline_VITIS_LOOP_51_8",
          "InstanceName": "grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210"
        }
      ]
    },
    "Info": {
      "hdc_maxi_Pipeline_VITIS_LOOP_15_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hdc_maxi_Pipeline_VITIS_LOOP_40_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hdc_maxi_Pipeline_VITIS_LOOP_51_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hdc_maxi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "hdc_maxi_Pipeline_VITIS_LOOP_15_1": {
        "Latency": {
          "LatencyBest": "1002",
          "LatencyAvg": "1002",
          "LatencyWorst": "1002",
          "PipelineII": "1002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.274"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_15_1",
            "TripCount": "1000",
            "Latency": "1000",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "32780",
          "AVAIL_FF": "106400",
          "UTIL_FF": "30",
          "LUT": "16714",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "31",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3": {
        "Latency": {
          "LatencyBest": "5004",
          "LatencyAvg": "5004",
          "LatencyWorst": "5004",
          "PipelineII": "5004",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.877"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_2_VITIS_LOOP_22_3",
            "TripCount": "5000",
            "Latency": "5002",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "307",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "692",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hdc_maxi_Pipeline_VITIS_LOOP_40_5": {
        "Latency": {
          "LatencyBest": "322",
          "LatencyAvg": "322",
          "LatencyWorst": "322",
          "PipelineII": "322",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.194"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_5",
            "TripCount": "320",
            "Latency": "320",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "545",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2438",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hdc_maxi_Pipeline_VITIS_LOOP_51_8": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "37",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_51_8",
            "TripCount": "32",
            "Latency": "35",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "751",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "17272",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "32",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10": {
        "Latency": {
          "LatencyBest": "1907",
          "LatencyAvg": "1907",
          "LatencyWorst": "1907",
          "PipelineII": "1907",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.180"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_68_9_VITIS_LOOP_70_10",
            "TripCount": "1900",
            "Latency": "1905",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "698",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1452",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hdc_maxi": {
        "Latency": {
          "LatencyBest": "88094",
          "LatencyAvg": "91921",
          "LatencyWorst": "181627",
          "PipelineIIMin": "88095",
          "PipelineIIMax": "181628",
          "PipelineII": "88095 ~ 181628",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.180"
        },
        "Loops": [{
            "Name": "hdc_maxi_label0",
            "TripCount": "",
            "LatencyMin": "82081",
            "LatencyMax": "175613",
            "Latency": "82081 ~ 175613",
            "PipelineII": "",
            "PipelineDepthMin": "82081",
            "PipelineDepthMax": "87781",
            "PipelineDepth": "82081 ~ 87781",
            "Loops": [{
                "Name": "VITIS_LOOP_46_6_VITIS_LOOP_48_7",
                "TripCount": "1900",
                "LatencyMin": "79800",
                "LatencyMax": "85500",
                "Latency": "79800 ~ 85500",
                "PipelineII": "",
                "PipelineDepthMin": "42",
                "PipelineDepthMax": "45",
                "PipelineDepth": "42 ~ 45"
              }]
          }],
        "Area": {
          "BRAM_18K": "38",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "13",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "35581",
          "AVAIL_FF": "106400",
          "UTIL_FF": "33",
          "LUT": "40555",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "76",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-01-05 05:23:10 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
