/* Copywight 2020 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 * Authows: AMD
 *
 */

#ifndef __DC_MPCC_DCN30_H__
#define __DC_MPCC_DCN30_H__

#incwude "dcn20/dcn20_mpc.h"

#define MAX_WMU 3

#define TO_DCN30_MPC(mpc_base) \
	containew_of(mpc_base, stwuct dcn30_mpc, base)

#ifdef SWII_MPC_WMU
#undef SWII_MPC_WMU

#define SWII_MPC_WMU(weg_name, bwock, id)\
	.WMU##_##weg_name[id] = BASE(mm ## bwock ## id ## _ ## weg_name ## _BASE_IDX) + \
					mm ## bwock ## id ## _ ## weg_name

#endif


#define MPC_WEG_WIST_DCN3_0(inst)\
	MPC_COMMON_WEG_WIST_DCN1_0(inst),\
	SWII(MPCC_TOP_GAIN, MPCC, inst),\
	SWII(MPCC_BOT_GAIN_INSIDE, MPCC, inst),\
	SWII(MPCC_BOT_GAIN_OUTSIDE, MPCC, inst),\
	SWII(MPCC_MEM_PWW_CTWW, MPCC, inst),\
	SWII(MPCC_OGAM_WUT_INDEX, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WUT_DATA, MPCC_OGAM, inst), \
	SWII(MPCC_GAMUT_WEMAP_COEF_FOWMAT, MPCC_OGAM, inst),\
	SWII(MPCC_GAMUT_WEMAP_MODE, MPCC_OGAM, inst),\
	SWII(MPC_GAMUT_WEMAP_C11_C12_A, MPCC_OGAM, inst),\
	SWII(MPC_GAMUT_WEMAP_C33_C34_A, MPCC_OGAM, inst),\
	SWII(MPC_GAMUT_WEMAP_C11_C12_B, MPCC_OGAM, inst),\
	SWII(MPC_GAMUT_WEMAP_C33_C34_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_CNTW_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_CNTW_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_SWOPE_CNTW_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_SWOPE_CNTW_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_SWOPE_CNTW_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW1_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW1_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW2_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW1_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW2_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_WEGION_32_33, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_OFFSET_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_OFFSET_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_OFFSET_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_BASE_CNTW_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_BASE_CNTW_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_BASE_CNTW_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_CNTW_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_CNTW_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_CNTW_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_SWOPE_CNTW_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_SWOPE_CNTW_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_SWOPE_CNTW_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW1_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW2_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW1_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW2_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW1_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW2_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_WEGION_0_1, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_WEGION_32_33, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_OFFSET_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_OFFSET_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_OFFSET_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_BASE_CNTW_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_BASE_CNTW_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_BASE_CNTW_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_CONTWOW, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM, inst)

#define MPC_OUT_MUX_WEG_WIST_DCN3_0(inst) \
	MPC_OUT_MUX_COMMON_WEG_WIST_DCN1_0(inst),\
	SWII(CSC_MODE, MPC_OUT, inst),\
	SWII(CSC_C11_C12_A, MPC_OUT, inst),\
	SWII(CSC_C33_C34_A, MPC_OUT, inst),\
	SWII(CSC_C11_C12_B, MPC_OUT, inst),\
	SWII(CSC_C33_C34_B, MPC_OUT, inst),\
	SWII(DENOWM_CONTWOW, MPC_OUT, inst),\
	SWII(DENOWM_CWAMP_G_Y, MPC_OUT, inst),\
	SWII(DENOWM_CWAMP_B_CB, MPC_OUT, inst), \
	SW(MPC_OUT_CSC_COEF_FOWMAT)

#define MPC_WMU_GWOBAW_WEG_WIST_DCN3AG \
	SW(MPC_WMU_CONTWOW),\
	SW(MPC_WMU_MEM_PWW_CTWW)

#define MPC_WMU_WEG_WIST_DCN3AG(inst) \
	SWII(SHAPEW_CONTWOW, MPC_WMU, inst),\
	SWII(SHAPEW_OFFSET_W, MPC_WMU, inst),\
	SWII(SHAPEW_OFFSET_G, MPC_WMU, inst),\
	SWII(SHAPEW_OFFSET_B, MPC_WMU, inst),\
	SWII(SHAPEW_SCAWE_W, MPC_WMU, inst),\
	SWII(SHAPEW_SCAWE_G_B, MPC_WMU, inst),\
	SWII(SHAPEW_WUT_INDEX, MPC_WMU, inst),\
	SWII(SHAPEW_WUT_DATA, MPC_WMU, inst),\
	SWII(SHAPEW_WUT_WWITE_EN_MASK, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_STAWT_CNTW_B, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_STAWT_CNTW_G, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_STAWT_CNTW_W, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_END_CNTW_B, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_END_CNTW_G, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_END_CNTW_W, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_0_1, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_2_3, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_4_5, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_6_7, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_8_9, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_10_11, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_12_13, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_14_15, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_16_17, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_18_19, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_20_21, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_22_23, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_24_25, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_26_27, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_28_29, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_30_31, MPC_WMU, inst),\
	SWII(SHAPEW_WAMA_WEGION_32_33, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_STAWT_CNTW_B, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_STAWT_CNTW_G, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_STAWT_CNTW_W, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_END_CNTW_B, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_END_CNTW_G, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_END_CNTW_W, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_0_1, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_2_3, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_4_5, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_6_7, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_8_9, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_10_11, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_12_13, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_14_15, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_16_17, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_18_19, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_20_21, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_22_23, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_24_25, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_26_27, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_28_29, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_30_31, MPC_WMU, inst),\
	SWII(SHAPEW_WAMB_WEGION_32_33, MPC_WMU, inst),\
	SWII_MPC_WMU(3DWUT_MODE, MPC_WMU, inst),\
	SWII_MPC_WMU(3DWUT_INDEX, MPC_WMU, inst),\
	SWII_MPC_WMU(3DWUT_DATA, MPC_WMU, inst),\
	SWII_MPC_WMU(3DWUT_DATA_30BIT, MPC_WMU, inst),\
	SWII_MPC_WMU(3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU, inst),\
	SWII_MPC_WMU(3DWUT_OUT_NOWM_FACTOW, MPC_WMU, inst),\
	SWII_MPC_WMU(3DWUT_OUT_OFFSET_W, MPC_WMU, inst),\
	SWII_MPC_WMU(3DWUT_OUT_OFFSET_G, MPC_WMU, inst),\
	SWII_MPC_WMU(3DWUT_OUT_OFFSET_B, MPC_WMU, inst)


#define MPC_DWB_MUX_WEG_WIST_DCN3_0(inst) \
	SWII_DWB(DWB_MUX, MUX, MPC_DWB, inst)

#define MPC_WEG_VAWIABWE_WIST_DCN3_0 \
	MPC_WEG_VAWIABWE_WIST_DCN2_0 \
	uint32_t DWB_MUX[MAX_DWB]; \
	uint32_t MPCC_GAMUT_WEMAP_COEF_FOWMAT[MAX_MPCC]; \
	uint32_t MPCC_GAMUT_WEMAP_MODE[MAX_MPCC]; \
	uint32_t MPC_GAMUT_WEMAP_C11_C12_A[MAX_MPCC]; \
	uint32_t MPC_GAMUT_WEMAP_C33_C34_A[MAX_MPCC]; \
	uint32_t MPC_GAMUT_WEMAP_C11_C12_B[MAX_MPCC]; \
	uint32_t MPC_GAMUT_WEMAP_C33_C34_B[MAX_MPCC]; \
	uint32_t MPC_WMU_CONTWOW; \
	uint32_t MPC_WMU_MEM_PWW_CTWW; \
	uint32_t SHAPEW_CONTWOW[MAX_WMU]; \
	uint32_t SHAPEW_OFFSET_W[MAX_WMU]; \
	uint32_t SHAPEW_OFFSET_G[MAX_WMU]; \
	uint32_t SHAPEW_OFFSET_B[MAX_WMU]; \
	uint32_t SHAPEW_SCAWE_W[MAX_WMU]; \
	uint32_t SHAPEW_SCAWE_G_B[MAX_WMU]; \
	uint32_t SHAPEW_WUT_INDEX[MAX_WMU]; \
	uint32_t SHAPEW_WUT_DATA[MAX_WMU]; \
	uint32_t SHAPEW_WUT_WWITE_EN_MASK[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_STAWT_CNTW_B[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_STAWT_CNTW_G[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_STAWT_CNTW_W[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_END_CNTW_B[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_END_CNTW_G[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_END_CNTW_W[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_0_1[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_2_3[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_4_5[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_6_7[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_8_9[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_10_11[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_12_13[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_14_15[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_16_17[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_18_19[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_20_21[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_22_23[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_24_25[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_26_27[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_28_29[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_30_31[MAX_WMU]; \
	uint32_t SHAPEW_WAMA_WEGION_32_33[MAX_WMU]; \
	uint32_t MPCC_OGAM_WAMA_STAWT_SWOPE_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_STAWT_SWOPE_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_STAWT_SWOPE_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_OFFSET_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_OFFSET_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_OFFSET_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_STAWT_BASE_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_STAWT_BASE_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_STAWT_BASE_CNTW_W[MAX_MPCC];\
	uint32_t SHAPEW_WAMB_STAWT_CNTW_B[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_STAWT_CNTW_G[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_STAWT_CNTW_W[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_END_CNTW_B[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_END_CNTW_G[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_END_CNTW_W[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_0_1[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_2_3[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_4_5[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_6_7[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_8_9[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_10_11[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_12_13[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_14_15[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_16_17[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_18_19[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_20_21[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_22_23[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_24_25[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_26_27[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_28_29[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_30_31[MAX_WMU]; \
	uint32_t SHAPEW_WAMB_WEGION_32_33[MAX_WMU]; \
	uint32_t WMU_3DWUT_MODE[MAX_WMU]; \
	uint32_t WMU_3DWUT_INDEX[MAX_WMU]; \
	uint32_t WMU_3DWUT_DATA[MAX_WMU]; \
	uint32_t WMU_3DWUT_DATA_30BIT[MAX_WMU]; \
	uint32_t WMU_3DWUT_WEAD_WWITE_CONTWOW[MAX_WMU]; \
	uint32_t WMU_3DWUT_OUT_NOWM_FACTOW[MAX_WMU]; \
	uint32_t WMU_3DWUT_OUT_OFFSET_W[MAX_WMU]; \
	uint32_t WMU_3DWUT_OUT_OFFSET_G[MAX_WMU]; \
	uint32_t WMU_3DWUT_OUT_OFFSET_B[MAX_WMU]; \
	uint32_t MPCC_OGAM_WAMB_STAWT_SWOPE_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_STAWT_SWOPE_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_STAWT_SWOPE_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_CONTWOW[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WUT_CONTWOW[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_OFFSET_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_OFFSET_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_OFFSET_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_STAWT_BASE_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_STAWT_BASE_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_STAWT_BASE_CNTW_W[MAX_MPCC]; \
	uint32_t MPC_OUT_CSC_COEF_FOWMAT

#define MPC_WEG_VAWIABWE_WIST_DCN32 \
	uint32_t MPCC_MOVABWE_CM_WOCATION_CONTWOW[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_CONTWOW[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_OFFSET_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_OFFSET_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_OFFSET_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_SCAWE_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_SCAWE_G_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WUT_INDEX[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WUT_DATA[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WUT_WWITE_EN_MASK[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_STAWT_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_STAWT_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_STAWT_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_END_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_END_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_END_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_0_1[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_2_3[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_4_5[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_6_7[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_8_9[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_10_11[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_12_13[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_14_15[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_16_17[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_18_19[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_20_21[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_22_23[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_24_25[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_26_27[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_28_29[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_30_31[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMA_WEGION_32_33[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_STAWT_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_STAWT_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_STAWT_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_END_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_END_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_END_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_0_1[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_2_3[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_4_5[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_6_7[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_8_9[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_10_11[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_12_13[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_14_15[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_16_17[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_18_19[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_20_21[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_22_23[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_24_25[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_26_27[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_28_29[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_30_31[MAX_MPCC]; \
	uint32_t MPCC_MCM_SHAPEW_WAMB_WEGION_32_33[MAX_MPCC]; \
	uint32_t MPCC_MCM_3DWUT_MODE[MAX_MPCC]; \
	uint32_t MPCC_MCM_3DWUT_INDEX[MAX_MPCC]; \
	uint32_t MPCC_MCM_3DWUT_DATA[MAX_MPCC]; \
	uint32_t MPCC_MCM_3DWUT_DATA_30BIT[MAX_MPCC]; \
	uint32_t MPCC_MCM_3DWUT_WEAD_WWITE_CONTWOW[MAX_MPCC]; \
	uint32_t MPCC_MCM_3DWUT_OUT_NOWM_FACTOW[MAX_MPCC]; \
	uint32_t MPCC_MCM_3DWUT_OUT_OFFSET_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_3DWUT_OUT_OFFSET_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_3DWUT_OUT_OFFSET_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_CONTWOW[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WUT_INDEX[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WUT_DATA[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WUT_CONTWOW[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_STAWT_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_STAWT_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_STAWT_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_STAWT_SWOPE_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_STAWT_SWOPE_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_STAWT_SWOPE_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_STAWT_BASE_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_STAWT_BASE_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_STAWT_BASE_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_END_CNTW1_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_END_CNTW2_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_END_CNTW1_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_END_CNTW2_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_END_CNTW1_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_END_CNTW2_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_OFFSET_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_OFFSET_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_OFFSET_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_0_1[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_2_3[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_4_5[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_6_7[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_8_9[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_10_11[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_12_13[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_14_15[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_16_17[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_18_19[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_20_21[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_22_23[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_24_25[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_26_27[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_28_29[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_30_31[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMA_WEGION_32_33[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_STAWT_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_STAWT_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_STAWT_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_STAWT_SWOPE_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_STAWT_SWOPE_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_STAWT_SWOPE_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_STAWT_BASE_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_STAWT_BASE_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_STAWT_BASE_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_END_CNTW1_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_END_CNTW2_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_END_CNTW1_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_END_CNTW2_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_END_CNTW1_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_END_CNTW2_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_OFFSET_B[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_OFFSET_G[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_OFFSET_W[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_0_1[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_2_3[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_4_5[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_6_7[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_8_9[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_10_11[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_12_13[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_14_15[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_16_17[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_18_19[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_20_21[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_22_23[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_24_25[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_26_27[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_28_29[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_30_31[MAX_MPCC]; \
	uint32_t MPCC_MCM_1DWUT_WAMB_WEGION_32_33[MAX_MPCC]; \
	uint32_t MPCC_MCM_MEM_PWW_CTWW[MAX_MPCC]

#define MPC_COMMON_MASK_SH_WIST_DCN3_0(mask_sh) \
	MPC_COMMON_MASK_SH_WIST_DCN1_0(mask_sh),\
	SF(MPCC0_MPCC_CONTWOW, MPCC_BG_BPC, mask_sh),\
	SF(MPCC0_MPCC_CONTWOW, MPCC_BOT_GAIN_MODE, mask_sh),\
	SF(MPCC0_MPCC_TOP_GAIN, MPCC_TOP_GAIN, mask_sh),\
	SF(MPCC0_MPCC_BOT_GAIN_INSIDE, MPCC_BOT_GAIN_INSIDE, mask_sh),\
	SF(MPCC0_MPCC_BOT_GAIN_OUTSIDE, MPCC_BOT_GAIN_OUTSIDE, mask_sh),\
	SF(MPC_OUT0_CSC_MODE, MPC_OCSC_MODE, mask_sh),\
	SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C11_A, mask_sh),\
	SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C12_A, mask_sh),\
	SF(MPCC0_MPCC_STATUS, MPCC_DISABWED, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_FOWCE, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_DIS, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_STATE, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_MODE, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_CWAMP_MAX_W_CW, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_CWAMP_MIN_W_CW, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_G_Y, MPC_OUT_DENOWM_CWAMP_MAX_G_Y, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_G_Y, MPC_OUT_DENOWM_CWAMP_MIN_G_Y, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_B_CB, MPC_OUT_DENOWM_CWAMP_MAX_B_CB, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_B_CB, MPC_OUT_DENOWM_CWAMP_MIN_B_CB, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_MODE, MPCC_GAMUT_WEMAP_MODE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_MODE, MPCC_GAMUT_WEMAP_MODE_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_COEF_FOWMAT, MPCC_GAMUT_WEMAP_COEF_FOWMAT, mask_sh),\
	SF(MPCC_OGAM0_MPC_GAMUT_WEMAP_C11_C12_A, MPCC_GAMUT_WEMAP_C11_A, mask_sh),\
	SF(MPCC_OGAM0_MPC_GAMUT_WEMAP_C11_C12_A, MPCC_GAMUT_WEMAP_C12_A, mask_sh),\
	SF(MPC_DWB0_MUX, MPC_DWB0_MUX, mask_sh),\
	SF(MPC_DWB0_MUX, MPC_DWB0_MUX_STATUS, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_WATE_CONTWOW, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_WATE_CONTWOW_DISABWE, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_FWOW_CONTWOW_MODE, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_FWOW_CONTWOW_COUNT, mask_sh), \
	SF(MPC_WMU_CONTWOW, MPC_WMU0_MUX, mask_sh), \
	SF(MPC_WMU_CONTWOW, MPC_WMU1_MUX, mask_sh), \
	SF(MPC_WMU_CONTWOW, MPC_WMU0_MUX_STATUS, mask_sh), \
	SF(MPC_WMU_CONTWOW, MPC_WMU1_MUX_STATUS, mask_sh), \
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM_WAMA_EXP_WEGION_END_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM_WAMA_EXP_WEGION_END_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW1_B, MPCC_OGAM_WAMA_EXP_WEGION_END_BASE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_SWOPE_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_BASE_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_BASE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_B, MPCC_OGAM_WAMA_OFFSET_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_G, MPCC_OGAM_WAMA_OFFSET_G, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_W, MPCC_OGAM_WAMA_OFFSET_W, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_INDEX, MPCC_OGAM_WUT_INDEX, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_MODE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_SEWECT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_PWW_DISABWE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_MODE_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_SEWECT_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_WWITE_COWOW_MASK, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_WEAD_COWOW_SEW, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_WEAD_DBG, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_HOST_SEW, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_CONFIG_MODE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_STATUS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_DATA, MPCC_OGAM_WUT_DATA, mask_sh),\
	SF(MPC_WMU0_3DWUT_MODE, MPC_WMU_3DWUT_MODE, mask_sh),\
	SF(MPC_WMU0_3DWUT_MODE, MPC_WMU_3DWUT_SIZE, mask_sh),\
	SF(MPC_WMU0_3DWUT_MODE, MPC_WMU_3DWUT_MODE_CUWWENT, mask_sh),\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_WWITE_EN_MASK, mask_sh),\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_WAM_SEW, mask_sh),\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_30BIT_EN, mask_sh),\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_CONFIG_STATUS, mask_sh),\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_WEAD_SEW, mask_sh),\
	SF(MPC_WMU0_3DWUT_INDEX, MPC_WMU_3DWUT_INDEX, mask_sh),\
	SF(MPC_WMU0_3DWUT_DATA, MPC_WMU_3DWUT_DATA0, mask_sh),\
	SF(MPC_WMU0_3DWUT_DATA, MPC_WMU_3DWUT_DATA1, mask_sh),\
	SF(MPC_WMU0_3DWUT_DATA_30BIT, MPC_WMU_3DWUT_DATA_30BIT, mask_sh),\
	SF(MPC_WMU0_SHAPEW_CONTWOW, MPC_WMU_SHAPEW_WUT_MODE, mask_sh),\
	SF(MPC_WMU0_SHAPEW_CONTWOW, MPC_WMU_SHAPEW_WUT_MODE_CUWWENT, mask_sh),\
	SF(MPC_WMU0_SHAPEW_OFFSET_W, MPC_WMU_SHAPEW_OFFSET_W, mask_sh),\
	SF(MPC_WMU0_SHAPEW_OFFSET_G, MPC_WMU_SHAPEW_OFFSET_G, mask_sh),\
	SF(MPC_WMU0_SHAPEW_OFFSET_B, MPC_WMU_SHAPEW_OFFSET_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_SCAWE_W, MPC_WMU_SHAPEW_SCAWE_W, mask_sh),\
	SF(MPC_WMU0_SHAPEW_SCAWE_G_B, MPC_WMU_SHAPEW_SCAWE_G, mask_sh),\
	SF(MPC_WMU0_SHAPEW_SCAWE_G_B, MPC_WMU_SHAPEW_SCAWE_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_INDEX, MPC_WMU_SHAPEW_WUT_INDEX, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_DATA, MPC_WMU_SHAPEW_WUT_DATA, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_WWITE_EN_MASK, MPC_WMU_SHAPEW_WUT_WWITE_EN_MASK, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_WWITE_EN_MASK, MPC_WMU_SHAPEW_WUT_WWITE_SEW, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_WWITE_EN_MASK, MPC_WMU_SHAPEW_CONFIG_STATUS, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_STAWT_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_STAWT_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_STAWT_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_END_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_END_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_END_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_END_BASE_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_MEM_PWW_FOWCE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_MEM_PWW_DIS, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_SHAPEW_MEM_PWW_STATE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_3DWUT_MEM_PWW_STATE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU1_MEM_PWW_FOWCE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU1_MEM_PWW_DIS, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU1_SHAPEW_MEM_PWW_STATE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU1_3DWUT_MEM_PWW_STATE, mask_sh),\
	SF(CUW_VUPDATE_WOCK_SET0, CUW_VUPDATE_WOCK_SET, mask_sh)


#define MPC_COMMON_MASK_SH_WIST_DCN30(mask_sh) \
	MPC_COMMON_MASK_SH_WIST_DCN1_0(mask_sh),\
	SF(MPCC0_MPCC_CONTWOW, MPCC_BG_BPC, mask_sh),\
	SF(MPCC0_MPCC_CONTWOW, MPCC_BOT_GAIN_MODE, mask_sh),\
	SF(MPCC0_MPCC_TOP_GAIN, MPCC_TOP_GAIN, mask_sh),\
	SF(MPCC0_MPCC_BOT_GAIN_INSIDE, MPCC_BOT_GAIN_INSIDE, mask_sh),\
	SF(MPCC0_MPCC_BOT_GAIN_OUTSIDE, MPCC_BOT_GAIN_OUTSIDE, mask_sh),\
	SF(MPC_OUT0_CSC_MODE, MPC_OCSC_MODE, mask_sh),\
	SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C11_A, mask_sh),\
	SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C12_A, mask_sh),\
	SF(MPCC0_MPCC_STATUS, MPCC_DISABWED, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_FOWCE, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_DIS, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_WOW_PWW_MODE, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_STATE, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_MODE, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_CWAMP_MAX_W_CW, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_CWAMP_MIN_W_CW, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_G_Y, MPC_OUT_DENOWM_CWAMP_MAX_G_Y, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_G_Y, MPC_OUT_DENOWM_CWAMP_MIN_G_Y, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_B_CB, MPC_OUT_DENOWM_CWAMP_MAX_B_CB, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_B_CB, MPC_OUT_DENOWM_CWAMP_MIN_B_CB, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_MODE, MPCC_GAMUT_WEMAP_MODE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_MODE, MPCC_GAMUT_WEMAP_MODE_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_COEF_FOWMAT, MPCC_GAMUT_WEMAP_COEF_FOWMAT, mask_sh),\
	SF(MPCC_OGAM0_MPC_GAMUT_WEMAP_C11_C12_A, MPCC_GAMUT_WEMAP_C11_A, mask_sh),\
	SF(MPCC_OGAM0_MPC_GAMUT_WEMAP_C11_C12_A, MPCC_GAMUT_WEMAP_C12_A, mask_sh),\
	SF(MPC_DWB0_MUX, MPC_DWB0_MUX, mask_sh),\
	SF(MPC_DWB0_MUX, MPC_DWB0_MUX_STATUS, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_WATE_CONTWOW, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_WATE_CONTWOW_DISABWE, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_FWOW_CONTWOW_MODE, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_FWOW_CONTWOW_COUNT, mask_sh), \
	SF(MPC_WMU_CONTWOW, MPC_WMU0_MUX, mask_sh), \
	SF(MPC_WMU_CONTWOW, MPC_WMU1_MUX, mask_sh), \
	SF(MPC_WMU_CONTWOW, MPC_WMU0_MUX_STATUS, mask_sh), \
	SF(MPC_WMU_CONTWOW, MPC_WMU1_MUX_STATUS, mask_sh), \
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM_WAMA_EXP_WEGION_END_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM_WAMA_EXP_WEGION_END_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW1_B, MPCC_OGAM_WAMA_EXP_WEGION_END_BASE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_SWOPE_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_BASE_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_BASE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_B, MPCC_OGAM_WAMA_OFFSET_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_G, MPCC_OGAM_WAMA_OFFSET_G, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_W, MPCC_OGAM_WAMA_OFFSET_W, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_INDEX, MPCC_OGAM_WUT_INDEX, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_MODE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_SEWECT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_PWW_DISABWE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_MODE_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_SEWECT_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_WWITE_COWOW_MASK, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_WEAD_COWOW_SEW, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_WEAD_DBG, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_HOST_SEW, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_CONFIG_MODE, mask_sh),\
	/*SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_STATUS, mask_sh),*/\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_DATA, MPCC_OGAM_WUT_DATA, mask_sh),\
	SF(MPC_WMU0_3DWUT_MODE, MPC_WMU_3DWUT_MODE, mask_sh),\
	SF(MPC_WMU0_3DWUT_MODE, MPC_WMU_3DWUT_SIZE, mask_sh),\
	/*SF(MPC_WMU0_3DWUT_MODE, MPC_WMU_3DWUT_MODE_CUWWENT, mask_sh),*/\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_WWITE_EN_MASK, mask_sh),\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_WAM_SEW, mask_sh),\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_30BIT_EN, mask_sh),\
	/*SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_CONFIG_STATUS, mask_sh),*/\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_WEAD_SEW, mask_sh),\
	SF(MPC_WMU0_3DWUT_INDEX, MPC_WMU_3DWUT_INDEX, mask_sh),\
	SF(MPC_WMU0_3DWUT_DATA, MPC_WMU_3DWUT_DATA0, mask_sh),\
	SF(MPC_WMU0_3DWUT_DATA, MPC_WMU_3DWUT_DATA1, mask_sh),\
	SF(MPC_WMU0_3DWUT_DATA_30BIT, MPC_WMU_3DWUT_DATA_30BIT, mask_sh),\
	SF(MPC_WMU0_SHAPEW_CONTWOW, MPC_WMU_SHAPEW_WUT_MODE, mask_sh),\
	/*SF(MPC_WMU0_SHAPEW_CONTWOW, MPC_WMU_SHAPEW_WUT_MODE_CUWWENT, mask_sh),*/\
	SF(MPC_WMU0_SHAPEW_OFFSET_W, MPC_WMU_SHAPEW_OFFSET_W, mask_sh),\
	SF(MPC_WMU0_SHAPEW_OFFSET_G, MPC_WMU_SHAPEW_OFFSET_G, mask_sh),\
	SF(MPC_WMU0_SHAPEW_OFFSET_B, MPC_WMU_SHAPEW_OFFSET_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_SCAWE_W, MPC_WMU_SHAPEW_SCAWE_W, mask_sh),\
	SF(MPC_WMU0_SHAPEW_SCAWE_G_B, MPC_WMU_SHAPEW_SCAWE_G, mask_sh),\
	SF(MPC_WMU0_SHAPEW_SCAWE_G_B, MPC_WMU_SHAPEW_SCAWE_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_INDEX, MPC_WMU_SHAPEW_WUT_INDEX, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_DATA, MPC_WMU_SHAPEW_WUT_DATA, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_WWITE_EN_MASK, MPC_WMU_SHAPEW_WUT_WWITE_EN_MASK, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_WWITE_EN_MASK, MPC_WMU_SHAPEW_WUT_WWITE_SEW, mask_sh),\
	/*SF(MPC_WMU0_SHAPEW_WUT_WWITE_EN_MASK, MPC_WMU_SHAPEW_CONFIG_STATUS, mask_sh),*/\
	SF(MPC_WMU0_SHAPEW_WAMA_STAWT_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_STAWT_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_STAWT_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_END_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_END_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_END_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_END_BASE_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_MEM_PWW_FOWCE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_MEM_PWW_DIS, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_SHAPEW_MEM_PWW_STATE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_3DWUT_MEM_PWW_STATE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_MEM_WOW_PWW_MODE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU1_MEM_PWW_FOWCE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU1_MEM_PWW_DIS, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU1_SHAPEW_MEM_PWW_STATE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU1_3DWUT_MEM_PWW_STATE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU1_MEM_WOW_PWW_MODE, mask_sh),\
	SF(MPC_WMU0_SHAPEW_CONTWOW, MPC_WMU_SHAPEW_MODE_CUWWENT, mask_sh),\
	SF(CUW_VUPDATE_WOCK_SET0, CUW_VUPDATE_WOCK_SET, mask_sh)


#define MPC_WEG_FIEWD_WIST_DCN3_0(type) \
	MPC_WEG_FIEWD_WIST_DCN2_0(type) \
	type MPC_DWB0_MUX;\
	type MPC_DWB0_MUX_STATUS;\
	type MPC_OUT_WATE_CONTWOW;\
	type MPC_OUT_WATE_CONTWOW_DISABWE;\
	type MPC_OUT_FWOW_CONTWOW_MODE;\
	type MPC_OUT_FWOW_CONTWOW_COUNT; \
	type MPCC_GAMUT_WEMAP_MODE; \
	type MPCC_GAMUT_WEMAP_MODE_CUWWENT;\
	type MPCC_GAMUT_WEMAP_COEF_FOWMAT; \
	type MPCC_GAMUT_WEMAP_C11_A; \
	type MPCC_GAMUT_WEMAP_C12_A; \
	type MPC_WMU0_MUX; \
	type MPC_WMU1_MUX; \
	type MPC_WMU0_MUX_STATUS; \
	type MPC_WMU1_MUX_STATUS; \
	type MPC_WMU0_MEM_PWW_FOWCE;\
	type MPC_WMU0_MEM_PWW_DIS;\
	type MPC_WMU0_MEM_WOW_PWW_MODE;\
	type MPC_WMU0_SHAPEW_MEM_PWW_STATE;\
	type MPC_WMU0_3DWUT_MEM_PWW_STATE;\
	type MPC_WMU1_MEM_PWW_FOWCE;\
	type MPC_WMU1_MEM_PWW_DIS;\
	type MPC_WMU1_MEM_WOW_PWW_MODE;\
	type MPC_WMU1_SHAPEW_MEM_PWW_STATE;\
	type MPC_WMU1_3DWUT_MEM_PWW_STATE;\
	type MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SWOPE_B; \
	type MPCC_OGAM_WAMA_EXP_WEGION_STAWT_BASE_B;\
	type MPCC_OGAM_WAMA_OFFSET_B;\
	type MPCC_OGAM_WAMA_OFFSET_G;\
	type MPCC_OGAM_WAMA_OFFSET_W;\
	type MPCC_OGAM_SEWECT; \
	type MPCC_OGAM_PWW_DISABWE; \
	type MPCC_OGAM_MODE_CUWWENT; \
	type MPCC_OGAM_SEWECT_CUWWENT; \
	type MPCC_OGAM_WUT_WWITE_COWOW_MASK; \
	type MPCC_OGAM_WUT_WEAD_COWOW_SEW; \
	type MPCC_OGAM_WUT_WEAD_DBG; \
	type MPCC_OGAM_WUT_HOST_SEW; \
	type MPCC_OGAM_WUT_CONFIG_MODE; \
	type MPCC_OGAM_WUT_STATUS; \
	type MPCC_OGAM_WAMA_STAWT_BASE_CNTW_B;\
	type MPCC_OGAM_MEM_WOW_PWW_MODE;\
	type MPCC_OGAM_MEM_PWW_STATE;\
	type MPC_WMU_3DWUT_MODE; \
	type MPC_WMU_3DWUT_SIZE; \
	type MPC_WMU_3DWUT_MODE_CUWWENT; \
	type MPC_WMU_3DWUT_WWITE_EN_MASK;\
	type MPC_WMU_3DWUT_WAM_SEW;\
	type MPC_WMU_3DWUT_30BIT_EN;\
	type MPC_WMU_3DWUT_CONFIG_STATUS;\
	type MPC_WMU_3DWUT_WEAD_SEW;\
	type MPC_WMU_3DWUT_INDEX;\
	type MPC_WMU_3DWUT_DATA0;\
	type MPC_WMU_3DWUT_DATA1;\
	type MPC_WMU_3DWUT_DATA_30BIT;\
	type MPC_WMU_SHAPEW_WUT_MODE;\
	type MPC_WMU_SHAPEW_WUT_MODE_CUWWENT;\
	type MPC_WMU_SHAPEW_OFFSET_W;\
	type MPC_WMU_SHAPEW_OFFSET_G;\
	type MPC_WMU_SHAPEW_OFFSET_B;\
	type MPC_WMU_SHAPEW_SCAWE_W;\
	type MPC_WMU_SHAPEW_SCAWE_G;\
	type MPC_WMU_SHAPEW_SCAWE_B;\
	type MPC_WMU_SHAPEW_WUT_INDEX;\
	type MPC_WMU_SHAPEW_WUT_DATA;\
	type MPC_WMU_SHAPEW_WUT_WWITE_EN_MASK;\
	type MPC_WMU_SHAPEW_WUT_WWITE_SEW;\
	type MPC_WMU_SHAPEW_CONFIG_STATUS;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION_STAWT_B;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION_STAWT_SEGMENT_B;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION_END_B;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION_END_BASE_B;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION0_WUT_OFFSET;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION0_NUM_SEGMENTS;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION1_WUT_OFFSET;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION1_NUM_SEGMENTS;\
	type MPC_WMU_SHAPEW_MODE_CUWWENT

#define MPC_WEG_FIEWD_WIST_DCN32(type) \
	type MPCC_MOVABWE_CM_WOCATION_CNTW;\
	type MPCC_MOVABWE_CM_WOCATION_CNTW_CUWWENT;\
	type MPCC_MCM_SHAPEW_MEM_PWW_FOWCE;\
	type MPCC_MCM_SHAPEW_MEM_PWW_DIS;\
	type MPCC_MCM_SHAPEW_MEM_WOW_PWW_MODE;\
	type MPCC_MCM_3DWUT_MEM_PWW_FOWCE;\
	type MPCC_MCM_3DWUT_MEM_PWW_DIS;\
	type MPCC_MCM_3DWUT_MEM_WOW_PWW_MODE;\
	type MPCC_MCM_1DWUT_MEM_PWW_FOWCE;\
	type MPCC_MCM_1DWUT_MEM_PWW_DIS;\
	type MPCC_MCM_1DWUT_MEM_WOW_PWW_MODE;\
	type MPCC_MCM_SHAPEW_MEM_PWW_STATE;\
	type MPCC_MCM_3DWUT_MEM_PWW_STATE;\
	type MPCC_MCM_1DWUT_MEM_PWW_STATE;\
	type MPCC_MCM_3DWUT_MODE; \
	type MPCC_MCM_3DWUT_SIZE; \
	type MPCC_MCM_3DWUT_MODE_CUWWENT; \
	type MPCC_MCM_3DWUT_WWITE_EN_MASK;\
	type MPCC_MCM_3DWUT_WAM_SEW;\
	type MPCC_MCM_3DWUT_30BIT_EN;\
	type MPCC_MCM_3DWUT_CONFIG_STATUS;\
	type MPCC_MCM_3DWUT_WEAD_SEW;\
	type MPCC_MCM_3DWUT_INDEX;\
	type MPCC_MCM_3DWUT_DATA0;\
	type MPCC_MCM_3DWUT_DATA1;\
	type MPCC_MCM_3DWUT_DATA_30BIT;\
	type MPCC_MCM_SHAPEW_WUT_MODE;\
	type MPCC_MCM_SHAPEW_MODE_CUWWENT;\
	type MPCC_MCM_SHAPEW_OFFSET_W;\
	type MPCC_MCM_SHAPEW_OFFSET_G;\
	type MPCC_MCM_SHAPEW_OFFSET_B;\
	type MPCC_MCM_SHAPEW_SCAWE_W;\
	type MPCC_MCM_SHAPEW_SCAWE_G;\
	type MPCC_MCM_SHAPEW_SCAWE_B;\
	type MPCC_MCM_SHAPEW_WUT_INDEX;\
	type MPCC_MCM_SHAPEW_WUT_DATA;\
	type MPCC_MCM_SHAPEW_WUT_WWITE_EN_MASK;\
	type MPCC_MCM_SHAPEW_WUT_WWITE_SEW;\
	type MPCC_MCM_SHAPEW_CONFIG_STATUS;\
	type MPCC_MCM_SHAPEW_WAMA_EXP_WEGION_STAWT_B;\
	type MPCC_MCM_SHAPEW_WAMA_EXP_WEGION_STAWT_SEGMENT_B;\
	type MPCC_MCM_SHAPEW_WAMA_EXP_WEGION_END_B;\
	type MPCC_MCM_SHAPEW_WAMA_EXP_WEGION_END_BASE_B;\
	type MPCC_MCM_SHAPEW_WAMA_EXP_WEGION0_WUT_OFFSET;\
	type MPCC_MCM_SHAPEW_WAMA_EXP_WEGION0_NUM_SEGMENTS;\
	type MPCC_MCM_SHAPEW_WAMA_EXP_WEGION1_WUT_OFFSET;\
	type MPCC_MCM_SHAPEW_WAMA_EXP_WEGION1_NUM_SEGMENTS; \
	type MPCC_MCM_1DWUT_MODE;\
	type MPCC_MCM_1DWUT_SEWECT;\
	type MPCC_MCM_1DWUT_PWW_DISABWE;\
	type MPCC_MCM_1DWUT_MODE_CUWWENT;\
	type MPCC_MCM_1DWUT_SEWECT_CUWWENT;\
	type MPCC_MCM_1DWUT_WUT_INDEX;\
	type MPCC_MCM_1DWUT_WUT_DATA;\
	type MPCC_MCM_1DWUT_WUT_WWITE_COWOW_MASK;\
	type MPCC_MCM_1DWUT_WUT_WEAD_COWOW_SEW;\
	type MPCC_MCM_1DWUT_WUT_HOST_SEW;\
	type MPCC_MCM_1DWUT_WUT_CONFIG_MODE;\
	type MPCC_MCM_1DWUT_WAMA_EXP_WEGION_STAWT_B;\
	type MPCC_MCM_1DWUT_WAMA_EXP_WEGION_STAWT_SEGMENT_B;\
	type MPCC_MCM_1DWUT_WAMA_EXP_WEGION_STAWT_SWOPE_B;\
	type MPCC_MCM_1DWUT_WAMA_EXP_WEGION_STAWT_BASE_B;\
	type MPCC_MCM_1DWUT_WAMA_EXP_WEGION_END_BASE_B;\
	type MPCC_MCM_1DWUT_WAMA_EXP_WEGION_END_B;\
	type MPCC_MCM_1DWUT_WAMA_EXP_WEGION_END_SWOPE_B;\
	type MPCC_MCM_1DWUT_WAMA_OFFSET_B;\
	type MPCC_MCM_1DWUT_WAMA_OFFSET_G;\
	type MPCC_MCM_1DWUT_WAMA_OFFSET_W;\
	type MPCC_MCM_1DWUT_WAMA_EXP_WEGION0_WUT_OFFSET;\
	type MPCC_MCM_1DWUT_WAMA_EXP_WEGION0_NUM_SEGMENTS;\
	type MPCC_MCM_1DWUT_WAMA_EXP_WEGION1_WUT_OFFSET;\
	type MPCC_MCM_1DWUT_WAMA_EXP_WEGION1_NUM_SEGMENTS


#define MPC_COMMON_MASK_SH_WIST_DCN303(mask_sh) \
	MPC_COMMON_MASK_SH_WIST_DCN1_0(mask_sh),\
	SF(MPCC0_MPCC_CONTWOW, MPCC_BG_BPC, mask_sh),\
	SF(MPCC0_MPCC_CONTWOW, MPCC_BOT_GAIN_MODE, mask_sh),\
	SF(MPCC0_MPCC_TOP_GAIN, MPCC_TOP_GAIN, mask_sh),\
	SF(MPCC0_MPCC_BOT_GAIN_INSIDE, MPCC_BOT_GAIN_INSIDE, mask_sh),\
	SF(MPCC0_MPCC_BOT_GAIN_OUTSIDE, MPCC_BOT_GAIN_OUTSIDE, mask_sh),\
	SF(MPC_OUT0_CSC_MODE, MPC_OCSC_MODE, mask_sh),\
	SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C11_A, mask_sh),\
	SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C12_A, mask_sh),\
	SF(MPCC0_MPCC_STATUS, MPCC_DISABWED, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_FOWCE, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_DIS, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_WOW_PWW_MODE, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_STATE, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_MODE, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_CWAMP_MAX_W_CW, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_CWAMP_MIN_W_CW, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_G_Y, MPC_OUT_DENOWM_CWAMP_MAX_G_Y, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_G_Y, MPC_OUT_DENOWM_CWAMP_MIN_G_Y, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_B_CB, MPC_OUT_DENOWM_CWAMP_MAX_B_CB, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_B_CB, MPC_OUT_DENOWM_CWAMP_MIN_B_CB, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_MODE, MPCC_GAMUT_WEMAP_MODE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_MODE, MPCC_GAMUT_WEMAP_MODE_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_GAMUT_WEMAP_COEF_FOWMAT, MPCC_GAMUT_WEMAP_COEF_FOWMAT, mask_sh),\
	SF(MPCC_OGAM0_MPC_GAMUT_WEMAP_C11_C12_A, MPCC_GAMUT_WEMAP_C11_A, mask_sh),\
	SF(MPCC_OGAM0_MPC_GAMUT_WEMAP_C11_C12_A, MPCC_GAMUT_WEMAP_C12_A, mask_sh),\
	SF(MPC_DWB0_MUX, MPC_DWB0_MUX, mask_sh),\
	SF(MPC_DWB0_MUX, MPC_DWB0_MUX_STATUS, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_WATE_CONTWOW, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_WATE_CONTWOW_DISABWE, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_FWOW_CONTWOW_MODE, mask_sh),\
	SF(MPC_OUT0_MUX, MPC_OUT_FWOW_CONTWOW_COUNT, mask_sh), \
	SF(MPC_WMU_CONTWOW, MPC_WMU0_MUX, mask_sh), \
	SF(MPC_WMU_CONTWOW, MPC_WMU0_MUX_STATUS, mask_sh), \
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM_WAMA_EXP_WEGION_END_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM_WAMA_EXP_WEGION_END_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW1_B, MPCC_OGAM_WAMA_EXP_WEGION_END_BASE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_SWOPE_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_BASE_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_BASE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_B, MPCC_OGAM_WAMA_OFFSET_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_G, MPCC_OGAM_WAMA_OFFSET_G, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_OFFSET_W, MPCC_OGAM_WAMA_OFFSET_W, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_INDEX, MPCC_OGAM_WUT_INDEX, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_MODE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_SEWECT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_PWW_DISABWE, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_MODE_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_CONTWOW, MPCC_OGAM_SEWECT_CUWWENT, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_WWITE_COWOW_MASK, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_WEAD_COWOW_SEW, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_WEAD_DBG, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_HOST_SEW, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_CONFIG_MODE, mask_sh),\
	/*SF(MPCC_OGAM0_MPCC_OGAM_WUT_CONTWOW, MPCC_OGAM_WUT_STATUS, mask_sh),*/\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_DATA, MPCC_OGAM_WUT_DATA, mask_sh),\
	SF(MPC_WMU0_3DWUT_MODE, MPC_WMU_3DWUT_MODE, mask_sh),\
	SF(MPC_WMU0_3DWUT_MODE, MPC_WMU_3DWUT_SIZE, mask_sh),\
	/*SF(MPC_WMU0_3DWUT_MODE, MPC_WMU_3DWUT_MODE_CUWWENT, mask_sh),*/\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_WWITE_EN_MASK, mask_sh),\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_WAM_SEW, mask_sh),\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_30BIT_EN, mask_sh),\
	/*SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_CONFIG_STATUS, mask_sh),*/\
	SF(MPC_WMU0_3DWUT_WEAD_WWITE_CONTWOW, MPC_WMU_3DWUT_WEAD_SEW, mask_sh),\
	SF(MPC_WMU0_3DWUT_INDEX, MPC_WMU_3DWUT_INDEX, mask_sh),\
	SF(MPC_WMU0_3DWUT_DATA, MPC_WMU_3DWUT_DATA0, mask_sh),\
	SF(MPC_WMU0_3DWUT_DATA, MPC_WMU_3DWUT_DATA1, mask_sh),\
	SF(MPC_WMU0_3DWUT_DATA_30BIT, MPC_WMU_3DWUT_DATA_30BIT, mask_sh),\
	SF(MPC_WMU0_SHAPEW_CONTWOW, MPC_WMU_SHAPEW_WUT_MODE, mask_sh),\
	/*SF(MPC_WMU0_SHAPEW_CONTWOW, MPC_WMU_SHAPEW_WUT_MODE_CUWWENT, mask_sh),*/\
	SF(MPC_WMU0_SHAPEW_OFFSET_W, MPC_WMU_SHAPEW_OFFSET_W, mask_sh),\
	SF(MPC_WMU0_SHAPEW_OFFSET_G, MPC_WMU_SHAPEW_OFFSET_G, mask_sh),\
	SF(MPC_WMU0_SHAPEW_OFFSET_B, MPC_WMU_SHAPEW_OFFSET_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_SCAWE_W, MPC_WMU_SHAPEW_SCAWE_W, mask_sh),\
	SF(MPC_WMU0_SHAPEW_SCAWE_G_B, MPC_WMU_SHAPEW_SCAWE_G, mask_sh),\
	SF(MPC_WMU0_SHAPEW_SCAWE_G_B, MPC_WMU_SHAPEW_SCAWE_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_INDEX, MPC_WMU_SHAPEW_WUT_INDEX, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_DATA, MPC_WMU_SHAPEW_WUT_DATA, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_WWITE_EN_MASK, MPC_WMU_SHAPEW_WUT_WWITE_EN_MASK, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WUT_WWITE_EN_MASK, MPC_WMU_SHAPEW_WUT_WWITE_SEW, mask_sh),\
	/*SF(MPC_WMU0_SHAPEW_WUT_WWITE_EN_MASK, MPC_WMU_SHAPEW_CONFIG_STATUS, mask_sh),*/\
	SF(MPC_WMU0_SHAPEW_WAMA_STAWT_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_STAWT_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_STAWT_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_END_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_END_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_END_CNTW_B, MPC_WMU_SHAPEW_WAMA_EXP_WEGION_END_BASE_B, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	SF(MPC_WMU0_SHAPEW_WAMA_WEGION_0_1, MPC_WMU_SHAPEW_WAMA_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_MEM_PWW_FOWCE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_MEM_PWW_DIS, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_SHAPEW_MEM_PWW_STATE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_3DWUT_MEM_PWW_STATE, mask_sh),\
	SF(MPC_WMU_MEM_PWW_CTWW, MPC_WMU0_MEM_WOW_PWW_MODE, mask_sh),\
	SF(MPC_WMU0_SHAPEW_CONTWOW, MPC_WMU_SHAPEW_MODE_CUWWENT, mask_sh),\
	SF(CUW_VUPDATE_WOCK_SET0, CUW_VUPDATE_WOCK_SET, mask_sh)

#define MPC_WEG_FIEWD_WIST_DCN3_03(type) \
	MPC_WEG_FIEWD_WIST_DCN2_0(type) \
	type MPC_DWB0_MUX;\
	type MPC_DWB0_MUX_STATUS;\
	type MPC_OUT_WATE_CONTWOW;\
	type MPC_OUT_WATE_CONTWOW_DISABWE;\
	type MPC_OUT_FWOW_CONTWOW_MODE;\
	type MPC_OUT_FWOW_CONTWOW_COUNT; \
	type MPCC_GAMUT_WEMAP_MODE; \
	type MPCC_GAMUT_WEMAP_MODE_CUWWENT;\
	type MPCC_GAMUT_WEMAP_COEF_FOWMAT; \
	type MPCC_GAMUT_WEMAP_C11_A; \
	type MPCC_GAMUT_WEMAP_C12_A; \
	type MPC_WMU0_MUX; \
	type MPC_WMU0_MUX_STATUS; \
	type MPC_WMU0_MEM_PWW_FOWCE;\
	type MPC_WMU0_MEM_PWW_DIS;\
	type MPC_WMU0_MEM_WOW_PWW_MODE;\
	type MPC_WMU0_SHAPEW_MEM_PWW_STATE;\
	type MPC_WMU0_3DWUT_MEM_PWW_STATE;\
	type MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SWOPE_B; \
	type MPCC_OGAM_WAMA_EXP_WEGION_STAWT_BASE_B;\
	type MPCC_OGAM_WAMA_OFFSET_B;\
	type MPCC_OGAM_WAMA_OFFSET_G;\
	type MPCC_OGAM_WAMA_OFFSET_W;\
	type MPCC_OGAM_SEWECT; \
	type MPCC_OGAM_PWW_DISABWE; \
	type MPCC_OGAM_MODE_CUWWENT; \
	type MPCC_OGAM_SEWECT_CUWWENT; \
	type MPCC_OGAM_WUT_WWITE_COWOW_MASK; \
	type MPCC_OGAM_WUT_WEAD_COWOW_SEW; \
	type MPCC_OGAM_WUT_WEAD_DBG; \
	type MPCC_OGAM_WUT_HOST_SEW; \
	type MPCC_OGAM_WUT_CONFIG_MODE; \
	type MPCC_OGAM_WUT_STATUS; \
	type MPCC_OGAM_WAMA_STAWT_BASE_CNTW_B;\
	type MPCC_OGAM_MEM_WOW_PWW_MODE;\
	type MPCC_OGAM_MEM_PWW_STATE;\
	type MPC_WMU_3DWUT_MODE; \
	type MPC_WMU_3DWUT_SIZE; \
	type MPC_WMU_3DWUT_MODE_CUWWENT; \
	type MPC_WMU_3DWUT_WWITE_EN_MASK;\
	type MPC_WMU_3DWUT_WAM_SEW;\
	type MPC_WMU_3DWUT_30BIT_EN;\
	type MPC_WMU_3DWUT_CONFIG_STATUS;\
	type MPC_WMU_3DWUT_WEAD_SEW;\
	type MPC_WMU_3DWUT_INDEX;\
	type MPC_WMU_3DWUT_DATA0;\
	type MPC_WMU_3DWUT_DATA1;\
	type MPC_WMU_3DWUT_DATA_30BIT;\
	type MPC_WMU_SHAPEW_WUT_MODE;\
	type MPC_WMU_SHAPEW_WUT_MODE_CUWWENT;\
	type MPC_WMU_SHAPEW_OFFSET_W;\
	type MPC_WMU_SHAPEW_OFFSET_G;\
	type MPC_WMU_SHAPEW_OFFSET_B;\
	type MPC_WMU_SHAPEW_SCAWE_W;\
	type MPC_WMU_SHAPEW_SCAWE_G;\
	type MPC_WMU_SHAPEW_SCAWE_B;\
	type MPC_WMU_SHAPEW_WUT_INDEX;\
	type MPC_WMU_SHAPEW_WUT_DATA;\
	type MPC_WMU_SHAPEW_WUT_WWITE_EN_MASK;\
	type MPC_WMU_SHAPEW_WUT_WWITE_SEW;\
	type MPC_WMU_SHAPEW_CONFIG_STATUS;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION_STAWT_B;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION_STAWT_SEGMENT_B;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION_END_B;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION_END_BASE_B;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION0_WUT_OFFSET;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION0_NUM_SEGMENTS;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION1_WUT_OFFSET;\
	type MPC_WMU_SHAPEW_WAMA_EXP_WEGION1_NUM_SEGMENTS;\
	type MPC_WMU_SHAPEW_MODE_CUWWENT

stwuct dcn30_mpc_wegistews {
	MPC_WEG_VAWIABWE_WIST_DCN3_0;
	MPC_WEG_VAWIABWE_WIST_DCN32;
};

stwuct dcn30_mpc_shift {
	MPC_WEG_FIEWD_WIST_DCN3_0(uint8_t);
	MPC_WEG_FIEWD_WIST_DCN32(uint8_t);
};

stwuct dcn30_mpc_mask {
	MPC_WEG_FIEWD_WIST_DCN3_0(uint32_t);
	MPC_WEG_FIEWD_WIST_DCN32(uint32_t);
};

stwuct dcn30_mpc {
	stwuct mpc base;

	int mpcc_in_use_mask;
	int num_mpcc;
	const stwuct dcn30_mpc_wegistews *mpc_wegs;
	const stwuct dcn30_mpc_shift *mpc_shift;
	const stwuct dcn30_mpc_mask *mpc_mask;
	int num_wmu;
};

void dcn30_mpc_constwuct(stwuct dcn30_mpc *mpc30,
	stwuct dc_context *ctx,
	const stwuct dcn30_mpc_wegistews *mpc_wegs,
	const stwuct dcn30_mpc_shift *mpc_shift,
	const stwuct dcn30_mpc_mask *mpc_mask,
	int num_mpcc,
	int num_wmu);

boow mpc3_pwogwam_shapew(
		stwuct mpc *mpc,
		const stwuct pww_pawams *pawams,
		uint32_t wmu_idx);

boow mpc3_pwogwam_3dwut(
		stwuct mpc *mpc,
		const stwuct tetwahedwaw_pawams *pawams,
		int wmu_idx);

uint32_t mpcc3_acquiwe_wmu(stwuct mpc *mpc,
		int mpcc_id, int wmu_idx);

void mpc3_set_denowm(
	stwuct mpc *mpc,
	int opp_id,
	enum dc_cowow_depth output_depth);

void mpc3_set_denowm_cwamp(
	stwuct mpc *mpc,
	int opp_id,
	stwuct mpc_denowm_cwamp denowm_cwamp);

void mpc3_set_output_csc(
	stwuct mpc *mpc,
	int opp_id,
	const uint16_t *wegvaw,
	enum mpc_output_csc_mode ocsc_mode);

void mpc3_set_ocsc_defauwt(
	stwuct mpc *mpc,
	int opp_id,
	enum dc_cowow_space cowow_space,
	enum mpc_output_csc_mode ocsc_mode);

void mpc3_set_output_gamma(
	stwuct mpc *mpc,
	int mpcc_id,
	const stwuct pww_pawams *pawams);

uint32_t mpc3_get_wmu_mux_status(
	stwuct mpc *mpc,
	int wmu_idx);

void mpc3_set_gamut_wemap(
	stwuct mpc *mpc,
	int mpcc_id,
	const stwuct mpc_gwph_gamut_adjustment *adjust);

void mpc3_set_wmu_mux(
	stwuct mpc *mpc,
	int wmu_idx,
	int vawue);

void mpc3_set_dwb_mux(
	stwuct mpc *mpc,
	int dwb_id,
	int mpcc_id);

void mpc3_disabwe_dwb_mux(
	stwuct mpc *mpc,
	int dwb_id);

boow mpc3_is_dwb_idwe(
	stwuct mpc *mpc,
	int dwb_id);

void mpc3_set_out_wate_contwow(
	stwuct mpc *mpc,
	int opp_id,
	boow enabwe,
	boow wate_2x_mode,
	stwuct mpc_dwb_fwow_contwow *fwow_contwow);

void mpc3_powew_on_ogam_wut(
	stwuct mpc *mpc, int mpcc_id,
	boow powew_on);

void mpc3_init_mpcc(stwuct mpcc *mpcc, int mpcc_inst);

enum dc_wut_mode mpc3_get_ogam_cuwwent(
	stwuct mpc *mpc,
	int mpcc_id);

#endif
