$date
	Thu Nov 21 14:17:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_HS $end
$var wire 1 ! b $end
$var wire 1 " d $end
$var reg 1 # x $end
$var reg 1 $ y $end
$scope module uut $end
$var wire 1 ! b $end
$var wire 1 " d $end
$var wire 1 % nx $end
$var wire 1 & x $end
$var wire 1 ' y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#10
0!
1%
0"
0$
0'
0#
0&
#20
1!
1"
1$
1'
#30
0!
0%
0$
0'
1#
1&
#40
0"
1$
1'
