{"vcs1":{"timestamp_begin":1684265144.138207231, "rt":1.31, "ut":0.37, "st":0.19}}
{"vcselab":{"timestamp_begin":1684265145.541359747, "rt":1.19, "ut":0.42, "st":0.18}}
{"link":{"timestamp_begin":1684265146.803412833, "rt":0.42, "ut":0.22, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265143.494673236}
{"VCS_COMP_START_TIME": 1684265143.494673236}
{"VCS_COMP_END_TIME": 1684265148.707889060}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330376}}
{"stitch_vcselab": {"peak_mem": 211888}}
