$date
  Mon Mar  7 13:19:43 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_somador $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 4 # s[3:0] $end
$scope module instancia_somador $end
$var reg 4 $ x[3:0] $end
$var reg 4 % y[3:0] $end
$var reg 4 & s[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000 "
b0000 #
b0000 $
b0000 %
b0000 &
#10000000
b0100 "
b0100 #
b0100 %
b0100 &
#20000000
b0011 !
b0111 #
b0011 $
b0111 &
#30000000
b0011 "
b0110 #
b0011 %
b0110 &
#40000000
b0010 !
b0101 #
b0010 $
b0101 &
#50000000
b0001 "
b0011 #
b0001 %
b0011 &
#60000000
b0100 !
b0101 #
b0100 $
b0101 &
