/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED3 */
.set LED3__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set LED3__0__MASK, 0x04
.set LED3__0__PC, CYREG_PRT6_PC2
.set LED3__0__PORT, 6
.set LED3__0__SHIFT, 2
.set LED3__AG, CYREG_PRT6_AG
.set LED3__AMUX, CYREG_PRT6_AMUX
.set LED3__BIE, CYREG_PRT6_BIE
.set LED3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED3__BYP, CYREG_PRT6_BYP
.set LED3__CTL, CYREG_PRT6_CTL
.set LED3__DM0, CYREG_PRT6_DM0
.set LED3__DM1, CYREG_PRT6_DM1
.set LED3__DM2, CYREG_PRT6_DM2
.set LED3__DR, CYREG_PRT6_DR
.set LED3__INP_DIS, CYREG_PRT6_INP_DIS
.set LED3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set LED3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED3__LCD_EN, CYREG_PRT6_LCD_EN
.set LED3__MASK, 0x04
.set LED3__PORT, 6
.set LED3__PRT, CYREG_PRT6_PRT
.set LED3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED3__PS, CYREG_PRT6_PS
.set LED3__SHIFT, 2
.set LED3__SLW, CYREG_PRT6_SLW

/* I2C_1 */
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB06_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB06_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB06_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB06_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB06_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB06_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set I2C_1_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set I2C_1_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set I2C_1_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set I2C_1_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set I2C_1_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2C_1_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_1_bI2C_UDB_StsReg__0__POS, 0
.set I2C_1_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_StsReg__1__POS, 1
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set I2C_1_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_StsReg__2__POS, 2
.set I2C_1_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_1_bI2C_UDB_StsReg__3__POS, 3
.set I2C_1_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_StsReg__4__POS, 4
.set I2C_1_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_StsReg__5__POS, 5
.set I2C_1_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_1_bI2C_UDB_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB04_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x01
.set I2C_1_I2C_IRQ__INTC_NUMBER, 0
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2C_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set I2C_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set I2C_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set I2C_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_1_IntClock__INDEX, 0x03
.set I2C_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_1_IntClock__PM_ACT_MSK, 0x08
.set I2C_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_1_IntClock__PM_STBY_MSK, 0x08

/* PWM_1 */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PC, CYREG_PRT6_PC0
.set Pin_1__0__PORT, 6
.set Pin_1__0__SHIFT, 0
.set Pin_1__AG, CYREG_PRT6_AG
.set Pin_1__AMUX, CYREG_PRT6_AMUX
.set Pin_1__BIE, CYREG_PRT6_BIE
.set Pin_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_1__BYP, CYREG_PRT6_BYP
.set Pin_1__CTL, CYREG_PRT6_CTL
.set Pin_1__DM0, CYREG_PRT6_DM0
.set Pin_1__DM1, CYREG_PRT6_DM1
.set Pin_1__DM2, CYREG_PRT6_DM2
.set Pin_1__DR, CYREG_PRT6_DR
.set Pin_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_1__MASK, 0x01
.set Pin_1__PORT, 6
.set Pin_1__PRT, CYREG_PRT6_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_1__PS, CYREG_PRT6_PS
.set Pin_1__SHIFT, 0
.set Pin_1__SLW, CYREG_PRT6_SLW
.set Pin_1_6__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Pin_1_6__0__MASK, 0x40
.set Pin_1_6__0__PC, CYREG_PRT1_PC6
.set Pin_1_6__0__PORT, 1
.set Pin_1_6__0__SHIFT, 6
.set Pin_1_6__AG, CYREG_PRT1_AG
.set Pin_1_6__AMUX, CYREG_PRT1_AMUX
.set Pin_1_6__BIE, CYREG_PRT1_BIE
.set Pin_1_6__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1_6__BYP, CYREG_PRT1_BYP
.set Pin_1_6__CTL, CYREG_PRT1_CTL
.set Pin_1_6__DM0, CYREG_PRT1_DM0
.set Pin_1_6__DM1, CYREG_PRT1_DM1
.set Pin_1_6__DM2, CYREG_PRT1_DM2
.set Pin_1_6__DR, CYREG_PRT1_DR
.set Pin_1_6__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_1_6__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1_6__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1_6__MASK, 0x40
.set Pin_1_6__PORT, 1
.set Pin_1_6__PRT, CYREG_PRT1_PRT
.set Pin_1_6__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1_6__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1_6__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1_6__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1_6__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1_6__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1_6__PS, CYREG_PRT1_PS
.set Pin_1_6__SHIFT, 6
.set Pin_1_6__SLW, CYREG_PRT1_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* Shunt */
.set Shunt_DacClk__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Shunt_DacClk__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Shunt_DacClk__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Shunt_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set Shunt_DacClk__INDEX, 0x06
.set Shunt_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Shunt_DacClk__PM_ACT_MSK, 0x40
.set Shunt_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Shunt_DacClk__PM_STBY_MSK, 0x40
.set Shunt_VDAC8_viDAC8__CR0, CYREG_DAC3_CR0
.set Shunt_VDAC8_viDAC8__CR1, CYREG_DAC3_CR1
.set Shunt_VDAC8_viDAC8__D, CYREG_DAC3_D
.set Shunt_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Shunt_VDAC8_viDAC8__PM_ACT_MSK, 0x08
.set Shunt_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Shunt_VDAC8_viDAC8__PM_STBY_MSK, 0x08
.set Shunt_VDAC8_viDAC8__STROBE, CYREG_DAC3_STROBE
.set Shunt_VDAC8_viDAC8__SW0, CYREG_DAC3_SW0
.set Shunt_VDAC8_viDAC8__SW2, CYREG_DAC3_SW2
.set Shunt_VDAC8_viDAC8__SW3, CYREG_DAC3_SW3
.set Shunt_VDAC8_viDAC8__SW4, CYREG_DAC3_SW4
.set Shunt_VDAC8_viDAC8__TR, CYREG_DAC3_TR
.set Shunt_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set Shunt_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set Shunt_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set Shunt_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set Shunt_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set Shunt_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set Shunt_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set Shunt_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set Shunt_VDAC8_viDAC8__TST, CYREG_DAC3_TST
.set Shunt_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Shunt_Wave1_DMA__DRQ_NUMBER, 2
.set Shunt_Wave1_DMA__NUMBEROF_TDS, 0
.set Shunt_Wave1_DMA__PRIORITY, 2
.set Shunt_Wave1_DMA__TERMIN_EN, 0
.set Shunt_Wave1_DMA__TERMIN_SEL, 0
.set Shunt_Wave1_DMA__TERMOUT0_EN, 0
.set Shunt_Wave1_DMA__TERMOUT0_SEL, 0
.set Shunt_Wave1_DMA__TERMOUT1_EN, 0
.set Shunt_Wave1_DMA__TERMOUT1_SEL, 0
.set Shunt_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Shunt_Wave2_DMA__DRQ_NUMBER, 3
.set Shunt_Wave2_DMA__NUMBEROF_TDS, 0
.set Shunt_Wave2_DMA__PRIORITY, 2
.set Shunt_Wave2_DMA__TERMIN_EN, 0
.set Shunt_Wave2_DMA__TERMIN_SEL, 0
.set Shunt_Wave2_DMA__TERMOUT0_EN, 0
.set Shunt_Wave2_DMA__TERMOUT0_SEL, 0
.set Shunt_Wave2_DMA__TERMOUT1_EN, 0
.set Shunt_Wave2_DMA__TERMOUT1_SEL, 0

/* JSVout */
.set JSVout__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set JSVout__0__MASK, 0x10
.set JSVout__0__PC, CYREG_PRT6_PC4
.set JSVout__0__PORT, 6
.set JSVout__0__SHIFT, 4
.set JSVout__AG, CYREG_PRT6_AG
.set JSVout__AMUX, CYREG_PRT6_AMUX
.set JSVout__BIE, CYREG_PRT6_BIE
.set JSVout__BIT_MASK, CYREG_PRT6_BIT_MASK
.set JSVout__BYP, CYREG_PRT6_BYP
.set JSVout__CTL, CYREG_PRT6_CTL
.set JSVout__DM0, CYREG_PRT6_DM0
.set JSVout__DM1, CYREG_PRT6_DM1
.set JSVout__DM2, CYREG_PRT6_DM2
.set JSVout__DR, CYREG_PRT6_DR
.set JSVout__INP_DIS, CYREG_PRT6_INP_DIS
.set JSVout__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set JSVout__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set JSVout__LCD_EN, CYREG_PRT6_LCD_EN
.set JSVout__MASK, 0x10
.set JSVout__PORT, 6
.set JSVout__PRT, CYREG_PRT6_PRT
.set JSVout__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set JSVout__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set JSVout__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set JSVout__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set JSVout__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set JSVout__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set JSVout__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set JSVout__PS, CYREG_PRT6_PS
.set JSVout__SHIFT, 4
.set JSVout__SLW, CYREG_PRT6_SLW

/* Supply */
.set Supply_viDAC8__CR0, CYREG_DAC1_CR0
.set Supply_viDAC8__CR1, CYREG_DAC1_CR1
.set Supply_viDAC8__D, CYREG_DAC1_D
.set Supply_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Supply_viDAC8__PM_ACT_MSK, 0x02
.set Supply_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Supply_viDAC8__PM_STBY_MSK, 0x02
.set Supply_viDAC8__STROBE, CYREG_DAC1_STROBE
.set Supply_viDAC8__SW0, CYREG_DAC1_SW0
.set Supply_viDAC8__SW2, CYREG_DAC1_SW2
.set Supply_viDAC8__SW3, CYREG_DAC1_SW3
.set Supply_viDAC8__SW4, CYREG_DAC1_SW4
.set Supply_viDAC8__TR, CYREG_DAC1_TR
.set Supply_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set Supply_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set Supply_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set Supply_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set Supply_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set Supply_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set Supply_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set Supply_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set Supply_viDAC8__TST, CYREG_DAC1_TST

/* VShunt */
.set VShunt__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set VShunt__0__MASK, 0x08
.set VShunt__0__PC, CYREG_PRT5_PC3
.set VShunt__0__PORT, 5
.set VShunt__0__SHIFT, 3
.set VShunt__AG, CYREG_PRT5_AG
.set VShunt__AMUX, CYREG_PRT5_AMUX
.set VShunt__BIE, CYREG_PRT5_BIE
.set VShunt__BIT_MASK, CYREG_PRT5_BIT_MASK
.set VShunt__BYP, CYREG_PRT5_BYP
.set VShunt__CTL, CYREG_PRT5_CTL
.set VShunt__DM0, CYREG_PRT5_DM0
.set VShunt__DM1, CYREG_PRT5_DM1
.set VShunt__DM2, CYREG_PRT5_DM2
.set VShunt__DR, CYREG_PRT5_DR
.set VShunt__INP_DIS, CYREG_PRT5_INP_DIS
.set VShunt__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set VShunt__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set VShunt__LCD_EN, CYREG_PRT5_LCD_EN
.set VShunt__MASK, 0x08
.set VShunt__PORT, 5
.set VShunt__PRT, CYREG_PRT5_PRT
.set VShunt__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set VShunt__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set VShunt__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set VShunt__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set VShunt__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set VShunt__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set VShunt__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set VShunt__PS, CYREG_PRT5_PS
.set VShunt__SHIFT, 3
.set VShunt__SLW, CYREG_PRT5_SLW

/* VinM_1 */
.set VinM_1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set VinM_1__0__MASK, 0x08
.set VinM_1__0__PC, CYREG_PRT0_PC3
.set VinM_1__0__PORT, 0
.set VinM_1__0__SHIFT, 3
.set VinM_1__AG, CYREG_PRT0_AG
.set VinM_1__AMUX, CYREG_PRT0_AMUX
.set VinM_1__BIE, CYREG_PRT0_BIE
.set VinM_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VinM_1__BYP, CYREG_PRT0_BYP
.set VinM_1__CTL, CYREG_PRT0_CTL
.set VinM_1__DM0, CYREG_PRT0_DM0
.set VinM_1__DM1, CYREG_PRT0_DM1
.set VinM_1__DM2, CYREG_PRT0_DM2
.set VinM_1__DR, CYREG_PRT0_DR
.set VinM_1__INP_DIS, CYREG_PRT0_INP_DIS
.set VinM_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set VinM_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VinM_1__LCD_EN, CYREG_PRT0_LCD_EN
.set VinM_1__MASK, 0x08
.set VinM_1__PORT, 0
.set VinM_1__PRT, CYREG_PRT0_PRT
.set VinM_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VinM_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VinM_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VinM_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VinM_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VinM_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VinM_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VinM_1__PS, CYREG_PRT0_PS
.set VinM_1__SHIFT, 3
.set VinM_1__SLW, CYREG_PRT0_SLW

/* VinM_2 */
.set VinM_2__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set VinM_2__0__MASK, 0x10
.set VinM_2__0__PC, CYREG_PRT3_PC4
.set VinM_2__0__PORT, 3
.set VinM_2__0__SHIFT, 4
.set VinM_2__AG, CYREG_PRT3_AG
.set VinM_2__AMUX, CYREG_PRT3_AMUX
.set VinM_2__BIE, CYREG_PRT3_BIE
.set VinM_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set VinM_2__BYP, CYREG_PRT3_BYP
.set VinM_2__CTL, CYREG_PRT3_CTL
.set VinM_2__DM0, CYREG_PRT3_DM0
.set VinM_2__DM1, CYREG_PRT3_DM1
.set VinM_2__DM2, CYREG_PRT3_DM2
.set VinM_2__DR, CYREG_PRT3_DR
.set VinM_2__INP_DIS, CYREG_PRT3_INP_DIS
.set VinM_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set VinM_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set VinM_2__LCD_EN, CYREG_PRT3_LCD_EN
.set VinM_2__MASK, 0x10
.set VinM_2__PORT, 3
.set VinM_2__PRT, CYREG_PRT3_PRT
.set VinM_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set VinM_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set VinM_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set VinM_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set VinM_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set VinM_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set VinM_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set VinM_2__PS, CYREG_PRT3_PS
.set VinM_2__SHIFT, 4
.set VinM_2__SLW, CYREG_PRT3_SLW

/* VinM_3 */
.set VinM_3__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set VinM_3__0__MASK, 0x20
.set VinM_3__0__PC, CYREG_PRT0_PC5
.set VinM_3__0__PORT, 0
.set VinM_3__0__SHIFT, 5
.set VinM_3__AG, CYREG_PRT0_AG
.set VinM_3__AMUX, CYREG_PRT0_AMUX
.set VinM_3__BIE, CYREG_PRT0_BIE
.set VinM_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VinM_3__BYP, CYREG_PRT0_BYP
.set VinM_3__CTL, CYREG_PRT0_CTL
.set VinM_3__DM0, CYREG_PRT0_DM0
.set VinM_3__DM1, CYREG_PRT0_DM1
.set VinM_3__DM2, CYREG_PRT0_DM2
.set VinM_3__DR, CYREG_PRT0_DR
.set VinM_3__INP_DIS, CYREG_PRT0_INP_DIS
.set VinM_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set VinM_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VinM_3__LCD_EN, CYREG_PRT0_LCD_EN
.set VinM_3__MASK, 0x20
.set VinM_3__PORT, 0
.set VinM_3__PRT, CYREG_PRT0_PRT
.set VinM_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VinM_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VinM_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VinM_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VinM_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VinM_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VinM_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VinM_3__PS, CYREG_PRT0_PS
.set VinM_3__SHIFT, 5
.set VinM_3__SLW, CYREG_PRT0_SLW

/* VinM_4 */
.set VinM_4__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set VinM_4__0__MASK, 0x04
.set VinM_4__0__PC, CYREG_PRT3_PC2
.set VinM_4__0__PORT, 3
.set VinM_4__0__SHIFT, 2
.set VinM_4__AG, CYREG_PRT3_AG
.set VinM_4__AMUX, CYREG_PRT3_AMUX
.set VinM_4__BIE, CYREG_PRT3_BIE
.set VinM_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set VinM_4__BYP, CYREG_PRT3_BYP
.set VinM_4__CTL, CYREG_PRT3_CTL
.set VinM_4__DM0, CYREG_PRT3_DM0
.set VinM_4__DM1, CYREG_PRT3_DM1
.set VinM_4__DM2, CYREG_PRT3_DM2
.set VinM_4__DR, CYREG_PRT3_DR
.set VinM_4__INP_DIS, CYREG_PRT3_INP_DIS
.set VinM_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set VinM_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set VinM_4__LCD_EN, CYREG_PRT3_LCD_EN
.set VinM_4__MASK, 0x04
.set VinM_4__PORT, 3
.set VinM_4__PRT, CYREG_PRT3_PRT
.set VinM_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set VinM_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set VinM_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set VinM_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set VinM_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set VinM_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set VinM_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set VinM_4__PS, CYREG_PRT3_PS
.set VinM_4__SHIFT, 2
.set VinM_4__SLW, CYREG_PRT3_SLW

/* VinP_1 */
.set VinP_1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set VinP_1__0__MASK, 0x04
.set VinP_1__0__PC, CYREG_PRT0_PC2
.set VinP_1__0__PORT, 0
.set VinP_1__0__SHIFT, 2
.set VinP_1__AG, CYREG_PRT0_AG
.set VinP_1__AMUX, CYREG_PRT0_AMUX
.set VinP_1__BIE, CYREG_PRT0_BIE
.set VinP_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VinP_1__BYP, CYREG_PRT0_BYP
.set VinP_1__CTL, CYREG_PRT0_CTL
.set VinP_1__DM0, CYREG_PRT0_DM0
.set VinP_1__DM1, CYREG_PRT0_DM1
.set VinP_1__DM2, CYREG_PRT0_DM2
.set VinP_1__DR, CYREG_PRT0_DR
.set VinP_1__INP_DIS, CYREG_PRT0_INP_DIS
.set VinP_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set VinP_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VinP_1__LCD_EN, CYREG_PRT0_LCD_EN
.set VinP_1__MASK, 0x04
.set VinP_1__PORT, 0
.set VinP_1__PRT, CYREG_PRT0_PRT
.set VinP_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VinP_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VinP_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VinP_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VinP_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VinP_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VinP_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VinP_1__PS, CYREG_PRT0_PS
.set VinP_1__SHIFT, 2
.set VinP_1__SLW, CYREG_PRT0_SLW

/* VinP_2 */
.set VinP_2__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set VinP_2__0__MASK, 0x20
.set VinP_2__0__PC, CYREG_PRT3_PC5
.set VinP_2__0__PORT, 3
.set VinP_2__0__SHIFT, 5
.set VinP_2__AG, CYREG_PRT3_AG
.set VinP_2__AMUX, CYREG_PRT3_AMUX
.set VinP_2__BIE, CYREG_PRT3_BIE
.set VinP_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set VinP_2__BYP, CYREG_PRT3_BYP
.set VinP_2__CTL, CYREG_PRT3_CTL
.set VinP_2__DM0, CYREG_PRT3_DM0
.set VinP_2__DM1, CYREG_PRT3_DM1
.set VinP_2__DM2, CYREG_PRT3_DM2
.set VinP_2__DR, CYREG_PRT3_DR
.set VinP_2__INP_DIS, CYREG_PRT3_INP_DIS
.set VinP_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set VinP_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set VinP_2__LCD_EN, CYREG_PRT3_LCD_EN
.set VinP_2__MASK, 0x20
.set VinP_2__PORT, 3
.set VinP_2__PRT, CYREG_PRT3_PRT
.set VinP_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set VinP_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set VinP_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set VinP_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set VinP_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set VinP_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set VinP_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set VinP_2__PS, CYREG_PRT3_PS
.set VinP_2__SHIFT, 5
.set VinP_2__SLW, CYREG_PRT3_SLW

/* VinP_3 */
.set VinP_3__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set VinP_3__0__MASK, 0x10
.set VinP_3__0__PC, CYREG_PRT0_PC4
.set VinP_3__0__PORT, 0
.set VinP_3__0__SHIFT, 4
.set VinP_3__AG, CYREG_PRT0_AG
.set VinP_3__AMUX, CYREG_PRT0_AMUX
.set VinP_3__BIE, CYREG_PRT0_BIE
.set VinP_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VinP_3__BYP, CYREG_PRT0_BYP
.set VinP_3__CTL, CYREG_PRT0_CTL
.set VinP_3__DM0, CYREG_PRT0_DM0
.set VinP_3__DM1, CYREG_PRT0_DM1
.set VinP_3__DM2, CYREG_PRT0_DM2
.set VinP_3__DR, CYREG_PRT0_DR
.set VinP_3__INP_DIS, CYREG_PRT0_INP_DIS
.set VinP_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set VinP_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VinP_3__LCD_EN, CYREG_PRT0_LCD_EN
.set VinP_3__MASK, 0x10
.set VinP_3__PORT, 0
.set VinP_3__PRT, CYREG_PRT0_PRT
.set VinP_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VinP_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VinP_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VinP_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VinP_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VinP_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VinP_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VinP_3__PS, CYREG_PRT0_PS
.set VinP_3__SHIFT, 4
.set VinP_3__SLW, CYREG_PRT0_SLW

/* VinP_4 */
.set VinP_4__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set VinP_4__0__MASK, 0x08
.set VinP_4__0__PC, CYREG_PRT3_PC3
.set VinP_4__0__PORT, 3
.set VinP_4__0__SHIFT, 3
.set VinP_4__AG, CYREG_PRT3_AG
.set VinP_4__AMUX, CYREG_PRT3_AMUX
.set VinP_4__BIE, CYREG_PRT3_BIE
.set VinP_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set VinP_4__BYP, CYREG_PRT3_BYP
.set VinP_4__CTL, CYREG_PRT3_CTL
.set VinP_4__DM0, CYREG_PRT3_DM0
.set VinP_4__DM1, CYREG_PRT3_DM1
.set VinP_4__DM2, CYREG_PRT3_DM2
.set VinP_4__DR, CYREG_PRT3_DR
.set VinP_4__INP_DIS, CYREG_PRT3_INP_DIS
.set VinP_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set VinP_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set VinP_4__LCD_EN, CYREG_PRT3_LCD_EN
.set VinP_4__MASK, 0x08
.set VinP_4__PORT, 3
.set VinP_4__PRT, CYREG_PRT3_PRT
.set VinP_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set VinP_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set VinP_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set VinP_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set VinP_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set VinP_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set VinP_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set VinP_4__PS, CYREG_PRT3_PS
.set VinP_4__SHIFT, 3
.set VinP_4__SLW, CYREG_PRT3_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x01
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x02
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x02

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x04
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x10
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x10

/* Opamp_1 */
.set Opamp_1_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x08
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x08
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP3_TR1

/* Opamp_2 */
.set Opamp_2_ABuf__CR, CYREG_OPAMP0_CR
.set Opamp_2_ABuf__MX, CYREG_OPAMP0_MX
.set Opamp_2_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_2_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_2_ABuf__PM_ACT_MSK, 0x01
.set Opamp_2_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_2_ABuf__PM_STBY_MSK, 0x01
.set Opamp_2_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set Opamp_2_ABuf__SW, CYREG_OPAMP0_SW
.set Opamp_2_ABuf__TR0, CYREG_OPAMP0_TR0
.set Opamp_2_ABuf__TR1, CYREG_OPAMP0_TR1

/* Opamp_3 */
.set Opamp_3_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_3_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_3_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_3_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_3_ABuf__PM_ACT_MSK, 0x02
.set Opamp_3_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_3_ABuf__PM_STBY_MSK, 0x02
.set Opamp_3_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_3_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_3_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_3_ABuf__TR1, CYREG_OPAMP1_TR1

/* Opamp_4 */
.set Opamp_4_ABuf__CR, CYREG_OPAMP2_CR
.set Opamp_4_ABuf__MX, CYREG_OPAMP2_MX
.set Opamp_4_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_4_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_4_ABuf__PM_ACT_MSK, 0x04
.set Opamp_4_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_4_ABuf__PM_STBY_MSK, 0x04
.set Opamp_4_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set Opamp_4_ABuf__SW, CYREG_OPAMP2_SW
.set Opamp_4_ABuf__TR0, CYREG_OPAMP2_TR0
.set Opamp_4_ABuf__TR1, CYREG_OPAMP2_TR1

/* VSupply */
.set VSupply__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set VSupply__0__MASK, 0x02
.set VSupply__0__PC, CYREG_PRT5_PC1
.set VSupply__0__PORT, 5
.set VSupply__0__SHIFT, 1
.set VSupply__AG, CYREG_PRT5_AG
.set VSupply__AMUX, CYREG_PRT5_AMUX
.set VSupply__BIE, CYREG_PRT5_BIE
.set VSupply__BIT_MASK, CYREG_PRT5_BIT_MASK
.set VSupply__BYP, CYREG_PRT5_BYP
.set VSupply__CTL, CYREG_PRT5_CTL
.set VSupply__DM0, CYREG_PRT5_DM0
.set VSupply__DM1, CYREG_PRT5_DM1
.set VSupply__DM2, CYREG_PRT5_DM2
.set VSupply__DR, CYREG_PRT5_DR
.set VSupply__INP_DIS, CYREG_PRT5_INP_DIS
.set VSupply__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set VSupply__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set VSupply__LCD_EN, CYREG_PRT5_LCD_EN
.set VSupply__MASK, 0x02
.set VSupply__PORT, 5
.set VSupply__PRT, CYREG_PRT5_PRT
.set VSupply__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set VSupply__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set VSupply__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set VSupply__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set VSupply__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set VSupply__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set VSupply__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set VSupply__PS, CYREG_PRT5_PS
.set VSupply__SHIFT, 1
.set VSupply__SLW, CYREG_PRT5_SLW

/* PulseOut */
.set PulseOut__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set PulseOut__0__MASK, 0x01
.set PulseOut__0__PC, CYREG_PRT2_PC0
.set PulseOut__0__PORT, 2
.set PulseOut__0__SHIFT, 0
.set PulseOut__AG, CYREG_PRT2_AG
.set PulseOut__AMUX, CYREG_PRT2_AMUX
.set PulseOut__BIE, CYREG_PRT2_BIE
.set PulseOut__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PulseOut__BYP, CYREG_PRT2_BYP
.set PulseOut__CTL, CYREG_PRT2_CTL
.set PulseOut__DM0, CYREG_PRT2_DM0
.set PulseOut__DM1, CYREG_PRT2_DM1
.set PulseOut__DM2, CYREG_PRT2_DM2
.set PulseOut__DR, CYREG_PRT2_DR
.set PulseOut__INP_DIS, CYREG_PRT2_INP_DIS
.set PulseOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PulseOut__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PulseOut__LCD_EN, CYREG_PRT2_LCD_EN
.set PulseOut__MASK, 0x01
.set PulseOut__PORT, 2
.set PulseOut__PRT, CYREG_PRT2_PRT
.set PulseOut__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PulseOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PulseOut__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PulseOut__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PulseOut__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PulseOut__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PulseOut__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PulseOut__PS, CYREG_PRT2_PS
.set PulseOut__SHIFT, 0
.set PulseOut__SLW, CYREG_PRT2_SLW

/* JSAlarmIn */
.set JSAlarmIn__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set JSAlarmIn__0__MASK, 0x02
.set JSAlarmIn__0__PC, CYREG_PRT4_PC1
.set JSAlarmIn__0__PORT, 4
.set JSAlarmIn__0__SHIFT, 1
.set JSAlarmIn__AG, CYREG_PRT4_AG
.set JSAlarmIn__AMUX, CYREG_PRT4_AMUX
.set JSAlarmIn__BIE, CYREG_PRT4_BIE
.set JSAlarmIn__BIT_MASK, CYREG_PRT4_BIT_MASK
.set JSAlarmIn__BYP, CYREG_PRT4_BYP
.set JSAlarmIn__CTL, CYREG_PRT4_CTL
.set JSAlarmIn__DM0, CYREG_PRT4_DM0
.set JSAlarmIn__DM1, CYREG_PRT4_DM1
.set JSAlarmIn__DM2, CYREG_PRT4_DM2
.set JSAlarmIn__DR, CYREG_PRT4_DR
.set JSAlarmIn__INP_DIS, CYREG_PRT4_INP_DIS
.set JSAlarmIn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set JSAlarmIn__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set JSAlarmIn__LCD_EN, CYREG_PRT4_LCD_EN
.set JSAlarmIn__MASK, 0x02
.set JSAlarmIn__PORT, 4
.set JSAlarmIn__PRT, CYREG_PRT4_PRT
.set JSAlarmIn__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set JSAlarmIn__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set JSAlarmIn__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set JSAlarmIn__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set JSAlarmIn__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set JSAlarmIn__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set JSAlarmIn__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set JSAlarmIn__PS, CYREG_PRT4_PS
.set JSAlarmIn__SHIFT, 1
.set JSAlarmIn__SLW, CYREG_PRT4_SLW

/* LED3Drive */
.set LED3Drive_Sync_ctrl_reg__0__MASK, 0x01
.set LED3Drive_Sync_ctrl_reg__0__POS, 0
.set LED3Drive_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set LED3Drive_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set LED3Drive_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set LED3Drive_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set LED3Drive_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set LED3Drive_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set LED3Drive_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set LED3Drive_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set LED3Drive_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set LED3Drive_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set LED3Drive_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set LED3Drive_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set LED3Drive_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set LED3Drive_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set LED3Drive_Sync_ctrl_reg__MASK, 0x01
.set LED3Drive_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set LED3Drive_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set LED3Drive_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* JapanSensor */
.set JapanSensor_DacClk__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set JapanSensor_DacClk__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set JapanSensor_DacClk__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set JapanSensor_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set JapanSensor_DacClk__INDEX, 0x05
.set JapanSensor_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set JapanSensor_DacClk__PM_ACT_MSK, 0x20
.set JapanSensor_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set JapanSensor_DacClk__PM_STBY_MSK, 0x20
.set JapanSensor_VDAC8_viDAC8__CR0, CYREG_DAC0_CR0
.set JapanSensor_VDAC8_viDAC8__CR1, CYREG_DAC0_CR1
.set JapanSensor_VDAC8_viDAC8__D, CYREG_DAC0_D
.set JapanSensor_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set JapanSensor_VDAC8_viDAC8__PM_ACT_MSK, 0x01
.set JapanSensor_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set JapanSensor_VDAC8_viDAC8__PM_STBY_MSK, 0x01
.set JapanSensor_VDAC8_viDAC8__STROBE, CYREG_DAC0_STROBE
.set JapanSensor_VDAC8_viDAC8__SW0, CYREG_DAC0_SW0
.set JapanSensor_VDAC8_viDAC8__SW2, CYREG_DAC0_SW2
.set JapanSensor_VDAC8_viDAC8__SW3, CYREG_DAC0_SW3
.set JapanSensor_VDAC8_viDAC8__SW4, CYREG_DAC0_SW4
.set JapanSensor_VDAC8_viDAC8__TR, CYREG_DAC0_TR
.set JapanSensor_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set JapanSensor_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set JapanSensor_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set JapanSensor_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set JapanSensor_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set JapanSensor_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set JapanSensor_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set JapanSensor_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set JapanSensor_VDAC8_viDAC8__TST, CYREG_DAC0_TST
.set JapanSensor_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set JapanSensor_Wave1_DMA__DRQ_NUMBER, 0
.set JapanSensor_Wave1_DMA__NUMBEROF_TDS, 0
.set JapanSensor_Wave1_DMA__PRIORITY, 2
.set JapanSensor_Wave1_DMA__TERMIN_EN, 0
.set JapanSensor_Wave1_DMA__TERMIN_SEL, 0
.set JapanSensor_Wave1_DMA__TERMOUT0_EN, 0
.set JapanSensor_Wave1_DMA__TERMOUT0_SEL, 0
.set JapanSensor_Wave1_DMA__TERMOUT1_EN, 0
.set JapanSensor_Wave1_DMA__TERMOUT1_SEL, 0
.set JapanSensor_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set JapanSensor_Wave2_DMA__DRQ_NUMBER, 1
.set JapanSensor_Wave2_DMA__NUMBEROF_TDS, 0
.set JapanSensor_Wave2_DMA__PRIORITY, 2
.set JapanSensor_Wave2_DMA__TERMIN_EN, 0
.set JapanSensor_Wave2_DMA__TERMIN_SEL, 0
.set JapanSensor_Wave2_DMA__TERMOUT0_EN, 0
.set JapanSensor_Wave2_DMA__TERMOUT0_SEL, 0
.set JapanSensor_Wave2_DMA__TERMOUT1_EN, 0
.set JapanSensor_Wave2_DMA__TERMOUT1_SEL, 0

/* ADC_DelSig_1 */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* DoorSensorIn */
.set DoorSensorIn__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set DoorSensorIn__0__MASK, 0x01
.set DoorSensorIn__0__PC, CYREG_PRT4_PC0
.set DoorSensorIn__0__PORT, 4
.set DoorSensorIn__0__SHIFT, 0
.set DoorSensorIn__AG, CYREG_PRT4_AG
.set DoorSensorIn__AMUX, CYREG_PRT4_AMUX
.set DoorSensorIn__BIE, CYREG_PRT4_BIE
.set DoorSensorIn__BIT_MASK, CYREG_PRT4_BIT_MASK
.set DoorSensorIn__BYP, CYREG_PRT4_BYP
.set DoorSensorIn__CTL, CYREG_PRT4_CTL
.set DoorSensorIn__DM0, CYREG_PRT4_DM0
.set DoorSensorIn__DM1, CYREG_PRT4_DM1
.set DoorSensorIn__DM2, CYREG_PRT4_DM2
.set DoorSensorIn__DR, CYREG_PRT4_DR
.set DoorSensorIn__INP_DIS, CYREG_PRT4_INP_DIS
.set DoorSensorIn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set DoorSensorIn__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set DoorSensorIn__LCD_EN, CYREG_PRT4_LCD_EN
.set DoorSensorIn__MASK, 0x01
.set DoorSensorIn__PORT, 4
.set DoorSensorIn__PRT, CYREG_PRT4_PRT
.set DoorSensorIn__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set DoorSensorIn__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set DoorSensorIn__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set DoorSensorIn__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set DoorSensorIn__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set DoorSensorIn__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set DoorSensorIn__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set DoorSensorIn__PS, CYREG_PRT4_PS
.set DoorSensorIn__SHIFT, 0
.set DoorSensorIn__SLW, CYREG_PRT4_SLW

/* PSTriggerOut */
.set PSTriggerOut__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set PSTriggerOut__0__MASK, 0x10
.set PSTriggerOut__0__PC, CYREG_PRT4_PC4
.set PSTriggerOut__0__PORT, 4
.set PSTriggerOut__0__SHIFT, 4
.set PSTriggerOut__AG, CYREG_PRT4_AG
.set PSTriggerOut__AMUX, CYREG_PRT4_AMUX
.set PSTriggerOut__BIE, CYREG_PRT4_BIE
.set PSTriggerOut__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PSTriggerOut__BYP, CYREG_PRT4_BYP
.set PSTriggerOut__CTL, CYREG_PRT4_CTL
.set PSTriggerOut__DM0, CYREG_PRT4_DM0
.set PSTriggerOut__DM1, CYREG_PRT4_DM1
.set PSTriggerOut__DM2, CYREG_PRT4_DM2
.set PSTriggerOut__DR, CYREG_PRT4_DR
.set PSTriggerOut__INP_DIS, CYREG_PRT4_INP_DIS
.set PSTriggerOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PSTriggerOut__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PSTriggerOut__LCD_EN, CYREG_PRT4_LCD_EN
.set PSTriggerOut__MASK, 0x10
.set PSTriggerOut__PORT, 4
.set PSTriggerOut__PRT, CYREG_PRT4_PRT
.set PSTriggerOut__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PSTriggerOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PSTriggerOut__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PSTriggerOut__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PSTriggerOut__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PSTriggerOut__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PSTriggerOut__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PSTriggerOut__PS, CYREG_PRT4_PS
.set PSTriggerOut__SHIFT, 4
.set PSTriggerOut__SLW, CYREG_PRT4_SLW

/* Status_Reg_1 */
.set Status_Reg_1_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__0__POS, 0
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set Status_Reg_1_sts_sts_reg__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__MASK_REG, CYREG_B0_UDB02_MSK
.set Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_REG, CYREG_B0_UDB02_ST

/* Status_Reg_2 */
.set Status_Reg_2_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_2_sts_sts_reg__0__POS, 0
.set Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Status_Reg_2_sts_sts_reg__MASK, 0x01
.set Status_Reg_2_sts_sts_reg__MASK_REG, CYREG_B0_UDB06_MSK
.set Status_Reg_2_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Status_Reg_2_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Status_Reg_2_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set Status_Reg_2_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set Status_Reg_2_sts_sts_reg__STATUS_REG, CYREG_B0_UDB06_ST

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* Control_Reg_2 */
.set Control_Reg_2_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* Control_Reg_3 */
.set Control_Reg_3_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_3_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Control_Reg_3_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Control_Reg_3_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Control_Reg_3_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Control_Reg_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Control_Reg_3_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* FanControlOut */
.set FanControlOut__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set FanControlOut__0__MASK, 0x04
.set FanControlOut__0__PC, CYREG_PRT4_PC2
.set FanControlOut__0__PORT, 4
.set FanControlOut__0__SHIFT, 2
.set FanControlOut__AG, CYREG_PRT4_AG
.set FanControlOut__AMUX, CYREG_PRT4_AMUX
.set FanControlOut__BIE, CYREG_PRT4_BIE
.set FanControlOut__BIT_MASK, CYREG_PRT4_BIT_MASK
.set FanControlOut__BYP, CYREG_PRT4_BYP
.set FanControlOut__CTL, CYREG_PRT4_CTL
.set FanControlOut__DM0, CYREG_PRT4_DM0
.set FanControlOut__DM1, CYREG_PRT4_DM1
.set FanControlOut__DM2, CYREG_PRT4_DM2
.set FanControlOut__DR, CYREG_PRT4_DR
.set FanControlOut__INP_DIS, CYREG_PRT4_INP_DIS
.set FanControlOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set FanControlOut__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set FanControlOut__LCD_EN, CYREG_PRT4_LCD_EN
.set FanControlOut__MASK, 0x04
.set FanControlOut__PORT, 4
.set FanControlOut__PRT, CYREG_PRT4_PRT
.set FanControlOut__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set FanControlOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set FanControlOut__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set FanControlOut__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set FanControlOut__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set FanControlOut__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set FanControlOut__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set FanControlOut__PS, CYREG_PRT4_PS
.set FanControlOut__SHIFT, 2
.set FanControlOut__SLW, CYREG_PRT4_SLW

/* FLIRTriggerOut */
.set FLIRTriggerOut__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set FLIRTriggerOut__0__MASK, 0x08
.set FLIRTriggerOut__0__PC, CYREG_PRT4_PC3
.set FLIRTriggerOut__0__PORT, 4
.set FLIRTriggerOut__0__SHIFT, 3
.set FLIRTriggerOut__AG, CYREG_PRT4_AG
.set FLIRTriggerOut__AMUX, CYREG_PRT4_AMUX
.set FLIRTriggerOut__BIE, CYREG_PRT4_BIE
.set FLIRTriggerOut__BIT_MASK, CYREG_PRT4_BIT_MASK
.set FLIRTriggerOut__BYP, CYREG_PRT4_BYP
.set FLIRTriggerOut__CTL, CYREG_PRT4_CTL
.set FLIRTriggerOut__DM0, CYREG_PRT4_DM0
.set FLIRTriggerOut__DM1, CYREG_PRT4_DM1
.set FLIRTriggerOut__DM2, CYREG_PRT4_DM2
.set FLIRTriggerOut__DR, CYREG_PRT4_DR
.set FLIRTriggerOut__INP_DIS, CYREG_PRT4_INP_DIS
.set FLIRTriggerOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set FLIRTriggerOut__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set FLIRTriggerOut__LCD_EN, CYREG_PRT4_LCD_EN
.set FLIRTriggerOut__MASK, 0x08
.set FLIRTriggerOut__PORT, 4
.set FLIRTriggerOut__PRT, CYREG_PRT4_PRT
.set FLIRTriggerOut__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set FLIRTriggerOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set FLIRTriggerOut__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set FLIRTriggerOut__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set FLIRTriggerOut__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set FLIRTriggerOut__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set FLIRTriggerOut__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set FLIRTriggerOut__PS, CYREG_PRT4_PS
.set FLIRTriggerOut__SHIFT, 3
.set FLIRTriggerOut__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU0_INTTYPE0
.set Dedicated_Output__MASK, 0x01
.set Dedicated_Output__PC, CYREG_PRT0_PC0
.set Dedicated_Output__PORT, 0
.set Dedicated_Output__SHIFT, 0
.set Dedicated_Output_1__INTTYPE, CYREG_PICU3_INTTYPE6
.set Dedicated_Output_1__MASK, 0x40
.set Dedicated_Output_1__PC, CYREG_PRT3_PC6
.set Dedicated_Output_1__PORT, 3
.set Dedicated_Output_1__SHIFT, 6
.set Dedicated_Output_2__INTTYPE, CYREG_PICU0_INTTYPE1
.set Dedicated_Output_2__MASK, 0x02
.set Dedicated_Output_2__PC, CYREG_PRT0_PC1
.set Dedicated_Output_2__PORT, 0
.set Dedicated_Output_2__SHIFT, 1
.set Dedicated_Output_3__INTTYPE, CYREG_PICU3_INTTYPE7
.set Dedicated_Output_3__MASK, 0x80
.set Dedicated_Output_3__PC, CYREG_PRT3_PC7
.set Dedicated_Output_3__PORT, 3
.set Dedicated_Output_3__SHIFT, 7
.set DMA_CHANNELS_USED__MASK0, 0x0000000F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
