 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: bootloader                          Date:  3-24-2018, 11:43AM
Device Used: XC2C64A-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
28 /64  ( 44%) 56  /224  ( 25%) 57  /160  ( 36%) 24 /64  ( 37%) 16 /33  ( 48%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    19/40    20/56     0/ 8    1/1*     0/1      0/1      0/1
FB2      10/16     23/40    25/56     3/ 9    1/1*     0/1      0/1      0/1
FB3       0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
FB4       2/16     15/40    11/56     2/ 7    1/1*     0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    28/64     57/160   56/224    5/33    3/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4         0/0


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   11          11    |  I/O              :    14     25
Output        :    5           5    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     0      4
GCK           :    0           0    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     16          16

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'bootloader.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ftdi_gpio_0' based upon the
   LOC constraint 'P43'. It is recommended that you declare this BUFG
   explicitedly in your design. Note that for certain device families the output
   of a BUFG constraint can not drive a gated clock, and the BUFG constraint
   will be ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ftdi_gpio_1' based upon the
   LOC constraint 'P44'. It is recommended that you declare this BUFG
   explicitedly in your design. Note that for certain device families the output
   of a BUFG constraint can not drive a gated clock, and the BUFG constraint
   will be ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'clk'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'fpga_done'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'fpga_init_b'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ftdi_data<10>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ftdi_data<11>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ftdi_data<12>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ftdi_data<13>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ftdi_data<14>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ftdi_data<15>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ftdi_data<8>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ftdi_data<9>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ftdi_gpio_1'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal
   'fpga_program_b_OBUF' is ignored. Most likely the signal is gated and
   therefore cannot be used as a global control signal.
*************************  Summary of Mapped Logic  ************************

** 5 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
dbg                 10    14    1    FB2_2   40    I/O       O       LVCMOS18           FAST DFF     RESET
ftdi_rd_n           2     2     1    FB2_6   42    I/O       O       LVCMOS18           FAST DFF/S   SET
fpga_bl_clk         4     10    1    FB2_13  3     I/O       O       LVCMOS18           FAST TFF     RESET
fpga_bl_data        10    14    1    FB4_1   5     I/O       O       LVCMOS18           FAST DFF     RESET
fpga_program_b      1     1     1    FB4_7   8     I/O       O       LVCMOS18           FAST         

** 23 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
cnt_debounce<2>     3     7     FB1_1   TFF     RESET
cnt_debounce<1>     3     6     FB1_2   TFF     RESET
cnt_debounce<0>     3     5     FB1_3   TFF     RESET
cnt_words<5>        2     8     FB1_4   TFF     RESET
cnt_words<6>        2     9     FB1_5   TFF     RESET
cnt_words<10>       2     14    FB1_6   TFF     RESET
cnt_words<9>        3     14    FB1_7   TFF     RESET
cnt_words<8>        3     13    FB1_8   TFF     RESET
cnt_words<2>        2     5     FB1_9   TFF     RESET
N_PZ_149            1     5     FB1_10          
cnt_words<3>        2     6     FB1_11  TFF     RESET
cnt_words<4>        2     7     FB1_12  TFF     RESET
N_PZ_155            1     7     FB1_13          
cnt_words<7>        3     12    FB1_14  TFF     RESET
cnt_words<0>        3     5     FB1_15  TFF     RESET
cnt_words<1>        2     4     FB1_16  TFF     RESET
cnt_bit<0>          3     6     FB2_4   TFF/S   SET
ftdi_rd_n_buffer_p  1     1     FB2_5   DFF/S   SET
cnt_bit<1>          3     7     FB2_9   TFF/S   SET
N_PZ_162            1     7     FB2_11          
cnt_debounce<3>     3     8     FB2_14  TFF     RESET
cnt_bit<2>          3     8     FB2_15  TFF     RESET
cnt_debounce<4>     3     9     FB2_16  TFF     RESET

** 11 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
ftdi_data<7>        2    FB1_13  30    GSR/I/O   I       LVCMOS18 KPR
ftdi_rxf_n          1    FB2_5   41    I/O       I       LVCMOS18 KPR
ftdi_gpio_0         1    FB2_7   43    GCK/I/O   I       LVCMOS18 KPR
ftdi_data<6>        2    FB3_1   29    I/O       I       LVCMOS18 KPR
ftdi_data<5>        2    FB3_2   28    I/O       I       LVCMOS18 KPR
ftdi_data<4>        2    FB3_3   27    I/O       I       LVCMOS18 KPR
ftdi_data<3>        2    FB3_6   23    I/O       I       LVCMOS18 KPR
ftdi_data<2>        2    FB3_10  22    I/O       I       LVCMOS18 KPR
ftdi_data<1>        2    FB3_11  21    I/O       I       LVCMOS18 KPR
ftdi_data<0>        2    FB3_12  20    I/O       I       LVCMOS18 KPR
ftdi_clk            2    FB3_14  19    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               19/21
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   20/36
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
cnt_debounce<2>               3     FB1_1   38   I/O     (b)    +          
cnt_debounce<1>               3     FB1_2   37   I/O     (b)    +          
cnt_debounce<0>               3     FB1_3   36   I/O     (b)    +          
cnt_words<5>                  2     FB1_4        (b)     (b)    +          
cnt_words<6>                  2     FB1_5        (b)     (b)    +          
cnt_words<10>                 2     FB1_6        (b)     (b)    +          
cnt_words<9>                  3     FB1_7        (b)     (b)    +          
cnt_words<8>                  3     FB1_8        (b)     (b)    +          
cnt_words<2>                  2     FB1_9   34   GTS/I/O (b)    +          
N_PZ_149                      1     FB1_10  33   GTS/I/O (b)               
cnt_words<3>                  2     FB1_11  32   GTS/I/O (b)    +          
cnt_words<4>                  2     FB1_12  31   GTS/I/O (b)    +          
N_PZ_155                      1     FB1_13  30   GSR/I/O I                 
cnt_words<7>                  3     FB1_14       (b)     (b)    +          
cnt_words<0>                  3     FB1_15       (b)     (b)    +          
cnt_words<1>                  2     FB1_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: N_PZ_149           8: cnt_words<1>      14: cnt_words<7> 
  2: N_PZ_155           9: cnt_words<2>      15: cnt_words<8> 
  3: cnt_debounce<0>   10: cnt_words<3>      16: cnt_words<9> 
  4: cnt_debounce<1>   11: cnt_words<4>      17: ftdi_clk 
  5: cnt_debounce<2>   12: cnt_words<5>      18: ftdi_rd_n_buffer_p 
  6: cnt_words<0>      13: cnt_words<6>      19: ftdi_rxf_n 
  7: cnt_words<10>    

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
cnt_debounce<2>   .XXXX...........XXX..................... 7       
cnt_debounce<1>   .XXX............XXX..................... 6       
cnt_debounce<0>   .XX.............XXX..................... 5       
cnt_words<5>      .....X.XXXX.....XXX..................... 8       
cnt_words<6>      .....X.XXXXX....XXX..................... 9       
cnt_words<10>     .....XXXXXXXXXXXXXX..................... 14      
cnt_words<9>      XX...X.XXXXXXXX.XXX..................... 14      
cnt_words<8>      XX...X.XXXXXXX..XXX..................... 13      
cnt_words<2>      .....X.X........XXX..................... 5       
N_PZ_149          ......X.....XXXX........................ 5       
cnt_words<3>      .....X.XX.......XXX..................... 6       
cnt_words<4>      .....X.XXX......XXX..................... 7       
N_PZ_155          X....X.XXXXX............................ 7       
cnt_words<7>      XX...X.XXXXXX...XXX..................... 12      
cnt_words<0>      .X...X..........XXX..................... 5       
cnt_words<1>      .....X..........XXX..................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               23/17
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   25/31
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1   39   I/O           
dbg                           10    FB2_2   40   I/O     O      +          
(unused)                      0     FB2_3        (b)           
cnt_bit<0>                    3     FB2_4        (b)     (b)    +          
ftdi_rd_n_buffer_p            1     FB2_5   41   I/O     I      +          
ftdi_rd_n                     2     FB2_6   42   I/O     O      +          
(unused)                      0     FB2_7   43   GCK/I/O I     
(unused)                      0     FB2_8   44   GCK/I/O       
cnt_bit<1>                    3     FB2_9        (b)     (b)    +          
(unused)                      0     FB2_10  1    GCK/I/O       
N_PZ_162                      1     FB2_11       (b)     (b)               
(unused)                      0     FB2_12  2    I/O           
fpga_bl_clk                   4     FB2_13  3    I/O     O      +          
cnt_debounce<3>               3     FB2_14       (b)     (b)    +          
cnt_bit<2>                    3     FB2_15       (b)     (b)    +          
cnt_debounce<4>               3     FB2_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: N_PZ_155           9: cnt_debounce<3>   17: ftdi_data<3> 
  2: N_PZ_162          10: cnt_debounce<4>   18: ftdi_data<4> 
  3: cnt_bit<0>        11: dbg               19: ftdi_data<5> 
  4: cnt_bit<1>        12: fpga_bl_clk       20: ftdi_data<6> 
  5: cnt_bit<2>        13: ftdi_clk          21: ftdi_data<7> 
  6: cnt_debounce<0>   14: ftdi_data<0>      22: ftdi_rd_n_buffer_p 
  7: cnt_debounce<1>   15: ftdi_data<1>      23: ftdi_rxf_n 
  8: cnt_debounce<2>   16: ftdi_data<2>     

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
dbg               .XXXX.....X.XXXXXXXXX................... 14      
cnt_bit<0>        XXX.........X........XX................. 6       
ftdi_rd_n         ............X........X.................. 2       
cnt_bit<1>        XXXX........X........XX................. 7       
N_PZ_162          .....XXXXX...........XX................. 7       
fpga_bl_clk       .X...XXXXX.XX........XX................. 10      
cnt_debounce<3>   X....XXXX...X........XX................. 8       
cnt_bit<2>        XXXXX.......X........XX................. 8       
cnt_debounce<4>   X....XXXXX..X........XX................. 9       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1   29   I/O     I     
(unused)                      0     FB3_2   28   I/O     I     
(unused)                      0     FB3_3   27   I/O     I     
(unused)                      0     FB3_4        (b)           
(unused)                      0     FB3_5        (b)           
(unused)                      0     FB3_6   23   I/O     I     
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
(unused)                      0     FB3_10  22   I/O     I     
(unused)                      0     FB3_11  21   I/O     I     
(unused)                      0     FB3_12  20   I/O     I     
(unused)                      0     FB3_13       (b)           
(unused)                      0     FB3_14  19   I/O     I     
(unused)                      0     FB3_15  18   I/O           
(unused)                      0     FB3_16       (b)           
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               15/25
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   11/45
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
fpga_bl_data                  10    FB4_1   5    I/O     O      +          
(unused)                      0     FB4_2   6    I/O           
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
fpga_program_b                1     FB4_7   8    I/O     O                 
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
(unused)                      0     FB4_11  12   I/O           
(unused)                      0     FB4_12       (b)           
(unused)                      0     FB4_13  13   I/O           
(unused)                      0     FB4_14  14   I/O           
(unused)                      0     FB4_15  16   I/O           
(unused)                      0     FB4_16       (b)           

Signals Used by Logic in Function Block
  1: N_PZ_162           6: ftdi_clk          11: ftdi_data<4> 
  2: cnt_bit<0>         7: ftdi_data<0>      12: ftdi_data<5> 
  3: cnt_bit<1>         8: ftdi_data<1>      13: ftdi_data<6> 
  4: cnt_bit<2>         9: ftdi_data<2>      14: ftdi_data<7> 
  5: fpga_bl_data      10: ftdi_data<3>      15: ftdi_gpio_0 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
fpga_bl_data      XXXXXXXXXXXXXX.......................... 14      
fpga_program_b    ..............X......................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


N_PZ_149 <= (cnt_words(6) AND cnt_words(7) AND cnt_words(8) AND 
	cnt_words(9) AND NOT cnt_words(10));


N_PZ_155 <= (cnt_words(0) AND cnt_words(1) AND cnt_words(2) AND 
	cnt_words(3) AND cnt_words(4) AND cnt_words(5) AND N_PZ_149);


N_PZ_162 <= (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND 
	NOT cnt_debounce(0) AND NOT cnt_debounce(1) AND NOT cnt_debounce(2) AND 
	NOT cnt_debounce(3) AND NOT cnt_debounce(4));

FTCPE_cnt_bit0: FTCPE port map (cnt_bit(0),cnt_bit_T(0),ftdi_clk,'0','0','1');
cnt_bit_T(0) <= ((NOT N_PZ_155 AND N_PZ_162)
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND N_PZ_155 AND 
	NOT cnt_bit(0)));

FTCPE_cnt_bit1: FTCPE port map (cnt_bit(1),cnt_bit_T(1),ftdi_clk,'0','0','1');
cnt_bit_T(1) <= ((NOT N_PZ_155 AND NOT cnt_bit(0) AND N_PZ_162)
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND N_PZ_155 AND 
	NOT cnt_bit(1)));

FTCPE_cnt_bit2: FTCPE port map (cnt_bit(2),cnt_bit_T(2),ftdi_clk,'0','0','1');
cnt_bit_T(2) <= ((cnt_bit(2) AND NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND 
	N_PZ_155)
	OR (NOT N_PZ_155 AND NOT cnt_bit(1) AND NOT cnt_bit(0) AND N_PZ_162));

FTCPE_cnt_debounce0: FTCPE port map (cnt_debounce(0),cnt_debounce_T(0),ftdi_clk,'0','0','1');
cnt_debounce_T(0) <= ((NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND NOT N_PZ_155)
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND 
	cnt_debounce(0)));

FTCPE_cnt_debounce1: FTCPE port map (cnt_debounce(1),cnt_debounce_T(1),ftdi_clk,'0','0','1');
cnt_debounce_T(1) <= ((NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND N_PZ_155 AND 
	cnt_debounce(1))
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND NOT N_PZ_155 AND 
	cnt_debounce(0)));

FTCPE_cnt_debounce2: FTCPE port map (cnt_debounce(2),cnt_debounce_T(2),ftdi_clk,'0','0','1');
cnt_debounce_T(2) <= ((NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND N_PZ_155 AND 
	cnt_debounce(2))
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND NOT N_PZ_155 AND 
	cnt_debounce(0) AND cnt_debounce(1)));

FTCPE_cnt_debounce3: FTCPE port map (cnt_debounce(3),cnt_debounce_T(3),ftdi_clk,'0','0','1');
cnt_debounce_T(3) <= ((NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND N_PZ_155 AND 
	cnt_debounce(3))
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND NOT N_PZ_155 AND 
	cnt_debounce(0) AND cnt_debounce(1) AND cnt_debounce(2)));

FTCPE_cnt_debounce4: FTCPE port map (cnt_debounce(4),cnt_debounce_T(4),ftdi_clk,'0','0','1');
cnt_debounce_T(4) <= ((NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND N_PZ_155 AND 
	cnt_debounce(4))
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND NOT N_PZ_155 AND 
	cnt_debounce(0) AND cnt_debounce(1) AND cnt_debounce(2) AND 
	cnt_debounce(3)));

FTCPE_cnt_words0: FTCPE port map (cnt_words(0),cnt_words_T(0),ftdi_clk,'0','0','1');
cnt_words_T(0) <= ((NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND NOT N_PZ_155)
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND cnt_words(0)));

FTCPE_cnt_words1: FTCPE port map (cnt_words(1),cnt_words_T(1),ftdi_clk,'0','0','1');
cnt_words_T(1) <= (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND cnt_words(0));

FTCPE_cnt_words2: FTCPE port map (cnt_words(2),cnt_words_T(2),ftdi_clk,'0','0','1');
cnt_words_T(2) <= (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND cnt_words(0) AND 
	cnt_words(1));

FTCPE_cnt_words3: FTCPE port map (cnt_words(3),cnt_words_T(3),ftdi_clk,'0','0','1');
cnt_words_T(3) <= (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND cnt_words(0) AND 
	cnt_words(1) AND cnt_words(2));

FTCPE_cnt_words4: FTCPE port map (cnt_words(4),cnt_words_T(4),ftdi_clk,'0','0','1');
cnt_words_T(4) <= (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND cnt_words(0) AND 
	cnt_words(1) AND cnt_words(2) AND cnt_words(3));

FTCPE_cnt_words5: FTCPE port map (cnt_words(5),cnt_words_T(5),ftdi_clk,'0','0','1');
cnt_words_T(5) <= (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND cnt_words(0) AND 
	cnt_words(1) AND cnt_words(2) AND cnt_words(3) AND cnt_words(4));

FTCPE_cnt_words6: FTCPE port map (cnt_words(6),cnt_words_T(6),ftdi_clk,'0','0','1');
cnt_words_T(6) <= (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND cnt_words(0) AND 
	cnt_words(1) AND cnt_words(2) AND cnt_words(3) AND cnt_words(4) AND 
	cnt_words(5));

FTCPE_cnt_words7: FTCPE port map (cnt_words(7),cnt_words_T(7),ftdi_clk,'0','0','1');
cnt_words_T(7) <= ((NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND N_PZ_155)
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND cnt_words(0) AND 
	cnt_words(1) AND cnt_words(2) AND cnt_words(3) AND cnt_words(4) AND 
	cnt_words(5) AND NOT N_PZ_149 AND cnt_words(6)));

FTCPE_cnt_words8: FTCPE port map (cnt_words(8),cnt_words_T(8),ftdi_clk,'0','0','1');
cnt_words_T(8) <= ((NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND N_PZ_155)
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND cnt_words(0) AND 
	cnt_words(1) AND cnt_words(2) AND cnt_words(3) AND cnt_words(4) AND 
	cnt_words(5) AND NOT N_PZ_149 AND cnt_words(6) AND cnt_words(7)));

FTCPE_cnt_words9: FTCPE port map (cnt_words(9),cnt_words_T(9),ftdi_clk,'0','0','1');
cnt_words_T(9) <= ((NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND N_PZ_155)
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND cnt_words(0) AND 
	cnt_words(1) AND cnt_words(2) AND cnt_words(3) AND cnt_words(4) AND 
	cnt_words(5) AND NOT N_PZ_149 AND cnt_words(6) AND cnt_words(7) AND 
	cnt_words(8)));

FTCPE_cnt_words10: FTCPE port map (cnt_words(10),cnt_words_T(10),ftdi_clk,'0','0','1');
cnt_words_T(10) <= (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND cnt_words(0) AND 
	cnt_words(1) AND cnt_words(2) AND cnt_words(3) AND cnt_words(4) AND 
	cnt_words(5) AND cnt_words(6) AND cnt_words(7) AND cnt_words(8) AND 
	cnt_words(9) AND cnt_words(10));

FDCPE_dbg: FDCPE port map (dbg,dbg_D,ftdi_clk,'0','0','1');
dbg_D <= ((NOT N_PZ_162 AND dbg)
	OR (ftdi_data(7) AND cnt_bit(2) AND cnt_bit(1) AND 
	cnt_bit(0) AND N_PZ_162)
	OR (cnt_bit(2) AND cnt_bit(1) AND NOT cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(6))
	OR (cnt_bit(2) AND NOT cnt_bit(1) AND cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(5))
	OR (cnt_bit(2) AND NOT cnt_bit(1) AND NOT cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(4))
	OR (NOT cnt_bit(2) AND cnt_bit(1) AND cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(3))
	OR (NOT cnt_bit(2) AND cnt_bit(1) AND NOT cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(2))
	OR (NOT cnt_bit(2) AND NOT cnt_bit(1) AND cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(1))
	OR (NOT cnt_bit(2) AND NOT cnt_bit(1) AND NOT cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(0)));

FTCPE_fpga_bl_clk: FTCPE port map (fpga_bl_clk,fpga_bl_clk_T,ftdi_clk,'0','0','1');
fpga_bl_clk_T <= ((N_PZ_162 AND fpga_bl_clk)
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND 
	cnt_debounce(0) AND cnt_debounce(1) AND cnt_debounce(2) AND 
	cnt_debounce(3) AND cnt_debounce(4) AND fpga_bl_clk)
	OR (NOT ftdi_rxf_n AND NOT ftdi_rd_n_buffer_p AND 
	NOT cnt_debounce(0) AND NOT cnt_debounce(1) AND NOT cnt_debounce(2) AND 
	NOT cnt_debounce(3) AND cnt_debounce(4) AND NOT fpga_bl_clk));

FDCPE_fpga_bl_data: FDCPE port map (fpga_bl_data,fpga_bl_data_D,ftdi_clk,'0','0','1');
fpga_bl_data_D <= ((NOT N_PZ_162 AND fpga_bl_data)
	OR (ftdi_data(7) AND cnt_bit(2) AND cnt_bit(1) AND 
	cnt_bit(0) AND N_PZ_162)
	OR (cnt_bit(2) AND cnt_bit(1) AND NOT cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(6))
	OR (cnt_bit(2) AND NOT cnt_bit(1) AND cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(5))
	OR (cnt_bit(2) AND NOT cnt_bit(1) AND NOT cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(4))
	OR (NOT cnt_bit(2) AND cnt_bit(1) AND cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(3))
	OR (NOT cnt_bit(2) AND cnt_bit(1) AND NOT cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(2))
	OR (NOT cnt_bit(2) AND NOT cnt_bit(1) AND cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(1))
	OR (NOT cnt_bit(2) AND NOT cnt_bit(1) AND NOT cnt_bit(0) AND N_PZ_162 AND 
	ftdi_data(0)));


fpga_program_b <= ftdi_gpio_0;

FDCPE_ftdi_rd_n: FDCPE port map (ftdi_rd_n,ftdi_rd_n_buffer_p,ftdi_clk,'0','0','1');

FDCPE_ftdi_rd_n_buffer_p: FDCPE port map (ftdi_rd_n_buffer_p,ftdi_rxf_n,ftdi_clk,'0','0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-5-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 ftdi_data<3>                  
  2 KPR                              24 TDO                           
  3 fpga_bl_clk                      25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 fpga_bl_data                     27 ftdi_data<4>                  
  6 KPR                              28 ftdi_data<5>                  
  7 VCCIO-1.8                        29 ftdi_data<6>                  
  8 fpga_program_b                   30 ftdi_data<7>                  
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 KPR                              34 KPR                           
 13 KPR                              35 VCCAUX                        
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 KPR                              38 KPR                           
 17 GND                              39 KPR                           
 18 KPR                              40 dbg                           
 19 ftdi_clk                         41 ftdi_rxf_n                    
 20 ftdi_data<0>                     42 ftdi_rd_n                     
 21 ftdi_data<1>                     43 ftdi_gpio_0                   
 22 ftdi_data<2>                     44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-5-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
