Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov  8 15:34:09 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriverTextButton_timing_summary_routed.rpt -pb FourDigitLEDdriverTextButton_timing_summary_routed.pb -rpx FourDigitLEDdriverTextButton_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriverTextButton
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.966        0.000                      0                  120        0.168        0.000                      0                  120        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  clk_ssd  {0.000 100.000}      200.000         5.000           
  clkfb    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  clk_ssd         196.126        0.000                      0                  108        0.168        0.000                      0                  108       13.360        0.000                       0                    64  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_ssd            clk_ssd                195.966        0.000                      0                   12        0.663        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      196.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.126ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            relative_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.890ns (23.817%)  route 2.847ns (76.183%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 f  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 f  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 r  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          1.092     9.945    clean_reset/AR[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.124    10.069 r  clean_reset/relative_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    10.069    clean_reset_n_0
    SLICE_X0Y91          FDRE                                         r  relative_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.604   205.991    clk_ssd_BUFG
    SLICE_X0Y91          FDRE                                         r  relative_addr_reg[1]/C
                         clock pessimism              0.311   206.302    
                         clock uncertainty           -0.138   206.164    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.031   206.195    relative_addr_reg[1]
  -------------------------------------------------------------------
                         required time                        206.195    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                196.126    

Slack (MET) :             196.253ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.890ns (24.635%)  route 2.723ns (75.365%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 205.984 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.717     6.336    clean_bnt/CLK
    SLICE_X2Y83          FDSE                                         r  clean_bnt/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDSE (Prop_fdse_C_Q)         0.518     6.854 f  clean_bnt/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     7.671    clean_bnt/counter_reg[4]
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.795 r  clean_bnt/addr[3]_i_7/O
                         net (fo=1, routed)           0.947     8.742    clean_bnt/addr[3]_i_7_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.866 r  clean_bnt/addr[3]_i_2/O
                         net (fo=4, routed)           0.958     9.824    clean_bnt/in
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.948 r  clean_bnt/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.948    p_0_in__1[2]
    SLICE_X0Y82          FDCE                                         r  addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.597   205.984    clk_ssd_BUFG
    SLICE_X0Y82          FDCE                                         r  addr_reg[2]/C
                         clock pessimism              0.327   206.311    
                         clock uncertainty           -0.138   206.173    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.029   206.202    addr_reg[2]
  -------------------------------------------------------------------
                         required time                        206.202    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                196.253    

Slack (MET) :             196.271ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.918ns (25.215%)  route 2.723ns (74.785%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 205.984 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.717     6.336    clean_bnt/CLK
    SLICE_X2Y83          FDSE                                         r  clean_bnt/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDSE (Prop_fdse_C_Q)         0.518     6.854 f  clean_bnt/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     7.671    clean_bnt/counter_reg[4]
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.795 r  clean_bnt/addr[3]_i_7/O
                         net (fo=1, routed)           0.947     8.742    clean_bnt/addr[3]_i_7_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.866 r  clean_bnt/addr[3]_i_2/O
                         net (fo=4, routed)           0.958     9.824    clean_bnt/in
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.152     9.976 r  clean_bnt/addr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.976    p_0_in__1[3]
    SLICE_X0Y82          FDCE                                         r  addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.597   205.984    clk_ssd_BUFG
    SLICE_X0Y82          FDCE                                         r  addr_reg[3]/C
                         clock pessimism              0.327   206.311    
                         clock uncertainty           -0.138   206.173    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.075   206.248    addr_reg[3]
  -------------------------------------------------------------------
                         required time                        206.248    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                196.271    

Slack (MET) :             196.396ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            relative_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.890ns (25.683%)  route 2.575ns (74.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 f  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 f  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 r  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.821     9.673    clean_reset/AR[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.124     9.797 r  clean_reset/relative_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     9.797    clean_reset_n_1
    SLICE_X0Y91          FDRE                                         r  relative_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.604   205.991    clk_ssd_BUFG
    SLICE_X0Y91          FDRE                                         r  relative_addr_reg[0]/C
                         clock pessimism              0.311   206.302    
                         clock uncertainty           -0.138   206.164    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.029   206.193    relative_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        206.193    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                196.396    

Slack (MET) :             196.526ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.890ns (26.642%)  route 2.451ns (73.358%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 205.984 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.717     6.336    clean_bnt/CLK
    SLICE_X2Y83          FDSE                                         r  clean_bnt/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDSE (Prop_fdse_C_Q)         0.518     6.854 f  clean_bnt/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     7.671    clean_bnt/counter_reg[4]
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.795 r  clean_bnt/addr[3]_i_7/O
                         net (fo=1, routed)           0.947     8.742    clean_bnt/addr[3]_i_7_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.866 r  clean_bnt/addr[3]_i_2/O
                         net (fo=4, routed)           0.686     9.552    clean_bnt/in
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.676 r  clean_bnt/addr[0]_i_1/O
                         net (fo=1, routed)           0.000     9.676    p_0_in__1[0]
    SLICE_X1Y82          FDCE                                         r  addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.597   205.984    clk_ssd_BUFG
    SLICE_X1Y82          FDCE                                         r  addr_reg[0]/C
                         clock pessimism              0.327   206.311    
                         clock uncertainty           -0.138   206.173    
    SLICE_X1Y82          FDCE (Setup_fdce_C_D)        0.029   206.202    addr_reg[0]
  -------------------------------------------------------------------
                         required time                        206.202    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                196.526    

Slack (MET) :             196.578ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.884ns (26.510%)  route 2.451ns (73.490%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 205.984 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.717     6.336    clean_bnt/CLK
    SLICE_X2Y83          FDSE                                         r  clean_bnt/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDSE (Prop_fdse_C_Q)         0.518     6.854 f  clean_bnt/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     7.671    clean_bnt/counter_reg[4]
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.795 r  clean_bnt/addr[3]_i_7/O
                         net (fo=1, routed)           0.947     8.742    clean_bnt/addr[3]_i_7_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.866 r  clean_bnt/addr[3]_i_2/O
                         net (fo=4, routed)           0.686     9.552    clean_bnt/in
    SLICE_X1Y82          LUT3 (Prop_lut3_I1_O)        0.118     9.670 r  clean_bnt/addr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.670    p_0_in__1[1]
    SLICE_X1Y82          FDCE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.597   205.984    clk_ssd_BUFG
    SLICE_X1Y82          FDCE                                         r  addr_reg[1]/C
                         clock pessimism              0.327   206.311    
                         clock uncertainty           -0.138   206.173    
    SLICE_X1Y82          FDCE (Setup_fdce_C_D)        0.075   206.248    addr_reg[1]
  -------------------------------------------------------------------
                         required time                        206.248    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                196.578    

Slack (MET) :             197.025ns  (required time - arrival time)
  Source:                 clean_bnt/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.580ns (25.264%)  route 1.716ns (74.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_bnt/CLK
    SLICE_X0Y80          FDRE                                         r  clean_bnt/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     6.788 f  clean_bnt/button_sync_reg/Q
                         net (fo=1, routed)           0.644     7.432    clean_bnt/button_sync_reg_n_0
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.556 r  clean_bnt/counter[0]_i_1__1/O
                         net (fo=22, routed)          1.072     8.627    clean_bnt/counter[0]_i_1__1_n_0
    SLICE_X2Y87          FDSE                                         r  clean_bnt/counter_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.601   205.988    clean_bnt/CLK
    SLICE_X2Y87          FDSE                                         r  clean_bnt/counter_reg[20]/C
                         clock pessimism              0.327   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X2Y87          FDSE (Setup_fdse_C_S)       -0.524   205.653    clean_bnt/counter_reg[20]
  -------------------------------------------------------------------
                         required time                        205.653    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                197.025    

Slack (MET) :             197.025ns  (required time - arrival time)
  Source:                 clean_bnt/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.580ns (25.264%)  route 1.716ns (74.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_bnt/CLK
    SLICE_X0Y80          FDRE                                         r  clean_bnt/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     6.788 f  clean_bnt/button_sync_reg/Q
                         net (fo=1, routed)           0.644     7.432    clean_bnt/button_sync_reg_n_0
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.556 r  clean_bnt/counter[0]_i_1__1/O
                         net (fo=22, routed)          1.072     8.627    clean_bnt/counter[0]_i_1__1_n_0
    SLICE_X2Y87          FDRE                                         r  clean_bnt/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.601   205.988    clean_bnt/CLK
    SLICE_X2Y87          FDRE                                         r  clean_bnt/counter_reg[21]/C
                         clock pessimism              0.327   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524   205.653    clean_bnt/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        205.653    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                197.025    

Slack (MET) :             197.109ns  (required time - arrival time)
  Source:                 clean_reset/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.580ns (26.283%)  route 1.627ns (73.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 205.985 - 200.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.716     6.335    clean_reset/CLK
    SLICE_X7Y83          FDRE                                         r  clean_reset/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     6.791 f  clean_reset/button_sync_reg/Q
                         net (fo=1, routed)           0.403     7.194    clean_reset/button_sync
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.318 r  clean_reset/counter[0]_i_1__0/O
                         net (fo=22, routed)          1.224     8.541    clean_reset/clear
    SLICE_X6Y86          FDSE                                         r  clean_reset/counter_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.598   205.985    clean_reset/CLK
    SLICE_X6Y86          FDSE                                         r  clean_reset/counter_reg[20]/C
                         clock pessimism              0.328   206.313    
                         clock uncertainty           -0.138   206.175    
    SLICE_X6Y86          FDSE (Setup_fdse_C_S)       -0.524   205.651    clean_reset/counter_reg[20]
  -------------------------------------------------------------------
                         required time                        205.651    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                197.109    

Slack (MET) :             197.109ns  (required time - arrival time)
  Source:                 clean_reset/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.580ns (26.283%)  route 1.627ns (73.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 205.985 - 200.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.716     6.335    clean_reset/CLK
    SLICE_X7Y83          FDRE                                         r  clean_reset/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     6.791 f  clean_reset/button_sync_reg/Q
                         net (fo=1, routed)           0.403     7.194    clean_reset/button_sync
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.318 r  clean_reset/counter[0]_i_1__0/O
                         net (fo=22, routed)          1.224     8.541    clean_reset/clear
    SLICE_X6Y86          FDRE                                         r  clean_reset/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.598   205.985    clean_reset/CLK
    SLICE_X6Y86          FDRE                                         r  clean_reset/counter_reg[21]/C
                         clock pessimism              0.328   206.313    
                         clock uncertainty           -0.138   206.175    
    SLICE_X6Y86          FDRE (Setup_fdre_C_R)       -0.524   205.651    clean_reset/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        205.651    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                197.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clean_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/button_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_reset/CLK
    SLICE_X7Y82          FDRE                                         r  clean_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  clean_reset/temp_reg/Q
                         net (fo=1, routed)           0.112     2.114    clean_reset/temp
    SLICE_X7Y83          FDRE                                         r  clean_reset/button_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.867     2.410    clean_reset/CLK
    SLICE_X7Y83          FDRE                                         r  clean_reset/button_sync_reg/C
                         clock pessimism             -0.533     1.876    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.070     1.946    clean_reset/button_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            relative_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.998%)  route 0.092ns (33.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.603     1.867    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     2.008 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.092     2.100    clean_reset/Q[1]
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.045     2.145 r  clean_reset/relative_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.145    clean_reset_n_0
    SLICE_X0Y91          FDRE                                         r  relative_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.876     2.419    clk_ssd_BUFG
    SLICE_X0Y91          FDRE                                         r  relative_addr_reg[1]/C
                         clock pessimism             -0.538     1.880    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092     1.972    relative_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.858%)  route 0.143ns (43.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clk_ssd_BUFG
    SLICE_X1Y82          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     2.003 r  addr_reg[0]/Q
                         net (fo=11, routed)          0.143     2.147    clean_bnt/Q[0]
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.048     2.195 r  clean_bnt/addr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.195    p_0_in__1[3]
    SLICE_X0Y82          FDCE                                         r  addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.869     2.412    clk_ssd_BUFG
    SLICE_X0Y82          FDCE                                         r  addr_reg[3]/C
                         clock pessimism             -0.536     1.875    
    SLICE_X0Y82          FDCE (Hold_fdce_C_D)         0.107     1.982    addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            relative_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.603     1.867    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     2.008 r  counter_reg[2]/Q
                         net (fo=8, routed)           0.131     2.140    clean_reset/Q[2]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.045     2.185 r  clean_reset/relative_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.185    clean_reset_n_1
    SLICE_X0Y91          FDRE                                         r  relative_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.876     2.419    clk_ssd_BUFG
    SLICE_X0Y91          FDRE                                         r  relative_addr_reg[0]/C
                         clock pessimism             -0.538     1.880    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091     1.971    relative_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clk_ssd_BUFG
    SLICE_X1Y82          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     2.003 r  addr_reg[0]/Q
                         net (fo=11, routed)          0.143     2.147    clean_bnt/Q[0]
    SLICE_X0Y82          LUT4 (Prop_lut4_I1_O)        0.045     2.192 r  clean_bnt/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.192    p_0_in__1[2]
    SLICE_X0Y82          FDCE                                         r  addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.869     2.412    clk_ssd_BUFG
    SLICE_X0Y82          FDCE                                         r  addr_reg[2]/C
                         clock pessimism             -0.536     1.875    
    SLICE_X0Y82          FDCE (Hold_fdce_C_D)         0.091     1.966    addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clean_bnt/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/button_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.596     1.860    clean_bnt/CLK
    SLICE_X0Y80          FDRE                                         r  clean_bnt/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  clean_bnt/temp_reg/Q
                         net (fo=1, routed)           0.184     2.185    clean_bnt/temp_reg_n_0
    SLICE_X0Y80          FDRE                                         r  clean_bnt/button_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.867     2.410    clean_bnt/CLK
    SLICE_X0Y80          FDRE                                         r  clean_bnt/button_sync_reg/C
                         clock pessimism             -0.549     1.860    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.070     1.930    clean_bnt/button_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.623%)  route 0.200ns (51.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.603     1.867    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     2.008 f  counter_reg[2]/Q
                         net (fo=8, routed)           0.200     2.208    counter_reg__0__0[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.048     2.256 r  an1_i_1/O
                         net (fo=1, routed)           0.000     2.256    an1_i_1_n_0
    SLICE_X0Y93          FDPE                                         r  an1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.877     2.420    clk_ssd_BUFG
    SLICE_X0Y93          FDPE                                         r  an1_reg/C
                         clock pessimism             -0.535     1.884    
    SLICE_X0Y93          FDPE (Hold_fdpe_C_D)         0.107     1.991    an1_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.995%)  route 0.191ns (51.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.603     1.867    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     2.008 r  counter_reg[2]/Q
                         net (fo=8, routed)           0.191     2.199    counter_reg__0__0[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.042     2.241 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.241    p_0_in__0[2]
    SLICE_X1Y91          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.876     2.419    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.107     1.974    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.223%)  route 0.200ns (51.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.603     1.867    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     2.008 r  counter_reg[2]/Q
                         net (fo=8, routed)           0.200     2.208    counter_reg__0__0[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.045     2.253 r  an0_i_1/O
                         net (fo=1, routed)           0.000     2.253    an0_i_1_n_0
    SLICE_X0Y93          FDPE                                         r  an0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.877     2.420    clk_ssd_BUFG
    SLICE_X0Y93          FDPE                                         r  an0_reg/C
                         clock pessimism             -0.535     1.884    
    SLICE_X0Y93          FDPE (Hold_fdpe_C_D)         0.091     1.975    an0_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.453%)  route 0.203ns (52.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clk_ssd_BUFG
    SLICE_X1Y82          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     2.003 r  addr_reg[0]/Q
                         net (fo=11, routed)          0.203     2.206    clean_bnt/Q[0]
    SLICE_X1Y82          LUT3 (Prop_lut3_I0_O)        0.042     2.248 r  clean_bnt/addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.248    p_0_in__1[1]
    SLICE_X1Y82          FDCE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.869     2.412    clk_ssd_BUFG
    SLICE_X1Y82          FDCE                                         r  addr_reg[1]/C
                         clock pessimism             -0.549     1.862    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.107     1.969    addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ssd
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_ssd_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y82      addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y82      addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y82      addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y82      addr_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      an0_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      an1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      an2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      an3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y82      addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y82      addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y82      addr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y82      addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y80      clean_bnt/button_sync_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      clean_bnt/counter_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      clean_bnt/counter_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      clean_bnt/counter_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      clean_bnt/counter_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y86      clean_bnt/counter_reg[16]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      an0_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      an1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      an2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      an3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y80      clean_bnt/button_sync_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      clean_bnt/counter_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      clean_bnt/counter_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y83      clean_bnt/counter_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y83      clean_bnt/counter_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y83      clean_bnt/counter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      195.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.966ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an0_reg/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.766ns (21.834%)  route 2.742ns (78.166%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 r  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.988     9.840    reset_clean
    SLICE_X0Y93          FDPE                                         f  an0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.605   205.992    clk_ssd_BUFG
    SLICE_X0Y93          FDPE                                         r  an0_reg/C
                         clock pessimism              0.311   206.303    
                         clock uncertainty           -0.138   206.165    
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.359   205.806    an0_reg
  -------------------------------------------------------------------
                         required time                        205.806    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                195.966    

Slack (MET) :             195.966ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an1_reg/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.766ns (21.834%)  route 2.742ns (78.166%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 r  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.988     9.840    reset_clean
    SLICE_X0Y93          FDPE                                         f  an1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.605   205.992    clk_ssd_BUFG
    SLICE_X0Y93          FDPE                                         r  an1_reg/C
                         clock pessimism              0.311   206.303    
                         clock uncertainty           -0.138   206.165    
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.359   205.806    an1_reg
  -------------------------------------------------------------------
                         required time                        205.806    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                195.966    

Slack (MET) :             195.966ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an2_reg/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.766ns (21.834%)  route 2.742ns (78.166%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 r  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.988     9.840    reset_clean
    SLICE_X0Y93          FDPE                                         f  an2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.605   205.992    clk_ssd_BUFG
    SLICE_X0Y93          FDPE                                         r  an2_reg/C
                         clock pessimism              0.311   206.303    
                         clock uncertainty           -0.138   206.165    
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.359   205.806    an2_reg
  -------------------------------------------------------------------
                         required time                        205.806    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                195.966    

Slack (MET) :             195.966ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an3_reg/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.766ns (21.834%)  route 2.742ns (78.166%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 r  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.988     9.840    reset_clean
    SLICE_X0Y93          FDPE                                         f  an3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.605   205.992    clk_ssd_BUFG
    SLICE_X0Y93          FDPE                                         r  an3_reg/C
                         clock pessimism              0.311   206.303    
                         clock uncertainty           -0.138   206.165    
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.359   205.806    an3_reg
  -------------------------------------------------------------------
                         required time                        205.806    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                195.966    

Slack (MET) :             196.047ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.663%)  route 2.614ns (77.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 r  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.860     9.712    reset_clean
    SLICE_X1Y91          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.604   205.991    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.311   206.302    
                         clock uncertainty           -0.138   206.164    
    SLICE_X1Y91          FDCE (Recov_fdce_C_CLR)     -0.405   205.759    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.759    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                196.047    

Slack (MET) :             196.047ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.663%)  route 2.614ns (77.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 r  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.860     9.712    reset_clean
    SLICE_X1Y91          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.604   205.991    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.311   206.302    
                         clock uncertainty           -0.138   206.164    
    SLICE_X1Y91          FDCE (Recov_fdce_C_CLR)     -0.405   205.759    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.759    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                196.047    

Slack (MET) :             196.047ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.663%)  route 2.614ns (77.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 r  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.860     9.712    reset_clean
    SLICE_X1Y91          FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.604   205.991    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.311   206.302    
                         clock uncertainty           -0.138   206.164    
    SLICE_X1Y91          FDCE (Recov_fdce_C_CLR)     -0.405   205.759    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.759    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                196.047    

Slack (MET) :             196.093ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.663%)  route 2.614ns (77.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 r  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.860     9.712    reset_clean
    SLICE_X1Y91          FDPE                                         f  counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.604   205.991    clk_ssd_BUFG
    SLICE_X1Y91          FDPE                                         r  counter_reg[0]/C
                         clock pessimism              0.311   206.302    
                         clock uncertainty           -0.138   206.164    
    SLICE_X1Y91          FDPE (Recov_fdpe_C_PRE)     -0.359   205.805    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.805    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                196.093    

Slack (MET) :             196.242ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.766ns (24.104%)  route 2.412ns (75.896%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 205.984 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 r  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.657     9.510    reset_clean
    SLICE_X0Y82          FDCE                                         f  addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.597   205.984    clk_ssd_BUFG
    SLICE_X0Y82          FDCE                                         r  addr_reg[2]/C
                         clock pessimism              0.311   206.295    
                         clock uncertainty           -0.138   206.157    
    SLICE_X0Y82          FDCE (Recov_fdce_C_CLR)     -0.405   205.752    addr_reg[2]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                196.242    

Slack (MET) :             196.242ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.766ns (24.104%)  route 2.412ns (75.896%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 205.984 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.713     6.332    clean_reset/CLK
    SLICE_X6Y81          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.518     6.850 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     7.658    clean_reset/counter_reg[3]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.782 r  clean_reset/relative_addr[1]_i_7/O
                         net (fo=1, routed)           0.946     8.728    clean_reset/relative_addr[1]_i_7_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.852 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.657     9.510    reset_clean
    SLICE_X0Y82          FDCE                                         f  addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.597   205.984    clk_ssd_BUFG
    SLICE_X0Y82          FDCE                                         r  addr_reg[3]/C
                         clock pessimism              0.311   206.295    
                         clock uncertainty           -0.138   206.157    
    SLICE_X0Y82          FDCE (Recov_fdce_C_CLR)     -0.405   205.752    addr_reg[3]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                196.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.254ns (41.809%)  route 0.354ns (58.191%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clean_reset/CLK
    SLICE_X6Y83          FDSE                                         r  clean_reset/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     2.026 r  clean_reset/counter_reg[9]/Q
                         net (fo=2, routed)           0.060     2.087    clean_reset/counter_reg[9]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  clean_reset/relative_addr[1]_i_6/O
                         net (fo=1, routed)           0.051     2.183    clean_reset/relative_addr[1]_i_6_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.228 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.242     2.470    reset_clean
    SLICE_X1Y82          FDCE                                         f  addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.869     2.412    clk_ssd_BUFG
    SLICE_X1Y82          FDCE                                         r  addr_reg[0]/C
                         clock pessimism             -0.512     1.899    
    SLICE_X1Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.807    addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.254ns (41.809%)  route 0.354ns (58.191%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clean_reset/CLK
    SLICE_X6Y83          FDSE                                         r  clean_reset/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     2.026 r  clean_reset/counter_reg[9]/Q
                         net (fo=2, routed)           0.060     2.087    clean_reset/counter_reg[9]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  clean_reset/relative_addr[1]_i_6/O
                         net (fo=1, routed)           0.051     2.183    clean_reset/relative_addr[1]_i_6_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.228 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.242     2.470    reset_clean
    SLICE_X1Y82          FDCE                                         f  addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.869     2.412    clk_ssd_BUFG
    SLICE_X1Y82          FDCE                                         r  addr_reg[1]/C
                         clock pessimism             -0.512     1.899    
    SLICE_X1Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.807    addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.254ns (41.511%)  route 0.358ns (58.489%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clean_reset/CLK
    SLICE_X6Y83          FDSE                                         r  clean_reset/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     2.026 r  clean_reset/counter_reg[9]/Q
                         net (fo=2, routed)           0.060     2.087    clean_reset/counter_reg[9]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  clean_reset/relative_addr[1]_i_6/O
                         net (fo=1, routed)           0.051     2.183    clean_reset/relative_addr[1]_i_6_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.228 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.246     2.474    reset_clean
    SLICE_X0Y82          FDCE                                         f  addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.869     2.412    clk_ssd_BUFG
    SLICE_X0Y82          FDCE                                         r  addr_reg[2]/C
                         clock pessimism             -0.512     1.899    
    SLICE_X0Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.807    addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.254ns (41.511%)  route 0.358ns (58.489%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clean_reset/CLK
    SLICE_X6Y83          FDSE                                         r  clean_reset/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     2.026 r  clean_reset/counter_reg[9]/Q
                         net (fo=2, routed)           0.060     2.087    clean_reset/counter_reg[9]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  clean_reset/relative_addr[1]_i_6/O
                         net (fo=1, routed)           0.051     2.183    clean_reset/relative_addr[1]_i_6_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.228 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.246     2.474    reset_clean
    SLICE_X0Y82          FDCE                                         f  addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.869     2.412    clk_ssd_BUFG
    SLICE_X0Y82          FDCE                                         r  addr_reg[3]/C
                         clock pessimism             -0.512     1.899    
    SLICE_X0Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.807    addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.254ns (35.672%)  route 0.458ns (64.328%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clean_reset/CLK
    SLICE_X6Y83          FDSE                                         r  clean_reset/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     2.026 r  clean_reset/counter_reg[9]/Q
                         net (fo=2, routed)           0.060     2.087    clean_reset/counter_reg[9]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  clean_reset/relative_addr[1]_i_6/O
                         net (fo=1, routed)           0.051     2.183    clean_reset/relative_addr[1]_i_6_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.228 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.347     2.574    reset_clean
    SLICE_X1Y91          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.876     2.419    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.512     1.906    
    SLICE_X1Y91          FDCE (Remov_fdce_C_CLR)     -0.092     1.814    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.254ns (35.672%)  route 0.458ns (64.328%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clean_reset/CLK
    SLICE_X6Y83          FDSE                                         r  clean_reset/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     2.026 r  clean_reset/counter_reg[9]/Q
                         net (fo=2, routed)           0.060     2.087    clean_reset/counter_reg[9]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  clean_reset/relative_addr[1]_i_6/O
                         net (fo=1, routed)           0.051     2.183    clean_reset/relative_addr[1]_i_6_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.228 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.347     2.574    reset_clean
    SLICE_X1Y91          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.876     2.419    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.512     1.906    
    SLICE_X1Y91          FDCE (Remov_fdce_C_CLR)     -0.092     1.814    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.254ns (35.672%)  route 0.458ns (64.328%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clean_reset/CLK
    SLICE_X6Y83          FDSE                                         r  clean_reset/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     2.026 r  clean_reset/counter_reg[9]/Q
                         net (fo=2, routed)           0.060     2.087    clean_reset/counter_reg[9]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  clean_reset/relative_addr[1]_i_6/O
                         net (fo=1, routed)           0.051     2.183    clean_reset/relative_addr[1]_i_6_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.228 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.347     2.574    reset_clean
    SLICE_X1Y91          FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.876     2.419    clk_ssd_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.512     1.906    
    SLICE_X1Y91          FDCE (Remov_fdce_C_CLR)     -0.092     1.814    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.254ns (35.672%)  route 0.458ns (64.328%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clean_reset/CLK
    SLICE_X6Y83          FDSE                                         r  clean_reset/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     2.026 r  clean_reset/counter_reg[9]/Q
                         net (fo=2, routed)           0.060     2.087    clean_reset/counter_reg[9]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  clean_reset/relative_addr[1]_i_6/O
                         net (fo=1, routed)           0.051     2.183    clean_reset/relative_addr[1]_i_6_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.228 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.347     2.574    reset_clean
    SLICE_X1Y91          FDPE                                         f  counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.876     2.419    clk_ssd_BUFG
    SLICE_X1Y91          FDPE                                         r  counter_reg[0]/C
                         clock pessimism             -0.512     1.906    
    SLICE_X1Y91          FDPE (Remov_fdpe_C_PRE)     -0.095     1.811    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an0_reg/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.254ns (33.492%)  route 0.504ns (66.508%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clean_reset/CLK
    SLICE_X6Y83          FDSE                                         r  clean_reset/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     2.026 r  clean_reset/counter_reg[9]/Q
                         net (fo=2, routed)           0.060     2.087    clean_reset/counter_reg[9]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  clean_reset/relative_addr[1]_i_6/O
                         net (fo=1, routed)           0.051     2.183    clean_reset/relative_addr[1]_i_6_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.228 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.393     2.621    reset_clean
    SLICE_X0Y93          FDPE                                         f  an0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.877     2.420    clk_ssd_BUFG
    SLICE_X0Y93          FDPE                                         r  an0_reg/C
                         clock pessimism             -0.512     1.907    
    SLICE_X0Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.812    an0_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an1_reg/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.254ns (33.492%)  route 0.504ns (66.508%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.598     1.862    clean_reset/CLK
    SLICE_X6Y83          FDSE                                         r  clean_reset/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     2.026 r  clean_reset/counter_reg[9]/Q
                         net (fo=2, routed)           0.060     2.087    clean_reset/counter_reg[9]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  clean_reset/relative_addr[1]_i_6/O
                         net (fo=1, routed)           0.051     2.183    clean_reset/relative_addr[1]_i_6_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.228 f  clean_reset/relative_addr[1]_i_2/O
                         net (fo=14, routed)          0.393     2.621    reset_clean
    SLICE_X0Y93          FDPE                                         f  an1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.877     2.420    clk_ssd_BUFG
    SLICE_X0Y93          FDPE                                         r  an1_reg/C
                         clock pessimism             -0.512     1.907    
    SLICE_X0Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.812    an1_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.808    





