#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul  3 23:13:03 2022
# Process ID: 12192
# Current directory: D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13288 D:\FPGA_Development\Image-Desampling-FPGA\ImageDesampleVerilog\ImageDesampleVerilog.xpr
# Log file: D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/vivado.log
# Journal file: D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 781.812 ; gain = 53.727
update_compile_order -fileset sources_1
close [ open D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/MBRURegister.v w ]
add_files D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/MBRURegister.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/PCRegister.v w ]
add_files D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/PCRegister.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/MOutRegister.v w ]
add_files D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/MOutRegister.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/MBRURegister.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/MBRURegister.v
file delete -force D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/MBRURegister.v
close [ open D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/MDRegister.v w ]
add_files D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/MDRegister.v
update_compile_order -fileset sources_1
