# SHA-256-Hardware-Implementation
A SystemVerilog implementation of SHA-256 with preprocessing, control FSM, and compression core. Integrated and synthesized the design using Yosys/nextpnr for ICE40 FPGAs and verified functionality with comprehensive simulation and testbenches.
