{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from riscvmodel.model import Model\n",
    "from riscvmodel.variant import RV32I\n",
    "from riscvmodel.program.tests import RV32ITests\n",
    "from riscvmodel.program.tests import LUITest\n",
    "from riscvmodel.insn import InstructionLUI"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [],
   "source": [
    "model = Model(RV32I)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n"
     ]
    }
   ],
   "source": [
    "print(model.state.intreg.regs[0].value)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[0, 0, 4096, 2147483648, 4294963200, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] {0: 0, 1: 0, 2: 1, 3: 2147483648, 4: 4294963200}\n",
      "[0, 20, 4120, 2147483676, 4294963232, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 1, 4294967295, 2147483676, 4294963232, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] {1: 1, 2: 4294967295}\n",
      "[0, 0, 0, 1, 0, 2147483648, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 0, 0, 1, 0, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 2047, 2046, 4294965248, 0, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 2047, 2047, 4294965248, 0, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 0, 0, 0, 0, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 3976200192, 4210769920, 3976200192, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 1043437, 1068479488, 1043437, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 1043437, 1068479488, 1043437, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 4273917952, 4252868608, 1043437, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 21049344, 0, 1043437, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 4273917952, 7, 1600651264, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 4273917952, 7, 1600651264, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 4273917952, 7, 1600651264, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 4273917952, 7, 1600651264, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 4273917952, 7, 1600651264, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 4273917952, 7, 1600651264, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 4273917952, 7, 1600651264, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n",
      "[0, 4273917952, 4273917952, 7, 1600651264, 2147483648, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] None\n"
     ]
    }
   ],
   "source": [
    "for test in RV32ITests:\n",
    "    prog = test()\n",
    "    model.execute(prog)\n",
    "    reg_values = list(map(lambda x : x.unsigned(), model.state.intreg.regs))\n",
    "    print(reg_values, prog.expects())\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "from riscvmodel.code import decode\n",
    "from riscvmodel.variant import RV32I"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "xor x13, x10, x1\n",
      "sltu x24, x11, x9\n",
      "add x31, x26, x15\n",
      "or x11, x27, x30\n",
      "srl x6, x23, x27\n",
      "xor x7, x22, x25\n",
      "srli x24, x7, 0x00\n",
      "and x3, x15, x5\n",
      "srli x11, x8, 0x13\n",
      "sltiu x8, x28, -969\n",
      "xori x2, x13, -281\n",
      "srl x14, x25, x9\n",
      "sra x31, x11, x10\n",
      "or x23, x13, x9\n",
      "sltu x3, x11, x24\n",
      "add x17, x3, x27\n",
      "slti x21, x7, -1121\n",
      "addi x22, x21, -1386\n",
      "andi x26, x14, -633\n",
      "slti x29, x13, -901\n",
      "srli x1, x2, 0x06\n",
      "slli x21, x18, 0x11\n",
      "add x30, x27, x17\n",
      "slt x1, x27, x27\n",
      "addi x13, x21, -1054\n",
      "sra x1, x10, x10\n",
      "xori x31, x27, -1495\n",
      "srli x29, x24, 0x1f\n",
      "addi x28, x9, 151\n",
      "or x26, x26, x16\n",
      "sub x23, x17, x18\n",
      "sra x27, x3, x24\n",
      "sub x26, x29, x13\n",
      "slt x8, x25, x8\n",
      "ori x20, x30, 394\n",
      "slli x19, x22, 0x0a\n",
      "slt x2, x18, x6\n",
      "and x0, x17, x13\n",
      "xori x13, x5, 1937\n",
      "and x21, x10, x23\n",
      "slt x24, x1, x10\n",
      "add x1, x13, x28\n",
      "or x5, x0, x17\n",
      "srli x26, x29, 0x03\n",
      "and x26, x19, x19\n",
      "ori x3, x14, 587\n",
      "slt x22, x26, x27\n",
      "srl x11, x19, x3\n",
      "andi x26, x5, -212\n",
      "sltu x13, x11, x26\n",
      "srl x18, x23, x30\n",
      "andi x15, x24, -497\n",
      "ori x16, x27, 330\n",
      "sub x4, x26, x3\n",
      "and x27, x6, x2\n",
      "ori x29, x7, -1778\n",
      "xor x24, x24, x23\n",
      "sll x9, x12, x4\n",
      "sltiu x3, x13, -1960\n",
      "or x29, x25, x8\n",
      "srl x10, x31, x16\n",
      "slt x26, x27, x17\n",
      "sub x19, x24, x25\n",
      "addi x0, x10, 1825\n",
      "ori x16, x13, 658\n",
      "srl x18, x0, x31\n",
      "xor x19, x19, x0\n",
      "xor x13, x4, x13\n",
      "sra x18, x15, x5\n",
      "add x31, x30, x29\n",
      "add x31, x21, x13\n",
      "srl x31, x17, x8\n",
      "sltiu x25, x11, 1195\n",
      "srl x26, x7, x18\n",
      "sltiu x4, x9, 10\n",
      "slli x7, x6, 0x02\n",
      "sll x12, x28, x24\n",
      "srli x4, x24, 0x09\n",
      "srli x14, x3, 0x0c\n",
      "addi x14, x12, -685\n",
      "xori x31, x25, -1548\n",
      "sub x29, x2, x31\n",
      "sll x26, x4, x9\n",
      "andi x16, x13, 162\n",
      "sltiu x10, x11, -432\n",
      "slti x21, x2, -1370\n",
      "sra x24, x1, x5\n",
      "xor x13, x6, x16\n",
      "sltiu x17, x14, 1078\n",
      "sltu x24, x3, x17\n",
      "xori x20, x4, 1198\n",
      "sra x0, x14, x27\n",
      "ori x25, x25, -1088\n",
      "xori x25, x25, -1877\n",
      "xori x13, x3, -378\n",
      "add x2, x0, x24\n",
      "sub x8, x11, x16\n",
      "xor x14, x1, x19\n",
      "sltu x31, x29, x28\n",
      "srli x28, x26, 0x01\n",
      "slli x31, x25, 0x1b\n",
      "srl x4, x31, x11\n",
      "and x7, x19, x27\n",
      "and x9, x2, x11\n",
      "sltiu x16, x3, 1955\n",
      "srl x1, x21, x6\n",
      "add x4, x13, x4\n",
      "xori x31, x8, -1304\n",
      "sltu x31, x4, x19\n",
      "sll x6, x6, x26\n",
      "srli x11, x2, 0x1d\n",
      "xori x29, x26, -1480\n",
      "xor x18, x8, x26\n",
      "add x25, x29, x12\n",
      "xori x29, x28, 481\n",
      "xori x29, x14, -1441\n",
      "addi x16, x10, -2030\n",
      "sub x19, x6, x0\n",
      "andi x3, x31, -1817\n",
      "addi x20, x8, 1397\n",
      "addi x3, x29, 25\n",
      "and x25, x10, x8\n",
      "xor x22, x3, x11\n",
      "sltu x8, x6, x23\n",
      "xor x10, x20, x18\n",
      "slli x1, x17, 0x1c\n",
      "sltiu x0, x18, 139\n",
      "sra x6, x13, x6\n",
      "and x9, x18, x24\n",
      "srli x10, x26, 0x11\n",
      "sltiu x2, x8, 630\n",
      "srli x11, x5, 0x1c\n",
      "sub x5, x20, x10\n",
      "sltu x5, x19, x15\n",
      "or x26, x1, x4\n",
      "sltu x18, x0, x30\n",
      "and x9, x28, x19\n",
      "srli x13, x6, 0x15\n",
      "sra x20, x22, x1\n",
      "sub x21, x4, x2\n",
      "slt x3, x1, x7\n",
      "sra x25, x23, x20\n",
      "sltiu x30, x9, -814\n",
      "or x13, x7, x21\n",
      "srli x5, x16, 0x0f\n",
      "slti x8, x31, -1749\n",
      "srli x13, x17, 0x0e\n",
      "ori x10, x16, 1210\n",
      "or x27, x18, x27\n",
      "or x17, x17, x6\n",
      "or x6, x10, x0\n",
      "slt x1, x3, x18\n",
      "srli x10, x22, 0x0e\n",
      "slt x20, x30, x1\n",
      "sub x20, x26, x21\n",
      "srli x13, x25, 0x1b\n",
      "sra x11, x27, x14\n",
      "sltu x20, x29, x26\n",
      "addi x13, x25, -1542\n",
      "sra x29, x22, x18\n",
      "andi x19, x17, 1668\n",
      "sltiu x18, x0, -1204\n",
      "xor x4, x18, x15\n",
      "sll x1, x21, x20\n",
      "xori x0, x0, -1990\n",
      "addi x7, x21, 1941\n",
      "and x4, x3, x30\n",
      "srl x25, x12, x15\n",
      "and x9, x19, x3\n",
      "andi x10, x14, -1962\n",
      "sub x14, x0, x19\n",
      "add x24, x14, x20\n",
      "or x30, x31, x22\n",
      "xori x26, x31, 69\n",
      "sltiu x30, x3, -1688\n",
      "srl x14, x15, x30\n",
      "xor x6, x25, x1\n",
      "sra x30, x6, x31\n",
      "xor x7, x0, x25\n",
      "sra x2, x12, x31\n",
      "xor x3, x14, x21\n",
      "slt x7, x27, x24\n",
      "srli x7, x13, 0x18\n",
      "add x17, x29, x7\n",
      "and x10, x26, x2\n",
      "and x19, x13, x6\n",
      "or x14, x13, x12\n",
      "sltiu x21, x30, 1705\n",
      "slt x13, x19, x29\n",
      "xor x21, x11, x18\n",
      "xor x3, x18, x2\n",
      "sub x17, x10, x7\n",
      "srli x16, x20, 0x0b\n",
      "ori x26, x21, -204\n",
      "slt x29, x16, x31\n",
      "sltu x24, x26, x27\n",
      "add x23, x17, x23\n",
      "sltiu x17, x11, 975\n",
      "sltiu x7, x11, -626\n",
      "srli x6, x6, 0x0e\n",
      "sltu x24, x26, x8\n",
      "sll x9, x30, x13\n",
      "sll x19, x4, x8\n",
      "sub x17, x8, x12\n",
      "xor x23, x11, x3\n",
      "sra x18, x6, x29\n",
      "and x12, x25, x25\n",
      "slt x23, x21, x16\n",
      "slli x16, x14, 0x15\n",
      "and x16, x18, x17\n",
      "or x15, x25, x28\n",
      "sra x9, x18, x8\n",
      "sra x3, x27, x19\n",
      "srl x7, x10, x17\n",
      "sub x18, x20, x28\n",
      "sra x5, x22, x8\n",
      "slt x6, x2, x25\n",
      "sltu x17, x10, x30\n",
      "sra x5, x16, x6\n",
      "sub x11, x4, x26\n",
      "slli x25, x2, 0x11\n",
      "or x3, x29, x19\n",
      "sra x23, x2, x3\n",
      "andi x4, x2, -979\n",
      "add x18, x4, x22\n",
      "srli x17, x31, 0x12\n",
      "and x23, x20, x4\n",
      "addi x19, x18, -373\n",
      "slti x17, x27, -1107\n",
      "and x8, x8, x13\n",
      "srl x23, x18, x23\n",
      "or x29, x6, x15\n",
      "slti x29, x16, 1410\n",
      "sub x31, x13, x13\n",
      "srl x18, x30, x19\n",
      "xor x10, x17, x23\n",
      "sll x4, x19, x0\n",
      "srl x10, x6, x27\n",
      "ori x22, x21, 770\n",
      "srl x1, x11, x2\n",
      "srli x5, x6, 0x0c\n",
      "xor x7, x20, x28\n",
      "slt x18, x18, x0\n",
      "sll x24, x13, x19\n",
      "and x29, x1, x16\n",
      "srli x2, x20, 0x0b\n",
      "and x3, x3, x26\n",
      "sltiu x22, x19, -1703\n",
      "slti x7, x16, -2038\n",
      "sra x10, x11, x20\n",
      "ori x10, x31, 1917\n",
      "sltu x17, x13, x22\n",
      "sll x24, x17, x27\n",
      "srli x20, x18, 0x14\n",
      "sra x14, x19, x29\n",
      "ori x26, x24, -798\n",
      "sltu x17, x14, x26\n",
      "and x7, x25, x24\n",
      "addi x27, x16, -1580\n",
      "addi x15, x12, 1368\n",
      "sltiu x27, x14, 1132\n",
      "xor x9, x19, x23\n",
      "sltiu x20, x13, -1857\n",
      "sra x25, x24, x24\n",
      "and x30, x4, x17\n",
      "sltiu x14, x8, -1397\n",
      "sub x12, x27, x3\n",
      "or x19, x8, x15\n",
      "add x26, x23, x13\n",
      "srl x21, x11, x25\n",
      "slli x23, x27, 0x18\n",
      "srli x3, x18, 0x12\n",
      "or x26, x9, x10\n",
      "sll x18, x6, x25\n",
      "and x19, x0, x27\n",
      "and x28, x14, x20\n",
      "xori x3, x25, 138\n",
      "sub x2, x3, x11\n",
      "sltu x13, x0, x28\n",
      "sltu x13, x20, x21\n",
      "add x6, x14, x12\n",
      "xor x14, x31, x21\n",
      "sltiu x6, x27, 232\n",
      "or x3, x2, x11\n",
      "ori x31, x18, 1726\n",
      "sll x24, x19, x7\n",
      "addi x20, x15, -18\n",
      "andi x19, x3, 2017\n",
      "add x12, x8, x27\n",
      "andi x15, x17, -23\n",
      "xor x20, x5, x14\n",
      "andi x9, x1, 138\n",
      "sra x13, x20, x2\n",
      "sltiu x4, x12, 1290\n",
      "sra x21, x0, x2\n",
      "slti x0, x10, -1625\n",
      "andi x1, x1, 1262\n",
      "srli x23, x16, 0x14\n",
      "slt x17, x3, x0\n",
      "sll x14, x0, x31\n",
      "addi x26, x3, 816\n",
      "srl x17, x9, x5\n",
      "slt x20, x26, x18\n",
      "srli x17, x7, 0x0b\n",
      "addi x20, x27, -1363\n",
      "add x26, x10, x26\n",
      "addi x22, x3, -1526\n",
      "slli x10, x5, 0x0b\n",
      "sra x9, x0, x18\n",
      "sltiu x14, x7, 1705\n",
      "srli x1, x9, 0x02\n",
      "slt x27, x6, x16\n",
      "srl x9, x8, x17\n",
      "ori x14, x20, -1832\n",
      "ori x5, x26, -1600\n",
      "andi x7, x16, 513\n",
      "sra x0, x18, x30\n",
      "sra x12, x21, x16\n",
      "xor x22, x27, x9\n",
      "xor x8, x13, x11\n",
      "sltu x29, x17, x3\n",
      "add x8, x17, x30\n",
      "xori x23, x20, 1651\n",
      "xor x2, x12, x0\n",
      "srli x13, x14, 0x0b\n",
      "add x14, x5, x10\n",
      "ori x25, x14, 1860\n",
      "sll x14, x22, x17\n",
      "sll x30, x25, x21\n",
      "and x26, x24, x3\n",
      "sll x5, x17, x27\n",
      "or x11, x20, x4\n",
      "slli x17, x9, 0x13\n",
      "slt x9, x0, x4\n",
      "srli x2, x26, 0x1f\n",
      "or x24, x11, x7\n",
      "sra x23, x17, x13\n",
      "slti x18, x23, -95\n",
      "or x22, x29, x24\n",
      "srli x21, x18, 0x18\n",
      "addi x25, x30, -423\n",
      "sll x19, x29, x19\n",
      "srli x23, x15, 0x1f\n",
      "sub x7, x4, x20\n",
      "sra x6, x18, x29\n",
      "srli x15, x30, 0x11\n",
      "slti x12, x20, 867\n",
      "xor x20, x7, x18\n",
      "add x15, x26, x15\n",
      "sub x8, x3, x19\n",
      "xori x8, x31, 1539\n",
      "and x5, x10, x22\n",
      "sll x22, x24, x19\n",
      "or x8, x21, x15\n",
      "sltu x24, x3, x22\n",
      "add x15, x1, x30\n",
      "or x7, x7, x8\n",
      "slli x22, x3, 0x17\n",
      "sltiu x21, x12, -491\n",
      "sll x2, x13, x11\n",
      "srli x4, x9, 0x06\n",
      "or x30, x19, x8\n",
      "slli x13, x24, 0x1a\n",
      "slti x22, x16, 1926\n",
      "add x7, x17, x17\n",
      "sltiu x11, x15, -517\n",
      "ori x27, x25, 130\n",
      "srl x2, x0, x17\n",
      "xor x30, x25, x12\n",
      "ori x30, x2, -1883\n",
      "slti x24, x10, 1660\n",
      "xori x11, x29, -270\n",
      "slli x9, x6, 0x1d\n",
      "sltu x10, x22, x17\n",
      "slti x21, x2, -1441\n",
      "or x27, x26, x7\n",
      "sra x25, x16, x28\n",
      "and x2, x5, x28\n",
      "sub x29, x1, x4\n",
      "and x22, x17, x25\n",
      "srli x3, x20, 0x00\n",
      "ori x3, x7, -1023\n",
      "andi x13, x15, 904\n",
      "slt x23, x14, x0\n",
      "xori x30, x3, -1103\n",
      "and x14, x0, x10\n",
      "srl x20, x6, x18\n",
      "sub x25, x7, x18\n",
      "addi x28, x23, -401\n",
      "sub x2, x6, x18\n",
      "and x22, x3, x16\n",
      "slt x3, x15, x28\n",
      "sll x19, x14, x24\n",
      "andi x12, x29, -603\n",
      "sub x11, x14, x26\n",
      "add x27, x29, x25\n",
      "xori x16, x12, 1193\n",
      "ori x10, x20, -146\n",
      "addi x23, x7, 1235\n",
      "slli x4, x20, 0x09\n",
      "slti x24, x30, -319\n",
      "ori x13, x16, -676\n",
      "add x22, x8, x15\n",
      "xor x28, x7, x20\n",
      "slti x7, x11, 1562\n",
      "add x28, x4, x15\n",
      "srli x11, x6, 0x04\n",
      "addi x15, x26, -1802\n",
      "and x29, x28, x31\n",
      "andi x21, x28, 1972\n",
      "sltiu x23, x20, 847\n",
      "sll x4, x15, x21\n",
      "srli x24, x26, 0x08\n",
      "sra x17, x19, x19\n",
      "ori x7, x10, 1145\n",
      "andi x24, x21, -1691\n",
      "sll x12, x28, x29\n",
      "sll x29, x20, x0\n",
      "add x15, x9, x1\n",
      "xor x14, x1, x19\n",
      "addi x18, x3, 1945\n",
      "add x13, x28, x16\n",
      "srl x23, x24, x7\n",
      "sll x14, x28, x1\n",
      "sub x6, x12, x1\n",
      "sltu x13, x18, x5\n",
      "xori x4, x23, 1946\n",
      "sltu x28, x20, x25\n",
      "sltiu x15, x20, -954\n",
      "sltiu x14, x18, 1391\n",
      "slti x22, x30, 2020\n",
      "and x16, x3, x14\n",
      "xori x23, x28, -1187\n",
      "addi x7, x12, 1952\n",
      "ori x31, x26, -1259\n",
      "andi x31, x0, 43\n",
      "xor x15, x30, x21\n",
      "sub x31, x1, x16\n",
      "slt x1, x19, x10\n",
      "sll x11, x15, x25\n",
      "andi x11, x20, -1481\n",
      "xori x19, x13, 1669\n",
      "srli x25, x29, 0x01\n",
      "srl x30, x13, x9\n",
      "sub x19, x27, x11\n",
      "xori x5, x0, -731\n",
      "addi x21, x0, 1730\n",
      "sub x0, x13, x27\n",
      "addi x24, x13, 149\n",
      "sltu x4, x19, x0\n",
      "srl x27, x24, x28\n",
      "slti x12, x6, -888\n",
      "sub x9, x20, x29\n",
      "andi x0, x29, -1952\n",
      "slli x14, x19, 0x11\n",
      "sll x2, x1, x11\n",
      "sltiu x5, x0, 1034\n",
      "or x21, x4, x24\n",
      "or x22, x2, x26\n",
      "xori x8, x10, 1874\n",
      "and x8, x21, x18\n",
      "andi x18, x19, -1380\n",
      "addi x25, x23, -983\n",
      "xori x1, x10, 2010\n",
      "slli x0, x13, 0x0a\n",
      "srli x21, x20, 0x00\n",
      "slli x26, x21, 0x1b\n",
      "sll x6, x19, x17\n",
      "sltiu x21, x31, -1961\n",
      "xori x6, x13, -1960\n",
      "xor x1, x14, x8\n",
      "and x17, x1, x1\n",
      "slli x15, x29, 0x19\n",
      "sltu x22, x27, x11\n",
      "sll x24, x27, x13\n",
      "sltiu x7, x29, -136\n",
      "sltiu x10, x25, -651\n",
      "sra x2, x31, x27\n",
      "sltu x3, x25, x25\n",
      "add x20, x11, x17\n",
      "slti x8, x14, 2041\n",
      "slli x10, x8, 0x19\n",
      "sra x30, x9, x15\n",
      "or x0, x30, x18\n",
      "slli x7, x18, 0x08\n",
      "xori x10, x28, -107\n",
      "sra x17, x6, x15\n",
      "slli x2, x1, 0x0d\n",
      "xor x8, x27, x16\n",
      "sub x5, x14, x25\n",
      "sltiu x18, x12, 369\n",
      "xor x25, x24, x21\n",
      "xori x8, x2, -8\n",
      "and x20, x24, x30\n",
      "sltiu x18, x26, 134\n",
      "or x25, x30, x23\n",
      "andi x24, x25, 17\n",
      "srl x15, x6, x30\n",
      "sltiu x7, x28, -1464\n",
      "slli x8, x14, 0x0f\n"
     ]
    }
   ],
   "source": [
    "with open(\"/home/akhilkushe/Desktop/Projects/CPU_scratch/verif/coco_tb/basic_test/instr_test.bin\", \"r\") as f:\n",
    "    for instr in f.readlines():\n",
    "        print(decode(int(instr, 2)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "addi x1, x0, 222\n",
      "slli x1, x1, 0x08\n",
      "addi x1, x1, 173\n",
      "slli x1, x1, 0x08\n",
      "addi x1, x1, 190\n",
      "slli x1, x1, 0x08\n",
      "addi x1, x1, 239\n",
      "lb x2, 0(x0)\n",
      "lh x3, 0(x0)\n",
      "lw x4, 0(x0)\n",
      "sb x1, 4(x0)\n",
      "sb x1, 5(x0)\n",
      "sh x1, 8(x0)\n",
      "sh x1, 10(x0)\n",
      "sw x1, 12(x0)\n"
     ]
    }
   ],
   "source": [
    "from riscvmodel.insn import *\n",
    "from riscvmodel.regnames import *\n",
    "\n",
    "instr = [ InstructionADDI(x1, x0, 0xde),\n",
    "            InstructionSLLI(x1, x1, 8),\n",
    "            InstructionADDI(x1, x1, 0xad),\n",
    "            InstructionSLLI(x1, x1, 8),\n",
    "            InstructionADDI(x1, x1, 0xbe),\n",
    "            InstructionSLLI(x1, x1, 8),\n",
    "            InstructionADDI(x1, x1, 0xef),\n",
    "            InstructionLB(x2, x0, 0),\n",
    "            InstructionLH(x3, x0, 0),\n",
    "            InstructionLW(x4, x0, 0),\n",
    "            InstructionSB(x0, x1, 4),\n",
    "            InstructionSB(x0, x1, 5),\n",
    "            InstructionSH(x0, x1, 8),\n",
    "            InstructionSH(x0, x1, 10),\n",
    "            InstructionSW(x0, x1, 12),\n",
    "        ]\n",
    "for i in instr:\n",
    "    print(i)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
