# Post-Synthesis Gate-Level Simulation Variables
sim.inputs:
  input_files:
    - "src/divider_testbench.v"
    - "src/divider.v"
    - "src/EECS151.v"
  input_files_meta: append
  level: "syn"
  timing_annotated: true
  timescale: "1ns/10ps"
  options:
    - "-notice"
    - "-line"
    - "+lint=all"
    - "+v2k"
    - "-debug"
    - "+neg_tchk"
    - "-sverilog"
  top_module: "divider"
  tb_name: "divider_testbench"
  tb_dut: "divider"
  defines: 
    - "CLOCK_PERIOD=20.00000"
