Accellera. 2004. Property Specification Language Reference Manual. Accellera. www.accellera.org.
ARM. 2012. ARM AMBA 3 Specification and Assertions. ARM. www.arm.com.
Vamsi Boppana , Sreeranga P. Rajan , Koichiro Takayama , Masahiro Fujita, Model Checking Based on Sequential ATPG, Proceedings of the 11th International Conference on Computer Aided Verification, p.418-430, July 06-10, 1999
Borrione, D., Morin-Allory, K., and Oddos, Y. 2012. Property-based dynamic verification and test. In Design Technology for Heterogeneous Embedded Systems, Springer, Netherlands, 157--176.
Marc Boule , Jean-Samuel Chenard , Zeljko Zilic, Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis, Proceedings of the 8th International Symposium on Quality Electronic Design, p.613-620, March 26-28, 2007[doi>10.1109/ISQED.2007.38]
Boulé, M., Chenard, J., and Zilic, Z. 2007b. Debug enhancements in assertion-checker generation. IET Comput. Digital Tech. 1, 6, 669--677.
Marc Boul , Zeljko Zilic, Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring, Springer Publishing Company, Incorporated, 2008
Bushnell, M. and Agrawal, V. 2000. Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits. Springer.
Mingsong Chen , Prabhat Mishra, Functional test generation using efficient property clustering and learning techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.396-404, March 2010[doi>10.1109/TCAD.2010.2041846]
Yonsang Cho , I. Pomeranz , S. M. Reddy, On reducing test application time for scan circuits using limited scan operations and transfer sequences, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.10, p.1594-1605, November 2006[doi>10.1109/TCAD.2005.852285]
Pallab Dasgupta, A Roadmap for Formal Property Verification, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Di Guglielmo, G., Fummi, F., Pravadelli, G., Soffia, S., and Roveri, M. 2010. Semi-formal functional verification by EFSM traversing via NuSMV. In Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT). IEEE, 58--65.
Michael Dimopoulos , Panagiotis Linardis, Efficient Static Compaction of Test Sequence Sets through the Application of Set Covering Techniques, Proceedings of the conference on Design, automation and test in Europe, p.10194, February 16-20, 2004
Petros Drineas , Yiorgos Makris, Independent Test Sequence Compaction through Integer Programming, Proceedings of the 21st International Conference on Computer Design, p.380, October 13-15, 2003
Jennifer Dworak , Kundan Nepal , Nuno Alves , Yiwen Shi , Nicholas Imbriglia , R. Iris Bahar, Using implications to choose tests through suspect fault identification, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.1, p.1-19, January 2013[doi>10.1145/2390191.2390205]
Een, N. and Sörensson, N. 2006. The miniSat Page. Chalmers University, Sweden. http://minisat.se.
Aiman H. El-Maleh , Yahya E. Osais, Test vector decomposition-based static compaction algorithms for combinational circuits, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.4, p.430-459, October 2003[doi>10.1145/944027.944030]
Harry Foster, Applied Assertion-Based Verification: An Industry Perspective, Foundations and Trends in Electronic Design Automation, v.3 n.1, p.1-95, January 2009[doi>10.1561/1000000013]
Harry Foster , David Lacey , Adam Krolnik, Assertion-Based Design, Kluwer Academic Publishers, Norwell, MA, 2003
Gao, M. and Cheng, K.-T. 2010. A case study of time-multiplexed assertion checking for post-silicon debugging. In Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT). IEEE, 90--96.
IEEE. 2005. 1800--2005 -- IEEE Standard for SystemVerilog: Unified Hardware Design, Specification and Verification Language. IEEE. 10.1109/IEEE STD. 2005.97972.
Heon-Mo Koo , Prabhat Mishra, Test generation using SAT-based bounded model checking for validation of pipelined processors, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127991]
Heon-Mo Koo , Prabhat Mishra, Specification-based compaction of directed tests for functional validation of pipelined processors, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450167]
Deepak A. Mathaikutty , Sumit Ahuja , Ajit Dingankar , Sandeep Shukla, Model-driven test generation for system level validation, Proceedings of the 2007 IEEE International High Level Design Validation and Test Workshop, p.83-90, November 07-09, 2007[doi>10.1109/HLDVT.2007.4392792]
M. H. Neishaburi , Zeljko Zilic, Enabling efficient post-silicon debug by clustering of hardware-assertions, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Stelios N. Neophytou , Maria K. Michael, Test Set Generation with a Large Number of Unspecified Bits Using Static and Dynamic Techniques, IEEE Transactions on Computers, v.59 n.3, p.301-316, March 2010[doi>10.1109/TC.2009.178]
Yann Oddos , Katell Morin-Allory , Dominique Borrione , Marc Boulé , Zeljko Zilic, MYGEN: automata-based on-line test generator for assertion-based verification, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531563]
B. Pal , A. Banerjee , A. Sinha , P. Dasgupta, Accelerating Assertion Coverage With Adaptive Testbenches, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.5, p.967-972, May 2008[doi>10.1109/TCAD.2008.917975]
Irith Pomeranz , Sudhakar M. Reddy, On test generation with test vector improvement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.502-506, March 2010[doi>10.1109/TCAD.2010.2041853]
Irith Pomeranz , Sudhakar M. Reddy, Static Test Compaction for Scan-Based Designs to Reduce Test Application Time, Journal of Electronic Testing: Theory and Applications, v.16 n.5, p.541-552, Oct 2000[doi>10.1023/A:1008385125818]
I. Pomeranz , S. M. Reddy, Forward-looking fault simulation for improved static compaction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.10, p.1262-1265, November 2006[doi>10.1109/43.952743]
Irith Pomeranz , Sudhakar M. Reddy, Static Test Compaction for Full-Scan Circuits Based on Combinational Test Sets and Non-Scan Sequential Test Sequences, Proceedings of the 16th International Conference on VLSI Design, p.335, January 04-08, 2003
Irith Pomeranz , Sudhakar M. Reddy, Autoscan: a scan design without external scan inputs or outputs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.9, p.1087-1095, September 2005[doi>10.1109/TVLSI.2005.857157]
K. Radecka , Z. Zilic, Arithmetic transforms for compositions of sequential and imprecise datapaths, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1382-1391, July 2006[doi>10.1109/TCAD.2005.855935]
Elizabeth M. Rudnick , Janak H. Patel, Efficient Techniques for Dynamic Test Sequence Compaction, IEEE Transactions on Computers, v.48 n.3, p.323-330, March 1999[doi>10.1109/12.754998]
Jason G. Tong , Marc Boulé , Zeljko Zilic, Defining and Providing Coverage for Assertion-Based Dynamic Verification, Journal of Electronic Testing: Theory and Applications, v.26 n.2, p.211-225, April     2010[doi>10.1007/s10836-010-5148-9]
Tong, J., Boulé, M., and Zilic, Z. 2012. Assertion clustering for compacted test sequence generation. In Proceedings of the 13th International Symposium on Quality Electronic Design (ISQED). IEEE, 694--701.
Vijayaraghavan, S. and Ramanathan, M. 2005. A Practical Guide for SystemVerilog Assertions. Springer.
