{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713939946358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713939946360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 01:25:46 2024 " "Processing started: Wed Apr 24 01:25:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713939946360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939946360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939946360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713939946722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713939946722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939951025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939951025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register-component.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register-component.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register-component " "Found entity 1: Register-component" {  } { { "Register-component.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/Register-component.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939951029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939951029 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "up-counter.bdf " "Can't analyze file -- file up-counter.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1713939951030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 upCounter " "Found entity 1: upCounter" {  } { { "upCounter.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/upCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939951038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939951038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividebytencounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dividebytencounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divideByTenCounter " "Found entity 1: divideByTenCounter" {  } { { "divideByTenCounter.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/divideByTenCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939951046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939951046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividebyfiftythousandcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dividebyfiftythousandcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divideByFiftyThousandCounter " "Found entity 1: divideByFiftyThousandCounter" {  } { { "divideByFiftyThousandCounter.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/divideByFiftyThousandCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939951055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939951055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftdevideby10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftdevideby10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftdevideby10 " "Found entity 1: Shiftdevideby10" {  } { { "Shiftdevideby10.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/Shiftdevideby10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939951059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939951059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaycounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file delaycounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 delayCounter " "Found entity 1: delayCounter" {  } { { "delayCounter.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/delayCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939951067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939951067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift3.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshift3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rightshift3 " "Found entity 1: Rightshift3" {  } { { "Rightshift3.v" "" { Text "U:/CPRE281/Final/Reaction-Time-Game/Rightshift3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939951071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939951071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift4.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshift4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rightshift4 " "Found entity 1: Rightshift4" {  } { { "Rightshift4.v" "" { Text "U:/CPRE281/Final/Reaction-Time-Game/Rightshift4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939951074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939951074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift5.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshift5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rightshift5 " "Found entity 1: Rightshift5" {  } { { "Rightshift5.v" "" { Text "U:/CPRE281/Final/Reaction-Time-Game/Rightshift5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939951078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939951078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/counter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939951085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939951085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter4 " "Elaborating entity \"counter4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713939952985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final/Reaction-Time-Game/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939953056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713939953056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst10 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst10\"" {  } { { "counter4.bdf" "inst10" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/counter4.bdf" { { 200 1272 1480 280 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713939953057 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939953081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713939953081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst\"" {  } { { "counter4.bdf" "inst" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/counter4.bdf" { { 600 -336 -184 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713939953083 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713939953106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713939953106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713939953107 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[1\] GND " "Pin \"Out\[1\]\" is stuck at GND" {  } { { "counter4.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/counter4.bdf" { { 224 1520 1696 240 "Out\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713939953640 "|counter4|Out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713939953640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713939953689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713939954390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713939954390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713939954640 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713939954640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713939954640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713939954640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713939954710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 01:25:54 2024 " "Processing ended: Wed Apr 24 01:25:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713939954710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713939954710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713939954710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713939954710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713939955951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713939955952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 01:25:55 2024 " "Processing started: Wed Apr 24 01:25:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713939955952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713939955952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713939955952 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713939955995 ""}
{ "Info" "0" "" "Project  = Reaction-Time-Game" {  } {  } 0 0 "Project  = Reaction-Time-Game" 0 0 "Fitter" 0 0 1713939955995 ""}
{ "Info" "0" "" "Revision = Reaction-Time-Game" {  } {  } 0 0 "Revision = Reaction-Time-Game" 0 0 "Fitter" 0 0 1713939955995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713939956115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713939956116 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Reaction-Time-Game EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Reaction-Time-Game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713939956160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713939956198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713939956198 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713939956413 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713939956475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713939956475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713939956475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713939956475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713939956475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713939956475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713939956475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713939956475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713939956475 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713939956475 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713939956476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713939956476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713939956476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713939956476 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713939956476 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713939956476 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713939956479 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Reaction-Time-Game.sdc " "Synopsys Design Constraints File file not found: 'Reaction-Time-Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713939957010 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713939957010 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713939957011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713939957012 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713939957012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713939957022 ""}  } { { "counter4.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/counter4.bdf" { { 624 -720 -552 640 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713939957022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst\|clock_divider_1024:inst\|inst10  " "Automatically promoted node clock_generator:inst\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713939957022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst\|clock_divider_1024:inst\|inst10~0 " "Destination node clock_generator:inst\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713939957022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713939957022 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713939957022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node clock_generator:inst\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713939957022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst\|clock_divider_1024:inst8\|inst10~0 " "Destination node clock_generator:inst\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713939957022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713939957022 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713939957022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst\|inst5  " "Automatically promoted node clock_generator:inst\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713939957022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst\|inst5~0 " "Destination node clock_generator:inst\|inst5~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713939957022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713939957022 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Final/Reaction-Time-Game/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713939957022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713939957246 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713939957246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713939957246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713939957247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713939957247 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713939957247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713939957247 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713939957247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713939957248 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713939957248 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713939957248 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLRN " "Node \"CLRN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Enable " "Node \"Enable\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Enable" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0 " "Node \"O0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O1 " "Node \"O1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O2 " "Node \"O2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O20 " "Node \"O20\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O21 " "Node \"O21\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O22 " "Node \"O22\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O23 " "Node \"O23\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O24 " "Node \"O24\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O25 " "Node \"O25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O26 " "Node \"O26\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O3 " "Node \"O3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O30 " "Node \"O30\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O31 " "Node \"O31\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O32 " "Node \"O32\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O33 " "Node \"O33\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O34 " "Node \"O34\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O35 " "Node \"O35\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O36 " "Node \"O36\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O36" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O4 " "Node \"O4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O5 " "Node \"O5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O6 " "Node \"O6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[0\] " "Node \"Output\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[10\] " "Node \"Output\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[11\] " "Node \"Output\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[12\] " "Node \"Output\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[1\] " "Node \"Output\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[2\] " "Node \"Output\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[3\] " "Node \"Output\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[4\] " "Node \"Output\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[5\] " "Node \"Output\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[6\] " "Node \"Output\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[7\] " "Node \"Output\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[8\] " "Node \"Output\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[9\] " "Node \"Output\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Output\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PRN " "Node \"PRN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[0\] " "Node \"X\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[10\] " "Node \"X\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[11\] " "Node \"X\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[12\] " "Node \"X\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[1\] " "Node \"X\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[2\] " "Node \"X\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[3\] " "Node \"X\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[4\] " "Node \"X\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[5\] " "Node \"X\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[6\] " "Node \"X\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[7\] " "Node \"X\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[8\] " "Node \"X\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[9\] " "Node \"X\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713939957262 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1713939957262 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713939957264 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713939957301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713939958433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713939958491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713939958514 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713939961658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713939961659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713939963489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "U:/CPRE281/Final/Reaction-Time-Game/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713939964860 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713939964860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713939965272 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713939965272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713939965273 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713939965424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713939965431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713939965571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713939965572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713939965691 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713939965911 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1713939966117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPRE281/Final/Reaction-Time-Game/output_files/Reaction-Time-Game.fit.smsg " "Generated suppressed messages file U:/CPRE281/Final/Reaction-Time-Game/output_files/Reaction-Time-Game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713939966187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 55 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6370 " "Peak virtual memory: 6370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713939967100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 01:26:07 2024 " "Processing ended: Wed Apr 24 01:26:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713939967100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713939967100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713939967100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713939967100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713939968729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713939968730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 01:26:08 2024 " "Processing started: Wed Apr 24 01:26:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713939968730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713939968730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713939968730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713939968981 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713939970072 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713939970141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713939970834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 01:26:10 2024 " "Processing ended: Wed Apr 24 01:26:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713939970834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713939970834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713939970834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713939970834 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713939971560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713939975108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713939975109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 01:26:11 2024 " "Processing started: Wed Apr 24 01:26:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713939975109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713939975109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Reaction-Time-Game -c Reaction-Time-Game " "Command: quartus_sta Reaction-Time-Game -c Reaction-Time-Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713939975109 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713939975158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713939975313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713939975313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939975348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939975348 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Reaction-Time-Game.sdc " "Synopsys Design Constraints File file not found: 'Reaction-Time-Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713939975721 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939975721 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst\|inst5 clock_generator:inst\|inst5 " "create_clock -period 1.000 -name clock_generator:inst\|inst5 clock_generator:inst\|inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713939975722 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst\|clock_divider_1024:inst8\|inst10 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name clock_generator:inst\|clock_divider_1024:inst8\|inst10 clock_generator:inst\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713939975722 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst\|clock_divider_1024:inst\|inst10 clock_generator:inst\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name clock_generator:inst\|clock_divider_1024:inst\|inst10 clock_generator:inst\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713939975722 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713939975722 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713939975722 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713939975723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713939975723 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713939975723 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713939975790 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713939975855 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713939975855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.553 " "Worst-case setup slack is -2.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.553              -8.543 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -2.553              -8.543 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.300              -6.896 Clock  " "   -2.300              -6.896 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.847              -2.657 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -1.847              -2.657 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627              -0.627 clock_generator:inst\|inst5  " "   -0.627              -0.627 clock_generator:inst\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939975885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock  " "    0.402               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "    0.403               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 clock_generator:inst\|inst5  " "    0.408               0.000 clock_generator:inst\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939975917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939975917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713939975949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713939975978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 Clock  " "   -3.000             -15.850 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 clock_generator:inst\|inst5  " "   -1.285              -2.570 clock_generator:inst\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939976006 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713939976285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713939976296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713939976439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713939976534 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713939976565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713939976565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.260 " "Worst-case setup slack is -2.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.260              -6.846 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -2.260              -6.846 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.016              -5.395 Clock  " "   -2.016              -5.395 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.617              -2.078 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -1.617              -2.078 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.478              -0.478 clock_generator:inst\|inst5  " "   -0.478              -0.478 clock_generator:inst\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939976596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Clock  " "    0.354               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "    0.354               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clock_generator:inst\|inst5  " "    0.365               0.000 clock_generator:inst\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939976627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713939976657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713939976687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 Clock  " "   -3.000             -15.850 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 clock_generator:inst\|inst5  " "   -1.285              -2.570 clock_generator:inst\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939976718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939976718 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713939977005 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713939977093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713939977094 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713939977094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.754 " "Worst-case setup slack is -0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754              -0.830 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -0.754              -0.830 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.662              -0.662 Clock  " "   -0.662              -0.662 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.435              -0.435 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -0.435              -0.435 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 clock_generator:inst\|inst5  " "    0.233               0.000 clock_generator:inst\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939977123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock  " "    0.181               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clock_generator:inst\|inst5  " "    0.189               0.000 clock_generator:inst\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939977154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713939977186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713939977216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.620 Clock  " "   -3.000             -13.620 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 clock_generator:inst\|inst5  " "   -1.000              -2.000 clock_generator:inst\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713939977247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713939977247 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713939978063 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713939978063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713939978343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 01:26:18 2024 " "Processing ended: Wed Apr 24 01:26:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713939978343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713939978343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713939978343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713939978343 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713939979787 ""}
