FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Static Memory Controller
 */

#include <linux/module.h>
#include <linux/kernel.h>
/* bench 23635.1.0 bcd5c5bbe199 */
/* bench 23635.1.1 2fb2443e2620 */
/* bench 23635.1.2 1223f801c2ec */
/* bench 23635.1.3 54b8c12f600e */
/* bench 23635.1.4 2303638c98a6 */
/* bench 23635.1.5 8b449bb69930 */
/* bench 23635.1.6 f60edd240b5e */
/* bench 23635.1.7 a8d1c6d9351c */
#include <linux/init.h>
#include <linux/io.h>
#include <linux/syscore_ops.h>

#include <mach/hardware.h>
#include <mach/smemc.h>

#ifdef CONFIG_PM
static unsigned long msc[2];
static unsigned long sxcnfg, memclkcfg;
static unsigned long csadrcfg[4];

static int pxa3xx_smemc_suspend(void)
{
	msc[0] = __raw_readl(MSC0);
	msc[1] = __raw_readl(MSC1);
	sxcnfg = __raw_readl(SXCNFG);
	memclkcfg = __raw_readl(MEMCLKCFG);
	csadrcfg[0] = __raw_readl(CSADRCFG0);
	csadrcfg[1] = __raw_readl(CSADRCFG1);
	csadrcfg[2] = __raw_readl(CSADRCFG2);
	csadrcfg[3] = __raw_readl(CSADRCFG3);

	return 0;
}

/* bench 19211.1.0 f70d48d39514 */
/* bench 19211.1.1 95368bd8bba2 */
/* bench 19211.1.2 c63e76080ae4 */
/* bench 19211.1.3 bc60eea86959 */
/* bench 19211.1.4 1f72bf354df5 */
/* bench 19211.1.5 e0bc7b0d6435 */
/* bench 19211.1.6 12c5bb4eef0d */
/* bench 19211.1.7 29b8b78fe707 */
/* bench 19211.1.8 917fc9c32819 */
/* bench 19211.1.9 9042148bd7c6 */
	__raw_writel(msc[0], MSC0);
	__raw_writel(msc[1], MSC1);
	__raw_writel(sxcnfg, SXCNFG);
	__raw_writel(memclkcfg, MEMCLKCFG);
	__raw_writel(csadrcfg[0], CSADRCFG0);
	__raw_writel(csadrcfg[1], CSADRCFG1);
	__raw_writel(csadrcfg[2], CSADRCFG2);
	__raw_writel(csadrcfg[3], CSADRCFG3);
	/* CSMSADRCFG wakes up in its default state (0), so we need to set it */
	__raw_writel(0x2, CSMSADRCFG);
}

static struct syscore_ops smemc_syscore_ops = {
/* bench 14369.1.0 3c7fe919f55b */
/* bench 16250.1.0 56aa3e7513a9 */
/* bench 16250.1.1 2bc9ae02ca67 */
/* bench 16250.1.2 e6f9ce70c1db */
/* bench 16250.1.3 6153907b60e3 */
/* bench 16250.1.4 29bb31acda22 */
/* bench 14369.1.1 f2741dbddcbb */
/* bench 14369.1.2 9152d5e87e5b */

static int __init smemc_init(void)
{
	if (cpu_is_pxa3xx()) {
		/*
		 * The only documentation we have on the
		 * Chip Select Configuration Register (CSMSADRCFG) is that
		 * it must be programmed to 0x2.
		 * Moreover, in the bit definitions, the second bit
		 * (CSMSADRCFG[1]) is called "SETALWAYS".
		 * Other bits are reserved in this register.
		 */
		__raw_writel(0x2, CSMSADRCFG);

		register_syscore_ops(&smemc_syscore_ops);
	}

	return 0;
}
subsys_initcall(smemc_init);
#endif
