(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param11 = ((~|(~|{(8'ha5)})) ? {{((8'ha5) <= (8'hab))}} : (&(^((8'ha3) > (8'ha0))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h33):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire3;
  input wire signed [(2'h3):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire1;
  input wire [(4'h8):(1'h0)] wire0;
  wire [(4'ha):(1'h0)] wire10;
  wire signed [(4'hb):(1'h0)] wire9;
  wire [(3'h5):(1'h0)] wire8;
  wire signed [(2'h3):(1'h0)] wire7;
  wire [(4'h9):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(2'h2):(1'h0)] wire4;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = $unsigned($signed($signed(wire0)));
  assign wire5 = wire4[(1'h1):(1'h1)];
  assign wire6 = (((-(8'h9f)) ?
                     {$unsigned(wire0)} : (|wire5[(1'h0):(1'h0)])) * wire4);
  assign wire7 = wire6;
  assign wire8 = (wire1 ? wire7[(2'h2):(1'h1)] : {(!wire2[(2'h2):(1'h0)])});
  assign wire9 = ((($unsigned((8'hb0)) ?
                         (wire6 | wire5) : wire0[(2'h2):(1'h0)]) ~^ (wire4 ?
                         (wire0 >= wire6) : (wire6 ? wire3 : wire8))) ?
                     ((wire6 ^ wire4) < wire8) : wire2[(2'h2):(2'h2)]);
  assign wire10 = {wire0[(2'h3):(2'h2)]};
endmodule