;redcode
;assert 1
	SPL -0, <-622
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 10, @61
	SUB -207, <-120
	SUB 100, -100
	SPL <121, 106
	SUB @121, 106
	SUB 0, @-420
	SUB 100, -100
	MOV -1, <-20
	SPL -700, -600
	SUB #72, @200
	SLT @10, @1
	SUB @121, 103
	SUB 0, @-420
	SUB 300, 90
	SUB @-127, 100
	SPL 3, -32
	SLT -100, @1
	MOV -1, <-20
	ADD @130, 9
	ADD 30, @320
	SUB @110, 0
	SUB @121, 106
	ADD @130, 709
	ADD @130, 709
	SPL 0, -42
	ADD @130, 9
	ADD @130, 9
	SUB <0, @2
	SPL <0, <-622
	SUB 0, @-420
	SUB @110, 0
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-22
	SUB 0, @-420
	SUB @121, 106
	ADD @136, 89
	ADD 210, 30
	SUB <-1, <-10
	SUB -700, -600
	SPL -0, <-622
	SUB 1, @200
	SUB 0, @-420
	DJN -1, @-20
	DJN -1, @-20
	SLT 10, @61
	SLT 16, 862
	SLT 10, @61
	SLT -100, @1
	CMP -100, @-10
