

================================================================
== Vitis HLS Report for 'ClefiaF0Xor'
================================================================
* Date:           Tue Dec  6 21:01:16 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.740 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset"   --->   Operation 6 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.91ns)   --->   "%add_ln124_77 = add i8 %rk_offset_read, i8 2" [clefia.c:124]   --->   Operation 7 'add' 'add_ln124_77' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln124_80 = zext i8 %add_ln124_77" [clefia.c:124]   --->   Operation 8 'zext' 'zext_ln124_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rk_addr_48 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_80" [clefia.c:124]   --->   Operation 9 'getelementptr' 'rk_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.91ns)   --->   "%add_ln124_78 = add i8 %rk_offset_read, i8 3" [clefia.c:124]   --->   Operation 10 'add' 'add_ln124_78' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln124_81 = zext i8 %add_ln124_78" [clefia.c:124]   --->   Operation 11 'zext' 'zext_ln124_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_addr_49 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_81" [clefia.c:124]   --->   Operation 12 'getelementptr' 'rk_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%rk_load_23 = load i8 %rk_addr_48" [clefia.c:124]   --->   Operation 13 'load' 'rk_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 14 [2/2] (3.25ns)   --->   "%rk_load_24 = load i8 %rk_addr_49" [clefia.c:124]   --->   Operation 14 'load' 'rk_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 15 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 16 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 17 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 18 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 19 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 20 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 21 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_read83 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 22 'read' 'p_read83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i8 %rk_offset_read"   --->   Operation 23 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast" [clefia.c:121]   --->   Operation 24 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln124 = add i8 %rk_offset_read, i8 1" [clefia.c:124]   --->   Operation 25 'add' 'add_ln124' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %add_ln124" [clefia.c:124]   --->   Operation 26 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%rk_addr_47 = getelementptr i8 %rk, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 27 'getelementptr' 'rk_addr_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 28 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%rk_load_22 = load i8 %rk_addr_47" [clefia.c:124]   --->   Operation 29 'load' 'rk_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%rk_load_23 = load i8 %rk_addr_48" [clefia.c:124]   --->   Operation 30 'load' 'rk_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%rk_load_24 = load i8 %rk_addr_49" [clefia.c:124]   --->   Operation 31 'load' 'rk_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 32 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%rk_load_22 = load i8 %rk_addr_47" [clefia.c:124]   --->   Operation 33 'load' 'rk_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 34 [1/1] (0.99ns)   --->   "%xor_ln124_39 = xor i8 %rk_load_23, i8 %p_read_11" [clefia.c:124]   --->   Operation 34 'xor' 'xor_ln124_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.99ns)   --->   "%xor_ln124_40 = xor i8 %rk_load_24, i8 %p_read_10" [clefia.c:124]   --->   Operation 35 'xor' 'xor_ln124_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_39" [clefia.c:152]   --->   Operation 36 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152]   --->   Operation 37 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 38 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_40" [clefia.c:153]   --->   Operation 39 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153]   --->   Operation 40 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 41 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 6.74>
ST_4 : Operation 42 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %p_read83" [clefia.c:124]   --->   Operation 42 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.99ns)   --->   "%xor_ln124_38 = xor i8 %rk_load_22, i8 %p_read_12" [clefia.c:124]   --->   Operation 43 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [clefia.c:150]   --->   Operation 44 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150]   --->   Operation 45 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 46 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_38" [clefia.c:151]   --->   Operation 47 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151]   --->   Operation 48 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 49 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 50 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 51 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_66)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_23, i32 7" [clefia.c:131]   --->   Operation 52 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_66)   --->   "%xor_ln132_66 = xor i8 %z_23, i8 14" [clefia.c:132]   --->   Operation 53 'xor' 'xor_ln132_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_66 = select i1 %tmp_146, i8 %xor_ln132_66, i8 %z_23" [clefia.c:131]   --->   Operation 54 'select' 'select_ln131_66' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln134_66 = trunc i8 %select_ln131_66" [clefia.c:134]   --->   Operation 55 'trunc' 'trunc_ln134_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_66, i32 7" [clefia.c:134]   --->   Operation 56 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%x_assign_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_66, i1 %tmp_147" [clefia.c:134]   --->   Operation 57 'bitconcatenate' 'x_assign_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_67)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_66, i32 6" [clefia.c:131]   --->   Operation 58 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_67)   --->   "%xor_ln132_67 = xor i8 %x_assign_29, i8 14" [clefia.c:132]   --->   Operation 59 'xor' 'xor_ln132_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_67 = select i1 %tmp_148, i8 %xor_ln132_67, i8 %x_assign_29" [clefia.c:131]   --->   Operation 60 'select' 'select_ln131_67' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln134_67 = trunc i8 %select_ln131_67" [clefia.c:134]   --->   Operation 61 'trunc' 'trunc_ln134_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_67, i32 7" [clefia.c:134]   --->   Operation 62 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_67, i1 %tmp_149" [clefia.c:134]   --->   Operation 63 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_68)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_24, i32 7" [clefia.c:131]   --->   Operation 64 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_68)   --->   "%xor_ln132_68 = xor i8 %z_24, i8 14" [clefia.c:132]   --->   Operation 65 'xor' 'xor_ln132_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_68 = select i1 %tmp_150, i8 %xor_ln132_68, i8 %z_24" [clefia.c:131]   --->   Operation 66 'select' 'select_ln131_68' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln134_68 = trunc i8 %select_ln131_68" [clefia.c:134]   --->   Operation 67 'trunc' 'trunc_ln134_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 7" [clefia.c:134]   --->   Operation 68 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%x_assign_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_68, i1 %tmp_151" [clefia.c:134]   --->   Operation 69 'bitconcatenate' 'x_assign_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_69)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 6" [clefia.c:131]   --->   Operation 70 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_69)   --->   "%xor_ln132_69 = xor i8 %x_assign_30, i8 14" [clefia.c:132]   --->   Operation 71 'xor' 'xor_ln132_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_69 = select i1 %tmp_152, i8 %xor_ln132_69, i8 %x_assign_30" [clefia.c:131]   --->   Operation 72 'select' 'select_ln131_69' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln134_69 = trunc i8 %select_ln131_69" [clefia.c:134]   --->   Operation 73 'trunc' 'trunc_ln134_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_69, i32 7" [clefia.c:134]   --->   Operation 74 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_69, i1 %tmp_153" [clefia.c:134]   --->   Operation 75 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.99ns)   --->   "%xor_ln124_149 = xor i8 %or_ln134_s, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 76 'xor' 'xor_ln124_149' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.74>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 77 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 78 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_22, i32 7" [clefia.c:131]   --->   Operation 79 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_22, i8 14" [clefia.c:132]   --->   Operation 80 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_22" [clefia.c:131]   --->   Operation 81 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 82 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 83 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_145" [clefia.c:134]   --->   Operation 84 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_70)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 85 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_70)   --->   "%xor_ln132_70 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 86 'xor' 'xor_ln132_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_70 = select i1 %tmp_154, i8 %xor_ln132_70, i8 %z" [clefia.c:131]   --->   Operation 87 'select' 'select_ln131_70' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln134_70 = trunc i8 %select_ln131_70" [clefia.c:134]   --->   Operation 88 'trunc' 'trunc_ln134_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 7" [clefia.c:134]   --->   Operation 89 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%x_assign_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_70, i1 %tmp_155" [clefia.c:134]   --->   Operation 90 'bitconcatenate' 'x_assign_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_71)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 6" [clefia.c:131]   --->   Operation 91 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_71)   --->   "%xor_ln132_71 = xor i8 %x_assign_31, i8 14" [clefia.c:132]   --->   Operation 92 'xor' 'xor_ln132_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_71 = select i1 %tmp_156, i8 %xor_ln132_71, i8 %x_assign_31" [clefia.c:131]   --->   Operation 93 'select' 'select_ln131_71' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln134_71 = trunc i8 %select_ln131_71" [clefia.c:134]   --->   Operation 94 'trunc' 'trunc_ln134_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_71, i32 7" [clefia.c:134]   --->   Operation 95 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln134_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_71, i1 %tmp_157" [clefia.c:134]   --->   Operation 96 'bitconcatenate' 'or_ln134_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_72)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 97 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_72)   --->   "%xor_ln132_72 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 98 'xor' 'xor_ln132_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_72 = select i1 %tmp_158, i8 %xor_ln132_72, i8 %x_assign_s" [clefia.c:131]   --->   Operation 99 'select' 'select_ln131_72' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln134_72 = trunc i8 %select_ln131_72" [clefia.c:134]   --->   Operation 100 'trunc' 'trunc_ln134_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_72, i32 7" [clefia.c:134]   --->   Operation 101 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_72, i1 %tmp_159" [clefia.c:134]   --->   Operation 102 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_151)   --->   "%xor_ln124_147 = xor i8 %x_assign_s, i8 %p_read_9" [clefia.c:124]   --->   Operation 103 'xor' 'xor_ln124_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_151)   --->   "%xor_ln124_148 = xor i8 %xor_ln124_147, i8 %z" [clefia.c:124]   --->   Operation 104 'xor' 'xor_ln124_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_151)   --->   "%xor_ln124_150 = xor i8 %xor_ln124_149, i8 %x_assign_30" [clefia.c:124]   --->   Operation 105 'xor' 'xor_ln124_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_151 = xor i8 %xor_ln124_150, i8 %xor_ln124_148" [clefia.c:124]   --->   Operation 106 'xor' 'xor_ln124_151' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_155)   --->   "%xor_ln124_152 = xor i8 %x_assign_31, i8 %x_assign_29" [clefia.c:124]   --->   Operation 107 'xor' 'xor_ln124_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_155)   --->   "%xor_ln124_153 = xor i8 %xor_ln124_152, i8 %z_22" [clefia.c:124]   --->   Operation 108 'xor' 'xor_ln124_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_155)   --->   "%xor_ln124_154 = xor i8 %xor_ln124_149, i8 %p_read_8" [clefia.c:124]   --->   Operation 109 'xor' 'xor_ln124_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_155 = xor i8 %xor_ln124_154, i8 %xor_ln124_153" [clefia.c:124]   --->   Operation 110 'xor' 'xor_ln124_155' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_160)   --->   "%xor_ln124_156 = xor i8 %x_assign_s, i8 %or_ln134_8" [clefia.c:124]   --->   Operation 111 'xor' 'xor_ln124_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_160)   --->   "%xor_ln124_157 = xor i8 %xor_ln124_156, i8 %z_23" [clefia.c:124]   --->   Operation 112 'xor' 'xor_ln124_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_160)   --->   "%xor_ln124_158 = xor i8 %x_assign_30, i8 %p_read_7" [clefia.c:124]   --->   Operation 113 'xor' 'xor_ln124_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_160)   --->   "%xor_ln124_159 = xor i8 %xor_ln124_158, i8 %or_ln" [clefia.c:124]   --->   Operation 114 'xor' 'xor_ln124_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_160 = xor i8 %xor_ln124_159, i8 %xor_ln124_157" [clefia.c:124]   --->   Operation 115 'xor' 'xor_ln124_160' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_165)   --->   "%xor_ln124_161 = xor i8 %x_assign_31, i8 %or_ln134_8" [clefia.c:124]   --->   Operation 116 'xor' 'xor_ln124_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_165)   --->   "%xor_ln124_162 = xor i8 %xor_ln124_161, i8 %z_24" [clefia.c:124]   --->   Operation 117 'xor' 'xor_ln124_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_165)   --->   "%xor_ln124_163 = xor i8 %or_ln, i8 %p_read" [clefia.c:124]   --->   Operation 118 'xor' 'xor_ln124_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_165)   --->   "%xor_ln124_164 = xor i8 %xor_ln124_163, i8 %x_assign_29" [clefia.c:124]   --->   Operation 119 'xor' 'xor_ln124_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_165 = xor i8 %xor_ln124_164, i8 %xor_ln124_162" [clefia.c:124]   --->   Operation 120 'xor' 'xor_ln124_165' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i8 %p_read83" [clefia.c:163]   --->   Operation 121 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i8 %p_read_12" [clefia.c:163]   --->   Operation 122 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i8 %p_read_11" [clefia.c:163]   --->   Operation 123 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i8 %p_read_10" [clefia.c:163]   --->   Operation 124 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i64 %mrv_3, i8 %xor_ln124_151" [clefia.c:163]   --->   Operation 125 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i64 %mrv_4, i8 %xor_ln124_155" [clefia.c:163]   --->   Operation 126 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i64 %mrv_5, i8 %xor_ln124_160" [clefia.c:163]   --->   Operation 127 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i64 %mrv_6, i8 %xor_ln124_165" [clefia.c:163]   --->   Operation 128 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln163 = ret i64 %mrv_7" [clefia.c:163]   --->   Operation 129 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 001000]
add_ln124_77     (add           ) [ 000000]
zext_ln124_80    (zext          ) [ 000000]
rk_addr_48       (getelementptr ) [ 001000]
add_ln124_78     (add           ) [ 000000]
zext_ln124_81    (zext          ) [ 000000]
rk_addr_49       (getelementptr ) [ 001000]
p_read           (read          ) [ 011111]
p_read_7         (read          ) [ 011111]
p_read_8         (read          ) [ 011111]
p_read_9         (read          ) [ 011111]
p_read_10        (read          ) [ 011111]
p_read_11        (read          ) [ 011111]
p_read_12        (read          ) [ 011111]
p_read83         (read          ) [ 011111]
rk_offset_cast   (zext          ) [ 000000]
rk_addr          (getelementptr ) [ 010100]
add_ln124        (add           ) [ 000000]
zext_ln124       (zext          ) [ 000000]
rk_addr_47       (getelementptr ) [ 010100]
rk_load_23       (load          ) [ 010100]
rk_load_24       (load          ) [ 010100]
rk_load          (load          ) [ 001010]
rk_load_22       (load          ) [ 001010]
xor_ln124_39     (xor           ) [ 000000]
xor_ln124_40     (xor           ) [ 000000]
zext_ln152       (zext          ) [ 000000]
clefia_s0_addr_2 (getelementptr ) [ 001010]
zext_ln153       (zext          ) [ 000000]
clefia_s1_addr_2 (getelementptr ) [ 001010]
xor_ln124        (xor           ) [ 000000]
xor_ln124_38     (xor           ) [ 000000]
zext_ln150       (zext          ) [ 000000]
clefia_s0_addr   (getelementptr ) [ 010001]
zext_ln151       (zext          ) [ 000000]
clefia_s1_addr   (getelementptr ) [ 010001]
z_23             (load          ) [ 010001]
z_24             (load          ) [ 010001]
tmp_146          (bitselect     ) [ 000000]
xor_ln132_66     (xor           ) [ 000000]
select_ln131_66  (select        ) [ 000000]
trunc_ln134_66   (trunc         ) [ 000000]
tmp_147          (bitselect     ) [ 000000]
x_assign_29      (bitconcatenate) [ 010001]
tmp_148          (bitselect     ) [ 000000]
xor_ln132_67     (xor           ) [ 000000]
select_ln131_67  (select        ) [ 000000]
trunc_ln134_67   (trunc         ) [ 000000]
tmp_149          (bitselect     ) [ 000000]
or_ln134_s       (bitconcatenate) [ 000000]
tmp_150          (bitselect     ) [ 000000]
xor_ln132_68     (xor           ) [ 000000]
select_ln131_68  (select        ) [ 000000]
trunc_ln134_68   (trunc         ) [ 000000]
tmp_151          (bitselect     ) [ 000000]
x_assign_30      (bitconcatenate) [ 010001]
tmp_152          (bitselect     ) [ 000000]
xor_ln132_69     (xor           ) [ 000000]
select_ln131_69  (select        ) [ 000000]
trunc_ln134_69   (trunc         ) [ 000000]
tmp_153          (bitselect     ) [ 000000]
or_ln134_7       (bitconcatenate) [ 000000]
xor_ln124_149    (xor           ) [ 010001]
z                (load          ) [ 000000]
z_22             (load          ) [ 000000]
tmp              (bitselect     ) [ 000000]
xor_ln132        (xor           ) [ 000000]
select_ln131     (select        ) [ 000000]
trunc_ln134      (trunc         ) [ 000000]
tmp_145          (bitselect     ) [ 000000]
x_assign_s       (bitconcatenate) [ 000000]
tmp_154          (bitselect     ) [ 000000]
xor_ln132_70     (xor           ) [ 000000]
select_ln131_70  (select        ) [ 000000]
trunc_ln134_70   (trunc         ) [ 000000]
tmp_155          (bitselect     ) [ 000000]
x_assign_31      (bitconcatenate) [ 000000]
tmp_156          (bitselect     ) [ 000000]
xor_ln132_71     (xor           ) [ 000000]
select_ln131_71  (select        ) [ 000000]
trunc_ln134_71   (trunc         ) [ 000000]
tmp_157          (bitselect     ) [ 000000]
or_ln134_8       (bitconcatenate) [ 000000]
tmp_158          (bitselect     ) [ 000000]
xor_ln132_72     (xor           ) [ 000000]
select_ln131_72  (select        ) [ 000000]
trunc_ln134_72   (trunc         ) [ 000000]
tmp_159          (bitselect     ) [ 000000]
or_ln            (bitconcatenate) [ 000000]
xor_ln124_147    (xor           ) [ 000000]
xor_ln124_148    (xor           ) [ 000000]
xor_ln124_150    (xor           ) [ 000000]
xor_ln124_151    (xor           ) [ 000000]
xor_ln124_152    (xor           ) [ 000000]
xor_ln124_153    (xor           ) [ 000000]
xor_ln124_154    (xor           ) [ 000000]
xor_ln124_155    (xor           ) [ 000000]
xor_ln124_156    (xor           ) [ 000000]
xor_ln124_157    (xor           ) [ 000000]
xor_ln124_158    (xor           ) [ 000000]
xor_ln124_159    (xor           ) [ 000000]
xor_ln124_160    (xor           ) [ 000000]
xor_ln124_161    (xor           ) [ 000000]
xor_ln124_162    (xor           ) [ 000000]
xor_ln124_163    (xor           ) [ 000000]
xor_ln124_164    (xor           ) [ 000000]
xor_ln124_165    (xor           ) [ 000000]
mrv              (insertvalue   ) [ 000000]
mrv_1            (insertvalue   ) [ 000000]
mrv_2            (insertvalue   ) [ 000000]
mrv_3            (insertvalue   ) [ 000000]
mrv_4            (insertvalue   ) [ 000000]
mrv_5            (insertvalue   ) [ 000000]
mrv_6            (insertvalue   ) [ 000000]
mrv_7            (insertvalue   ) [ 000000]
ret_ln163        (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read23"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read24">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read25">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read26">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read26"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read27">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read27"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read28">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read28"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read29">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rk">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rk_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="clefia_s0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="clefia_s1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="rk_offset_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read_7_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_8_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_9_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_10_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_11_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_12_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read83_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read83/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="rk_addr_48_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_48/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="rk_addr_49_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_49/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="1"/>
<pin id="122" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load_23/1 rk_load_24/1 rk_load/2 rk_load_22/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="rk_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="rk_addr_47_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_47/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="clefia_s0_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_2/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_23/3 z/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="clefia_s1_addr_2_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_2/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_24/3 z_22/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="clefia_s0_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="clefia_s1_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load_23 rk_load "/>
</bind>
</comp>

<comp id="187" class="1005" name="reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load_24 rk_load_22 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln124_77_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_77/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln124_80_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_80/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln124_78_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_78/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln124_81_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_81/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="rk_offset_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln124_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln124_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="xor_ln124_39_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="1"/>
<pin id="229" dir="0" index="1" bw="8" slack="1"/>
<pin id="230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_39/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln124_40_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_40/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln152_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln153_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="xor_ln124_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="0" index="1" bw="8" slack="2"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln124_38_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="0" index="1" bw="8" slack="2"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_38/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln150_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln151_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_146_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_146/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln132_66_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_66/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln131_66_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_66/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln134_66_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_66/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_147_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_147/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="x_assign_29_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_29/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_148_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_148/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="xor_ln132_67_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_67/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln131_67_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_67/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln134_67_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_67/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_149_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="0" index="2" bw="4" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_149/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="or_ln134_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_s/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_150_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_150/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="xor_ln132_68_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_68/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln131_68_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_68/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln134_68_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_68/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_151_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="4" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_151/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="x_assign_30_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_30/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_152_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_152/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln132_69_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_69/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln131_69_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="0" index="2" bw="8" slack="0"/>
<pin id="411" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_69/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln134_69_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_69/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_153_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="0" index="2" bw="4" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_153/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln134_7_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="7" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_7/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="xor_ln124_149_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_149/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="0" index="2" bw="4" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="xor_ln132_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln131_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="0" index="2" bw="8" slack="0"/>
<pin id="459" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln134_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_145_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="0"/>
<pin id="470" dir="0" index="2" bw="4" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_145/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="x_assign_s_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="7" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_154_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="0"/>
<pin id="486" dir="0" index="2" bw="4" slack="0"/>
<pin id="487" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_154/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="xor_ln132_70_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="0"/>
<pin id="494" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_70/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln131_70_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="0" index="2" bw="8" slack="0"/>
<pin id="501" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_70/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln134_70_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_70/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_155_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="0" index="2" bw="4" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_155/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="x_assign_31_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="7" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_31/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_156_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="0" index="2" bw="4" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_156/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln132_71_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="5" slack="0"/>
<pin id="536" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_71/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln131_71_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="0" index="2" bw="8" slack="0"/>
<pin id="543" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_71/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln134_71_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_71/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_157_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="0" index="2" bw="4" slack="0"/>
<pin id="555" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_157/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_ln134_8_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="7" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_8/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_158_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="8" slack="0"/>
<pin id="570" dir="0" index="2" bw="4" slack="0"/>
<pin id="571" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_158/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="xor_ln132_72_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="5" slack="0"/>
<pin id="578" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_72/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln131_72_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="0" index="2" bw="8" slack="0"/>
<pin id="585" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_72/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="trunc_ln134_72_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_72/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_159_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="0"/>
<pin id="596" dir="0" index="2" bw="4" slack="0"/>
<pin id="597" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_159/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="7" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="xor_ln124_147_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="3"/>
<pin id="612" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_147/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="xor_ln124_148_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_148/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="xor_ln124_150_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="1"/>
<pin id="622" dir="0" index="1" bw="8" slack="1"/>
<pin id="623" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_150/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln124_151_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_151/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln124_152_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="1"/>
<pin id="633" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_152/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="xor_ln124_153_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_153/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="xor_ln124_154_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="1"/>
<pin id="643" dir="0" index="1" bw="8" slack="3"/>
<pin id="644" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_154/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="xor_ln124_155_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="0"/>
<pin id="648" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_155/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="xor_ln124_156_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_156/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="xor_ln124_157_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="1"/>
<pin id="660" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_157/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="xor_ln124_158_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="0" index="1" bw="8" slack="3"/>
<pin id="665" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_158/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="xor_ln124_159_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_159/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="xor_ln124_160_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_160/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="xor_ln124_161_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_161/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="xor_ln124_162_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="1"/>
<pin id="687" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_162/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="xor_ln124_163_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="3"/>
<pin id="692" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_163/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="xor_ln124_164_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="1"/>
<pin id="697" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_164/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="xor_ln124_165_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_165/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="mrv_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="3"/>
<pin id="708" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="mrv_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="3"/>
<pin id="713" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="mrv_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="0"/>
<pin id="717" dir="0" index="1" bw="8" slack="3"/>
<pin id="718" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="mrv_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="64" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="3"/>
<pin id="723" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="mrv_4_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="mrv_5_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="mrv_6_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="mrv_7_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="0"/>
<pin id="746" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="749" class="1005" name="rk_offset_read_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="1"/>
<pin id="751" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="755" class="1005" name="rk_addr_48_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="1"/>
<pin id="757" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_48 "/>
</bind>
</comp>

<comp id="760" class="1005" name="rk_addr_49_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="1"/>
<pin id="762" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_49 "/>
</bind>
</comp>

<comp id="765" class="1005" name="p_read_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="3"/>
<pin id="767" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="770" class="1005" name="p_read_7_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="3"/>
<pin id="772" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="775" class="1005" name="p_read_8_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="3"/>
<pin id="777" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="780" class="1005" name="p_read_9_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="3"/>
<pin id="782" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="785" class="1005" name="p_read_10_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="1"/>
<pin id="787" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="791" class="1005" name="p_read_11_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="1"/>
<pin id="793" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="797" class="1005" name="p_read_12_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="2"/>
<pin id="799" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="803" class="1005" name="p_read83_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="2"/>
<pin id="805" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read83 "/>
</bind>
</comp>

<comp id="809" class="1005" name="rk_addr_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="1"/>
<pin id="811" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="814" class="1005" name="rk_addr_47_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="1"/>
<pin id="816" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_47 "/>
</bind>
</comp>

<comp id="819" class="1005" name="clefia_s0_addr_2_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="1"/>
<pin id="821" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_2 "/>
</bind>
</comp>

<comp id="824" class="1005" name="clefia_s1_addr_2_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_2 "/>
</bind>
</comp>

<comp id="829" class="1005" name="clefia_s0_addr_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="1"/>
<pin id="831" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="834" class="1005" name="clefia_s1_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="z_23_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="1"/>
<pin id="841" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_23 "/>
</bind>
</comp>

<comp id="844" class="1005" name="z_24_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_24 "/>
</bind>
</comp>

<comp id="849" class="1005" name="x_assign_29_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="1"/>
<pin id="851" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_29 "/>
</bind>
</comp>

<comp id="855" class="1005" name="x_assign_30_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_30 "/>
</bind>
</comp>

<comp id="861" class="1005" name="xor_ln124_149_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="1"/>
<pin id="863" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_149 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="18" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="100" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="125" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="140"><net_src comp="132" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="186"><net_src comp="114" pin="7"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="114" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="46" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="206"><net_src comp="46" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="231"><net_src comp="183" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="187" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="227" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="245"><net_src comp="232" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="251"><net_src comp="183" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="187" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="148" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="148" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="267" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="275" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="148" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="281" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="289" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="293" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="281" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="301" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="309" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="301" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="34" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="323" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="331" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="335" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="161" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="161" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="351" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="161" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="365" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="36" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="373" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="377" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="365" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="42" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="385" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="393" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="385" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="407" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="36" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="40" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="415" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="419" pin="3"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="343" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="427" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="34" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="161" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="36" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="161" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="441" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="161" pin="3"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="34" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="455" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="36" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="40" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="463" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="467" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="488"><net_src comp="34" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="148" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="36" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="148" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="38" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="483" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="148" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="34" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="497" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="36" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="40" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="505" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="509" pin="3"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="34" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="497" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="42" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="517" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="38" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="525" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="517" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="539" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="34" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="539" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="36" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="40" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="547" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="551" pin="3"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="34" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="455" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="42" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="475" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="38" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="567" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="475" pin="3"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="34" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="581" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="36" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="606"><net_src comp="40" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="589" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="593" pin="3"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="475" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="148" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="628"><net_src comp="620" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="614" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="517" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="161" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="635" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="475" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="559" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="670"><net_src comp="662" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="601" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="657" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="517" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="559" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="601" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="689" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="694" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="684" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="44" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="715" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="720" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="624" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="645" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="672" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="699" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="46" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="758"><net_src comp="100" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="763"><net_src comp="107" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="768"><net_src comp="52" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="773"><net_src comp="58" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="778"><net_src comp="64" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="783"><net_src comp="70" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="788"><net_src comp="76" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="794"><net_src comp="82" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="800"><net_src comp="88" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="806"><net_src comp="94" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="812"><net_src comp="125" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="817"><net_src comp="132" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="822"><net_src comp="141" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="827"><net_src comp="154" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="832"><net_src comp="167" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="837"><net_src comp="175" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="842"><net_src comp="148" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="847"><net_src comp="161" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="852"><net_src comp="301" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="858"><net_src comp="385" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="864"><net_src comp="435" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="641" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ClefiaF0Xor : p_read8 | {2 }
	Port: ClefiaF0Xor : p_read23 | {2 }
	Port: ClefiaF0Xor : p_read24 | {2 }
	Port: ClefiaF0Xor : p_read25 | {2 }
	Port: ClefiaF0Xor : p_read26 | {2 }
	Port: ClefiaF0Xor : p_read27 | {2 }
	Port: ClefiaF0Xor : p_read28 | {2 }
	Port: ClefiaF0Xor : p_read29 | {2 }
	Port: ClefiaF0Xor : rk | {1 2 3 }
	Port: ClefiaF0Xor : rk_offset | {1 }
	Port: ClefiaF0Xor : clefia_s0 | {3 4 5 }
	Port: ClefiaF0Xor : clefia_s1 | {3 4 5 }
  - Chain level:
	State 1
		zext_ln124_80 : 1
		rk_addr_48 : 2
		zext_ln124_81 : 1
		rk_addr_49 : 2
		rk_load_23 : 3
		rk_load_24 : 3
	State 2
		rk_addr : 1
		zext_ln124 : 1
		rk_addr_47 : 2
		rk_load : 2
		rk_load_22 : 3
	State 3
		clefia_s0_addr_2 : 1
		z_23 : 2
		clefia_s1_addr_2 : 1
		z_24 : 2
	State 4
		clefia_s0_addr : 1
		z : 2
		clefia_s1_addr : 1
		z_22 : 2
		tmp_146 : 1
		xor_ln132_66 : 1
		select_ln131_66 : 1
		trunc_ln134_66 : 2
		tmp_147 : 2
		x_assign_29 : 3
		tmp_148 : 2
		xor_ln132_67 : 4
		select_ln131_67 : 4
		trunc_ln134_67 : 5
		tmp_149 : 5
		or_ln134_s : 6
		tmp_150 : 1
		xor_ln132_68 : 1
		select_ln131_68 : 1
		trunc_ln134_68 : 2
		tmp_151 : 2
		x_assign_30 : 3
		tmp_152 : 2
		xor_ln132_69 : 4
		select_ln131_69 : 4
		trunc_ln134_69 : 5
		tmp_153 : 5
		or_ln134_7 : 6
		xor_ln124_149 : 7
	State 5
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_145 : 2
		x_assign_s : 3
		tmp_154 : 1
		xor_ln132_70 : 1
		select_ln131_70 : 1
		trunc_ln134_70 : 2
		tmp_155 : 2
		x_assign_31 : 3
		tmp_156 : 2
		xor_ln132_71 : 4
		select_ln131_71 : 4
		trunc_ln134_71 : 5
		tmp_157 : 5
		or_ln134_8 : 6
		tmp_158 : 2
		xor_ln132_72 : 4
		select_ln131_72 : 4
		trunc_ln134_72 : 5
		tmp_159 : 5
		or_ln : 6
		xor_ln124_147 : 4
		xor_ln124_148 : 4
		xor_ln124_151 : 4
		xor_ln124_152 : 4
		xor_ln124_153 : 4
		xor_ln124_155 : 4
		xor_ln124_156 : 7
		xor_ln124_157 : 7
		xor_ln124_159 : 7
		xor_ln124_160 : 7
		xor_ln124_161 : 7
		xor_ln124_162 : 7
		xor_ln124_163 : 7
		xor_ln124_164 : 7
		xor_ln124_165 : 7
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 7
		mrv_7 : 8
		ret_ln163 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |    xor_ln124_39_fu_227    |    0    |    8    |
|          |    xor_ln124_40_fu_232    |    0    |    8    |
|          |      xor_ln124_fu_247     |    0    |    8    |
|          |    xor_ln124_38_fu_252    |    0    |    8    |
|          |    xor_ln132_66_fu_275    |    0    |    8    |
|          |    xor_ln132_67_fu_317    |    0    |    8    |
|          |    xor_ln132_68_fu_359    |    0    |    8    |
|          |    xor_ln132_69_fu_401    |    0    |    8    |
|          |    xor_ln124_149_fu_435   |    0    |    8    |
|          |      xor_ln132_fu_449     |    0    |    8    |
|          |    xor_ln132_70_fu_491    |    0    |    8    |
|          |    xor_ln132_71_fu_533    |    0    |    8    |
|          |    xor_ln132_72_fu_575    |    0    |    8    |
|          |    xor_ln124_147_fu_609   |    0    |    8    |
|          |    xor_ln124_148_fu_614   |    0    |    8    |
|    xor   |    xor_ln124_150_fu_620   |    0    |    8    |
|          |    xor_ln124_151_fu_624   |    0    |    8    |
|          |    xor_ln124_152_fu_630   |    0    |    8    |
|          |    xor_ln124_153_fu_635   |    0    |    8    |
|          |    xor_ln124_154_fu_641   |    0    |    8    |
|          |    xor_ln124_155_fu_645   |    0    |    8    |
|          |    xor_ln124_156_fu_651   |    0    |    8    |
|          |    xor_ln124_157_fu_657   |    0    |    8    |
|          |    xor_ln124_158_fu_662   |    0    |    8    |
|          |    xor_ln124_159_fu_666   |    0    |    8    |
|          |    xor_ln124_160_fu_672   |    0    |    8    |
|          |    xor_ln124_161_fu_678   |    0    |    8    |
|          |    xor_ln124_162_fu_684   |    0    |    8    |
|          |    xor_ln124_163_fu_689   |    0    |    8    |
|          |    xor_ln124_164_fu_694   |    0    |    8    |
|          |    xor_ln124_165_fu_699   |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |   select_ln131_66_fu_281  |    0    |    8    |
|          |   select_ln131_67_fu_323  |    0    |    8    |
|          |   select_ln131_68_fu_365  |    0    |    8    |
|  select  |   select_ln131_69_fu_407  |    0    |    8    |
|          |    select_ln131_fu_455    |    0    |    8    |
|          |   select_ln131_70_fu_497  |    0    |    8    |
|          |   select_ln131_71_fu_539  |    0    |    8    |
|          |   select_ln131_72_fu_581  |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |    add_ln124_77_fu_191    |    0    |    15   |
|    add   |    add_ln124_78_fu_202    |    0    |    15   |
|          |      add_ln124_fu_217     |    0    |    15   |
|----------|---------------------------|---------|---------|
|          | rk_offset_read_read_fu_46 |    0    |    0    |
|          |     p_read_read_fu_52     |    0    |    0    |
|          |    p_read_7_read_fu_58    |    0    |    0    |
|          |    p_read_8_read_fu_64    |    0    |    0    |
|   read   |    p_read_9_read_fu_70    |    0    |    0    |
|          |    p_read_10_read_fu_76   |    0    |    0    |
|          |    p_read_11_read_fu_82   |    0    |    0    |
|          |    p_read_12_read_fu_88   |    0    |    0    |
|          |    p_read83_read_fu_94    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    zext_ln124_80_fu_197   |    0    |    0    |
|          |    zext_ln124_81_fu_208   |    0    |    0    |
|          |   rk_offset_cast_fu_213   |    0    |    0    |
|   zext   |     zext_ln124_fu_222     |    0    |    0    |
|          |     zext_ln152_fu_237     |    0    |    0    |
|          |     zext_ln153_fu_242     |    0    |    0    |
|          |     zext_ln150_fu_257     |    0    |    0    |
|          |     zext_ln151_fu_262     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_146_fu_267      |    0    |    0    |
|          |       tmp_147_fu_293      |    0    |    0    |
|          |       tmp_148_fu_309      |    0    |    0    |
|          |       tmp_149_fu_335      |    0    |    0    |
|          |       tmp_150_fu_351      |    0    |    0    |
|          |       tmp_151_fu_377      |    0    |    0    |
|          |       tmp_152_fu_393      |    0    |    0    |
| bitselect|       tmp_153_fu_419      |    0    |    0    |
|          |         tmp_fu_441        |    0    |    0    |
|          |       tmp_145_fu_467      |    0    |    0    |
|          |       tmp_154_fu_483      |    0    |    0    |
|          |       tmp_155_fu_509      |    0    |    0    |
|          |       tmp_156_fu_525      |    0    |    0    |
|          |       tmp_157_fu_551      |    0    |    0    |
|          |       tmp_158_fu_567      |    0    |    0    |
|          |       tmp_159_fu_593      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   trunc_ln134_66_fu_289   |    0    |    0    |
|          |   trunc_ln134_67_fu_331   |    0    |    0    |
|          |   trunc_ln134_68_fu_373   |    0    |    0    |
|   trunc  |   trunc_ln134_69_fu_415   |    0    |    0    |
|          |     trunc_ln134_fu_463    |    0    |    0    |
|          |   trunc_ln134_70_fu_505   |    0    |    0    |
|          |   trunc_ln134_71_fu_547   |    0    |    0    |
|          |   trunc_ln134_72_fu_589   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     x_assign_29_fu_301    |    0    |    0    |
|          |     or_ln134_s_fu_343     |    0    |    0    |
|          |     x_assign_30_fu_385    |    0    |    0    |
|bitconcatenate|     or_ln134_7_fu_427     |    0    |    0    |
|          |     x_assign_s_fu_475     |    0    |    0    |
|          |     x_assign_31_fu_517    |    0    |    0    |
|          |     or_ln134_8_fu_559     |    0    |    0    |
|          |        or_ln_fu_601       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         mrv_fu_705        |    0    |    0    |
|          |        mrv_1_fu_710       |    0    |    0    |
|          |        mrv_2_fu_715       |    0    |    0    |
|insertvalue|        mrv_3_fu_720       |    0    |    0    |
|          |        mrv_4_fu_725       |    0    |    0    |
|          |        mrv_5_fu_731       |    0    |    0    |
|          |        mrv_6_fu_737       |    0    |    0    |
|          |        mrv_7_fu_743       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   357   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|clefia_s0_addr_2_reg_819|    8   |
| clefia_s0_addr_reg_829 |    8   |
|clefia_s1_addr_2_reg_824|    8   |
| clefia_s1_addr_reg_834 |    8   |
|    p_read83_reg_803    |    8   |
|    p_read_10_reg_785   |    8   |
|    p_read_11_reg_791   |    8   |
|    p_read_12_reg_797   |    8   |
|    p_read_7_reg_770    |    8   |
|    p_read_8_reg_775    |    8   |
|    p_read_9_reg_780    |    8   |
|     p_read_reg_765     |    8   |
|         reg_183        |    8   |
|         reg_187        |    8   |
|   rk_addr_47_reg_814   |    8   |
|   rk_addr_48_reg_755   |    8   |
|   rk_addr_49_reg_760   |    8   |
|     rk_addr_reg_809    |    8   |
| rk_offset_read_reg_749 |    8   |
|   x_assign_29_reg_849  |    8   |
|   x_assign_30_reg_855  |    8   |
|  xor_ln124_149_reg_861 |    8   |
|      z_23_reg_839      |    8   |
|      z_24_reg_844      |    8   |
+------------------------+--------+
|          Total         |   192  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_114 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_148 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_161 |  p0  |   4  |   8  |   32   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  7.3064 ||    80   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   357  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   80   |
|  Register |    -   |   192  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   192  |   437  |
+-----------+--------+--------+--------+
