Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Aug 15 03:37:22 2024
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file open_list_queue_control_sets_placed.rpt
| Design       : open_list_queue
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             141 |           49 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             160 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal      |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------+-----------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                         | FSM_sequential_curr_state_i_1_n_0 |                7 |             13 |         1.86 |
|  CLK_IBUF_BUFG |                         | inQueue[0][31]_i_1_n_0            |               14 |             32 |         2.29 |
|  CLK_IBUF_BUFG |                         | inQueue[1][31]_i_1_n_0            |               10 |             32 |         3.20 |
|  CLK_IBUF_BUFG |                         | inQueue[2][31]_i_1_n_0            |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG |                         | inQueue[3][31]_i_1_n_0            |                6 |             32 |         5.33 |
|  CLK_IBUF_BUFG | outQueue[2][31]_i_2_n_0 | outQueue[2][31]_i_1_n_0           |               11 |             32 |         2.91 |
|  CLK_IBUF_BUFG | nextOutQueue            | outQueue[3][31]_i_1_n_0           |                6 |             32 |         5.33 |
|  CLK_IBUF_BUFG | outQueue[1][31]_i_2_n_0 | outQueue[1][31]_i_1_n_0           |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG | outQueue[0][31]_i_1_n_0 | FSM_sequential_curr_state_i_1_n_0 |               38 |             64 |         1.68 |
+----------------+-------------------------+-----------------------------------+------------------+----------------+--------------+


