{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715231802208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715231802208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 10:46:42 2024 " "Processing started: Thu May 09 10:46:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715231802208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231802208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ForwardingUnit -c ForwardingUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ForwardingUnit -c ForwardingUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231802208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715231802786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715231802786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-forward " "Found design unit 1: ForwardingUnit-forward" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715231810602 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715231810602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ForwardingUnit " "Elaborating entity \"ForwardingUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715231810632 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ma_outcond ForwardingUnit.vhd(48) " "VHDL Process Statement warning at ForwardingUnit.vhd(48): signal \"ma_outcond\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ma_outc ForwardingUnit.vhd(48) " "VHDL Process Statement warning at ForwardingUnit.vhd(48): signal \"ma_outc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ma_outcond ForwardingUnit.vhd(51) " "VHDL Process Statement warning at ForwardingUnit.vhd(51): signal \"ma_outcond\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ma_outz ForwardingUnit.vhd(51) " "VHDL Process Statement warning at ForwardingUnit.vhd(51): signal \"ma_outz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ma_outcond ForwardingUnit.vhd(54) " "VHDL Process Statement warning at ForwardingUnit.vhd(54): signal \"ma_outcond\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_data ForwardingUnit.vhd(28) " "VHDL Process Statement warning at ForwardingUnit.vhd(28): inferring latch(es) for signal or variable \"reg_data\", which holds its previous value in one or more paths through the process" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[0\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[0\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[1\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[1\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[2\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[2\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[3\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[3\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[4\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[4\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[5\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[5\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[6\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[6\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[7\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[7\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810642 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[8\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[8\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810652 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[9\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[9\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810652 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[10\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[10\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810652 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[11\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[11\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810652 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[12\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[12\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810652 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[13\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[13\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810652 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[14\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[14\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810652 "|ForwardingUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[15\] ForwardingUnit.vhd(28) " "Inferred latch for \"reg_data\[15\]\" at ForwardingUnit.vhd(28)" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231810652 "|ForwardingUnit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[0\] " "Latch reg_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_write " "Ports D and ENA on the latch are fed by the same signal ex_write" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[1\] " "Latch reg_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_write " "Ports D and ENA on the latch are fed by the same signal ex_write" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[2\] " "Latch reg_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_write " "Ports D and ENA on the latch are fed by the same signal ex_write" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[3\] " "Latch reg_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_write " "Ports D and ENA on the latch are fed by the same signal ex_write" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[4\] " "Latch reg_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_outcond\[0\] " "Ports D and ENA on the latch are fed by the same signal ex_outcond\[0\]" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[5\] " "Latch reg_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_write " "Ports D and ENA on the latch are fed by the same signal ex_write" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[6\] " "Latch reg_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_outcond\[0\] " "Ports D and ENA on the latch are fed by the same signal ex_outcond\[0\]" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[7\] " "Latch reg_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_write " "Ports D and ENA on the latch are fed by the same signal ex_write" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[8\] " "Latch reg_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_outcond\[0\] " "Ports D and ENA on the latch are fed by the same signal ex_outcond\[0\]" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[9\] " "Latch reg_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_write " "Ports D and ENA on the latch are fed by the same signal ex_write" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[10\] " "Latch reg_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_outcond\[0\] " "Ports D and ENA on the latch are fed by the same signal ex_outcond\[0\]" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[11\] " "Latch reg_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_write " "Ports D and ENA on the latch are fed by the same signal ex_write" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[12\] " "Latch reg_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_outcond\[0\] " "Ports D and ENA on the latch are fed by the same signal ex_outcond\[0\]" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[13\] " "Latch reg_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_write " "Ports D and ENA on the latch are fed by the same signal ex_write" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[14\] " "Latch reg_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_outcond\[0\] " "Ports D and ENA on the latch are fed by the same signal ex_outcond\[0\]" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_data\[15\] " "Latch reg_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_write " "Ports D and ENA on the latch are fed by the same signal ex_write" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715231811203 ""}  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/DELL/Personal/SEM4/Theory/EE309/Forwarding Unit/ForwardingUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715231811203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715231811315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715231811933 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715231811933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "95 " "Implemented 95 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715231812184 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715231812184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715231812184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715231812184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715231812194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 10:46:52 2024 " "Processing ended: Thu May 09 10:46:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715231812194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715231812194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715231812194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715231812194 ""}
