+define+FUNCTIONAL
+define+USE_POWER_PINS
+define+UNIT_DELAY=#1
/ef/tech/SW/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v 
/ef/tech/SW/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v

+define+NO_HC_CACHE=1

# GL Netlists
../../verilog/gl/DMC_32x16.v
../../verilog/gl/el2_swerv_wrapper.v
../../verilog/gl/apb_sys_0.v
../../verilog/gl/DFFRAM_4K.v

# RTL
../../verilog/rtl/AHB_sys_0/AHBlite_sys_0.v 
../../verilog/rtl/AHB_sys_0/AHBlite_bus0.v
../../verilog/rtl/AHB_sys_0/AHBlite_GPIO.v
../../verilog/rtl/AHB_sys_0/AHBlite_db_reg.v

../../verilog/rtl/IPs/GPIO.v
../../verilog/rtl/IPs/QSPI_XIP_CTRL.v
../../verilog/rtl/IPs/AHBSRAM.v
../../verilog/rtl/IPs/RAM_1024x64.v

../../verilog/rtl/soc_core.v
../../verilog/rtl/el2_n5_soc_wrapper.v

../sst26wf080b.v
../23LC512.v 
../24LC16B.v 

EL2_SoC_TB.v

# -------------- #