{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "02", "@year": "2019", "@timestamp": "2019-11-02T08:27:01.000001-04:00", "@month": "11"}, "ait:date-sort": {"@day": "20", "@year": "2016", "@month": "06"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-acronym": "H2020", "xocs:funding-agency": "Horizon 2020 Framework Programme", "xocs:funding-id": "692152", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/100010661", "xocs:funding-agency-country": "http://sws.geonames.org/6695072/"}, "xocs:funding-addon-generated-timestamp": "2021-02-03T17:30:45.923599Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "1", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Rjabov", "@auid": "56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "2", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}, {"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "4", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "Interactions of Zynq-7000 devices with general purpose computers through PCI-express: A case study", "abstracts": "\u00a9 2016 IEEE.The paper analyses interactions of all programmable systems-on-chip (Xilinx Zynq-7000 devices) with host computers through fast PCI-express bus. A case study of such interactions is presented for Xilinx ZC706 evaluation board that enables PCIe \u00d74 Gen2 communications. The developed driver for Linux applications in PC provides read/write functions for general-purpose programs that enable data transfers through PCI express bus in both directions. The necessary modules were designed at three different levels: 1) host PC software running under Linux; 2)Zynq-7000 software developed in Xilinx SDK from C language; 3)hardware synthesized from VHDL specifications in Xilinx Vivado suite and linked with the available intellectual property cores. All the described components were implemented and tested and the results of experiments are reported. The speed of data transfers is close to the maximum theoretically attainable speed but it takes into account all necessary protocol overheads. Potential limitations and problems are also discussed and practical applications are shown.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "PCI-express", "@xml:lang": "eng"}, {"$": "processing system", "@xml:lang": "eng"}, {"$": "programmable logic", "@xml:lang": "eng"}, {"$": "prototyping", "@xml:lang": "eng"}, {"$": "system-on-chip", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "Proceedings of the 18th Mediterranean Electrotechnical Conference: Intelligent and Efficient Technologies and Services for the Citizen, MELECON 2016", "@xml:lang": "eng"}, "@type": "p", "isbn": {"$": "9781509000579", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confevent": {"confname": "18th Mediterranean Electrotechnical Conference, MELECON 2016", "confsponsors": {"confsponsor": [{"$": "et al."}, {"$": "Frederick University"}, {"$": "IEEE Cyprus Section"}, {"$": "IEEE Region 8"}, {"$": "Technical University of Cyprus"}, {"$": "University of Cyprus"}], "@complete": "n"}, "confnumber": "18", "conforganization": "IEEE Cyprus Section and IEEE Region 8", "confcatnumber": "CFP16MEL-USB", "confseriestitle": "Mediterranean Electrotechnical Conference", "conflocation": {"@country": "cyp", "city": "Limassol"}, "confcode": "122340", "confdate": {"enddate": {"@day": "20", "@year": "2016", "@month": "04"}, "startdate": {"@day": "18", "@year": "2016", "@month": "04"}}, "conftheme": "Intelligent and Efficient Technologies and Services for the Citizen"}}}, "sourcetitle": "Proceedings of the 18th Mediterranean Electrotechnical Conference: Intelligent and Efficient Technologies and Services for the Citizen, MELECON 2016", "contributor-group": [{"contributor": {"ce:given-name": "Constandinos", "@seq": "1", "ce:initials": "C.", "ce:surname": "Mavromoustakis", "@role": "edit", "ce:indexed-name": "Mavromoustakis C."}}, {"contributor": {"ce:given-name": "Soulla", "@seq": "1", "ce:initials": "S.", "ce:surname": "Louca", "@role": "edit", "ce:indexed-name": "Louca S."}}, {"contributor": {"ce:given-name": "Constantinos S.", "@seq": "1", "ce:initials": "C.S.", "ce:surname": "Pattichis", "@role": "edit", "ce:indexed-name": "Pattichis C.S."}}, {"contributor": {"ce:given-name": "Julius", "@seq": "1", "ce:initials": "J.", "ce:surname": "Georgiou", "@role": "edit", "ce:indexed-name": "Georgiou J."}}, {"contributor": {"ce:given-name": "Despina", "@seq": "1", "ce:initials": "D.", "ce:surname": "Michael", "@role": "edit", "ce:indexed-name": "Michael D."}}, {"contributor": {"ce:given-name": "A.", "@seq": "1", "ce:initials": "A.", "ce:surname": "Paschalidou", "@role": "edit", "ce:indexed-name": "Paschalidou A."}}, {"contributor": {"ce:given-name": "Efthyvoulos", "@seq": "1", "ce:initials": "E.", "ce:surname": "Kyriacou", "@role": "edit", "ce:indexed-name": "Kyriacou E."}}, {"contributor": {"ce:given-name": "Vasos", "@seq": "1", "ce:initials": "V.", "ce:surname": "Vassiliou", "@role": "edit", "ce:indexed-name": "Vassiliou V."}}, {"contributor": {"ce:given-name": "Christos", "@seq": "1", "ce:initials": "C.", "ce:surname": "Panayiotou", "@role": "edit", "ce:indexed-name": "Panayiotou C."}}, {"contributor": {"ce:given-name": "Elias", "@seq": "1", "ce:initials": "E.", "ce:surname": "Kyriakides", "@role": "edit", "ce:indexed-name": "Kyriakides E."}}, {"contributor": {"ce:given-name": "Georgios", "@seq": "1", "ce:initials": "G.", "ce:surname": "Ellinas", "@role": "edit", "ce:indexed-name": "Ellinas G."}}, {"contributor": {"ce:given-name": "George", "@seq": "1", "ce:initials": "G.", "ce:surname": "Hadjichristofi", "@role": "edit", "ce:indexed-name": "Hadjichristofi G."}}, {"contributor": {"ce:given-name": "C.", "@seq": "1", "ce:initials": "C.", "ce:surname": "Loizou", "@role": "edit", "ce:indexed-name": "Loizou C."}}], "publicationdate": {"month": "06", "year": "2016", "date-text": {"@xfab-added": "true", "$": "20 June 2016"}, "day": "20"}, "sourcetitle-abbrev": "Proc. Mediterr. Electrotech. Conf.: Intell. Effic. Technol. Serv. Citiz., MELECON", "@country": "usa", "issuetitle": "Proceedings of the 18th Mediterranean Electrotechnical Conference: Intelligent and Efficient Technologies and Services for the Citizen, MELECON 2016", "publicationyear": {"@first": "2016"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "7495400", "@srcid": "21100469368"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "2102"}, {"$": "2208"}, {"$": "2105"}, {"$": "2203"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "722.2", "classification-description": "Computer Peripheral Equipment"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENER"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2016 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "09", "@year": "2016", "@timestamp": "BST 14:46:58", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "611381273", "@idtype": "PUI"}, {"$": "652950747", "@idtype": "CAR-ID"}, {"$": "20163102650683", "@idtype": "CPX"}, {"$": "84979221621", "@idtype": "SCP"}, {"$": "84979221621", "@idtype": "SGR"}], "ce:doi": "10.1109/MELCON.2016.7495400"}}, "tail": {"bibliography": {"@refcount": "15", "reference": [{"ref-fulltext": "R. Budruk. D, Anderson, T. Shanley, PCI-express System Architecture. Addison-Wesley, 2008, 1038 p.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "3042525569", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1038"}}, "ref-text": "Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Budruk", "ce:indexed-name": "Budruk R."}, {"@seq": "2", "@_fa": "true", "ce:surname": "Anderson", "ce:indexed-name": "Anderson"}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Shanley", "ce:indexed-name": "Shanley T."}]}, "ref-sourcetitle": "PCI-express System Architecture"}}, {"ref-fulltext": "N. Edwards, \"Theoretical vs. Actual Bandwidth: PCI express and Trunderbolt,\" 2013, Available at: http://www.tested.com/tech/457440-theoretical-vs-actual-bandwidth-pci-express-and-thunderbolt/", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http//www.tested.com/tech/457440-theoretical-vs-actual-bandwidth-pci-express-and-thunderbolt/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84957080313", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards N."}]}, "ref-sourcetitle": "Theoretical Vs. Actual Bandwidth: PCI Express and Trunderbolt"}}, {"ref-fulltext": "J. Lawley, \"Understanding Performance of PCI Express Systems,\" Xilinx, WP350 (v1.2) October 2014.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84939835028", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2"}}, "ref-text": "Xilinx, WP350 ,October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lawley", "ce:indexed-name": "Lawley J."}]}, "ref-sourcetitle": "Understanding Performance of PCI Express Systems"}}, {"ref-fulltext": "ZC706 Evaluation Board for the Zynq-7000 XC7Z045 All Programmable SoC User Guide UG954 (v1.3), July 2013. Available at: http://www.xilinx.com/support/documentation/boards-and-kits/zc706 /ug954-zc706-eval-board-xc7z045-ap-soc.pdf.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http//www.xilinx.com/support/documentation/boards_and_kits/zc706/ug954-zc706-eval-board-xc7z045-ap-soc.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84979287143", "@idtype": "SGR"}}, "ref-text": "ZC706 Evaluation Board for the Zynq-7000 XC7Z045 All Programmable SoC User Guide UG954 (v1.3), July"}}, {"ref-fulltext": "Xilinx, Inc., Zynq-7000 All Programmable SoC Technical Reference Manual, 2014, http://www.xilinx.com/ support/documentation/user- guides/ug585-Zynq-7000-TRM.pdf.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http//www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc", "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "J. Silva, V. Sklyarov, I. Skliarova, \"Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip,\" IEEE Embedded Systems Letters, vol. 7, no. 1, 2015, pp. 31-34.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of on-chip communications in zynq-7000 all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "M. Sadri, C. Weis, N. When, L. Benini, \"Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ,\" Proceedings of the 10th FPGAWorld Conference, Copenhagen/Stockholm, September 2013.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Energy and performance exploration of accelerator coherency port using xilinx zynq"}, "refd-itemidlist": {"itemid": {"$": "84885922370", "@idtype": "SGR"}}, "ref-text": "Copenhagen/Stockholm, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sadri", "ce:indexed-name": "Sadri M."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Weis", "ce:indexed-name": "Weis C."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "When", "ce:indexed-name": "When N."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}]}, "ref-sourcetitle": "Proceedings of the 10th FPGAWorld Conference"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA,\" Microprocessors and Microsystems, Vol. 38, Issue 5, July 2014, pp. 470-484.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-text": "July", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "D.Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, \"Hardware Implementation of Recursive Algorithms,\" Proceedings of the 53rd IEEE International Midwest Symposium on Circuits and Systems, Seattle, USA, August 2010, pp. 225-228.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Hardware implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "77956588948", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "225", "@last": "228"}}, "ref-text": "Seattle, USA, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proceedings of the 53rd IEEE International Midwest Symposium on Circuits and Systems"}}, {"ref-fulltext": "http://www.xilinx.com/support/documentation/ip-documentation/axi-cd ma/v4-1/pg034-axi-cdma.pdf .", "@id": "10", "ref-info": {"ref-website": {"ce:e-address": {"$": "http//www.xilinx.com/support/documentation/ip_documentation/axi_cdma/v4_1/pg034-axi-cdma.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84979224222", "@idtype": "SGR"}}}}, {"ref-fulltext": "http://www.xilinx.com/support/documentation/ip-documentation/axi-pc ie/v2-5/pg055-axi-bridgepcie.pdf.", "@id": "11", "ref-info": {"ref-website": {"ce:e-address": {"$": "http//www.xilinx.com/support/documentation/ip_documentation/axi_pcie/v2_5/pg055-axi-bridgepcie.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84979241943", "@idtype": "SGR"}}}}, {"ref-fulltext": "http://www.xilinx.com/support/documentation/application-notes/xapp11 71-pcie-central-dmasubsystem.pdf .", "@id": "12", "ref-info": {"ref-website": {"ce:e-address": {"$": "http//www.xilinx.com/support/documentation/application_notes/xapp1171-pcie-central-dmasubsystem.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84979238594", "@idtype": "SGR"}}}}, {"ref-fulltext": "Linux Device Drivers: http://lwn.net/Kernel/LDD3/.", "@id": "13", "ref-info": {"ref-website": {"ce:e-address": {"$": "http//lwn.net/Kernel/LDD3/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84979238601", "@idtype": "SGR"}}, "ref-text": "Linux Device Drivers"}}, {"ref-fulltext": "G. Beliakov., M. Johnstone., S. Nahavandi., \"Computing of high breakdown regression estimators without sorting on graphics processing units,\" Computing 94, 2012, 433-447.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computing of high breakdown regression estimators without sorting on graphics processing units"}, "refd-itemidlist": {"itemid": {"$": "84861696059", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "94"}, "pagerange": {"@first": "433", "@last": "447"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Beliakov", "ce:indexed-name": "Beliakov G."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Johnstone", "ce:indexed-name": "Johnstone M."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Nahavandi", "ce:indexed-name": "Nahavandi S."}]}, "ref-sourcetitle": "Computing"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A.Rjabov, A. Sudnitson. \"Fast matrix covering in all programmable systems-on-chip,\" Electronics and Electrical Engineering, , vol. 20, no. 5, 2014, pp. 150-153.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Fast matrix covering in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84901019834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "20", "@issue": "5"}, "pagerange": {"@first": "150", "@last": "153"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Electronics and Electrical Engineering"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84979221621", "dc:description": "\u00a9 2016 IEEE.The paper analyses interactions of all programmable systems-on-chip (Xilinx Zynq-7000 devices) with host computers through fast PCI-express bus. A case study of such interactions is presented for Xilinx ZC706 evaluation board that enables PCIe \u00d74 Gen2 communications. The developed driver for Linux applications in PC provides read/write functions for general-purpose programs that enable data transfers through PCI express bus in both directions. The necessary modules were designed at three different levels: 1) host PC software running under Linux; 2)Zynq-7000 software developed in Xilinx SDK from C language; 3)hardware synthesized from VHDL specifications in Xilinx Vivado suite and linked with the available intellectual property cores. All the described components were implemented and tested and the results of experiments are reported. The speed of data transfers is close to the maximum theoretically attainable speed but it takes into account all necessary protocol overheads. Potential limitations and problems are also discussed and practical applications are shown.", "prism:coverDate": "2016-06-20", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84979221621", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "1", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84979221621"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84979221621&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84979221621&origin=inward"}], "prism:isbn": "9781509000579", "prism:publicationName": "Proceedings of the 18th Mediterranean Electrotechnical Conference: Intelligent and Efficient Technologies and Services for the Citizen, MELECON 2016", "source-id": "21100469368", "citedby-count": "4", "subtype": "cp", "dc:title": "Interactions of Zynq-7000 devices with general purpose computers through PCI-express: A case study", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/MELCON.2016.7495400", "article-number": "7495400", "dc:identifier": "SCOPUS_ID:84979221621", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Evaluation board", "@weight": "b", "@candidate": "n"}, {"$": "Intellectual property cores", "@weight": "b", "@candidate": "n"}, {"$": "PCI Express", "@weight": "b", "@candidate": "n"}, {"$": "PCI Express bus", "@weight": "b", "@candidate": "n"}, {"$": "Processing systems", "@weight": "b", "@candidate": "n"}, {"$": "Programmable logic", "@weight": "b", "@candidate": "n"}, {"$": "Programmable systems", "@weight": "b", "@candidate": "n"}, {"$": "Protocol overhead", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "PCI-express"}, {"@_fa": "true", "$": "processing system"}, {"@_fa": "true", "$": "programmable logic"}, {"@_fa": "true", "$": "prototyping"}, {"@_fa": "true", "$": "system-on-chip"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Energy Engineering and Power Technology", "@code": "2102", "@abbrev": "ENER"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Renewable Energy, Sustainability and the Environment", "@code": "2105", "@abbrev": "ENER"}, {"@_fa": "true", "$": "Automotive Engineering", "@code": "2203", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "1", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "2", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "4", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}