{"vcs1":{"timestamp_begin":1682304159.667597498, "rt":0.74, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1682304160.447758246, "rt":1.78, "ut":0.23, "st":0.24}}
{"link":{"timestamp_begin":1682304162.251829145, "rt":1.74, "ut":0.06, "st":1.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682304159.365908353}
{"VCS_COMP_START_TIME": 1682304159.365908353}
{"VCS_COMP_END_TIME": 1682304164.833391820}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338364}}
{"stitch_vcselab": {"peak_mem": 238988}}
