Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 19 15:42:17 2025
| Host         : LAPTOP-2TEH7FQA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys4ddr_timing_summary_routed.rpt -pb top_nexys4ddr_timing_summary_routed.pb -rpx top_nexys4ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys4ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                          Violations  
--------  --------  -----------------------------------  ----------  
SYNTH-15  Warning   Byte wide write enable not inferred  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.228        0.000                      0                 7253        0.038        0.000                      0                 7253        3.000        0.000                       0                  2432  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        9.228        0.000                      0                 5989        0.038        0.000                      0                 5989        8.750        0.000                       0                  2296  
  clk_out2_clk_wiz_0       27.501        0.000                      0                  271        0.134        0.000                      0                  271       19.500        0.000                       0                   132  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       16.872        0.000                      0                    2        0.336        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       12.970        0.000                      0                  992        0.410        0.000                      0                  992  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.902ns  (logic 4.931ns (49.799%)  route 4.971ns (50.201%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.863    -2.184    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.270 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[1]
                         net (fo=9, routed)           1.902     2.171    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[1]
    SLICE_X25Y4          LUT3 (Prop_lut3_I2_O)        0.152     2.323 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_104/O
                         net (fo=2, routed)           0.720     3.043    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_104_n_0
    SLICE_X21Y3          LUT5 (Prop_lut5_I3_O)        0.332     3.375 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8/O
                         net (fo=1, routed)           0.000     3.375    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.925 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.925    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.039 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.039    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.153 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.153    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.267    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.381 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.495 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.495    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.609 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.609    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.723 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.723    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_2_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.945 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_106/O[0]
                         net (fo=1, routed)           0.882     5.828    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/neorv32_cpu_alu_inst/res_o0
    SLICE_X25Y4          LUT6 (Prop_lut6_I3_O)        0.299     6.127 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_73/O
                         net (fo=1, routed)           0.448     6.575    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_73_n_0
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.699 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_37/O
                         net (fo=1, routed)           1.019     7.718    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[0]
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.733    18.195    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.790    
                         clock uncertainty           -0.108    17.682    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    16.945    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.945    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.727ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 4.817ns (51.233%)  route 4.585ns (48.767%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.863    -2.184    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.270 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[1]
                         net (fo=9, routed)           1.902     2.171    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[1]
    SLICE_X25Y4          LUT3 (Prop_lut3_I2_O)        0.152     2.323 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_104/O
                         net (fo=2, routed)           0.720     3.043    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_104_n_0
    SLICE_X21Y3          LUT5 (Prop_lut5_I3_O)        0.332     3.375 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8/O
                         net (fo=1, routed)           0.000     3.375    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.925 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.925    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.039 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.039    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.153 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.153    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.267    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.381 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.495 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.495    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.824 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.467     5.291    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_add[27]
    SLICE_X22Y11         LUT6 (Prop_lut6_I0_O)        0.306     5.597 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_45/O
                         net (fo=1, routed)           0.667     6.264    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_45_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.388 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_10/O
                         net (fo=1, routed)           0.830     7.218    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[27]
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.733    18.195    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.790    
                         clock uncertainty           -0.108    17.682    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.737    16.945    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.945    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  9.727    

Slack (MET) :             9.760ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 4.947ns (52.798%)  route 4.423ns (47.202%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.863    -2.184    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.270 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[1]
                         net (fo=9, routed)           1.902     2.171    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[1]
    SLICE_X25Y4          LUT3 (Prop_lut3_I2_O)        0.152     2.323 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_104/O
                         net (fo=2, routed)           0.720     3.043    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_104_n_0
    SLICE_X21Y3          LUT5 (Prop_lut5_I3_O)        0.332     3.375 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8/O
                         net (fo=1, routed)           0.000     3.375    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.925 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.925    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.039 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.039    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.153 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.153    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.267    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.381 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.495 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.495    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.609 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.609    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.957 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_2/O[1]
                         net (fo=3, routed)           0.452     5.409    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_add[29]
    SLICE_X22Y11         LUT6 (Prop_lut6_I0_O)        0.303     5.712 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_43/O
                         net (fo=1, routed)           0.491     6.203    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_43_n_0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.327 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_8/O
                         net (fo=1, routed)           0.858     7.185    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[29]
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.733    18.195    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.790    
                         clock uncertainty           -0.108    17.682    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.737    16.945    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.945    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  9.760    

Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/r_pnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmpl_bram/ram_reg_1_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 1.188ns (12.529%)  route 8.294ns (87.471%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 18.228 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.813    -2.234    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/clk_out1
    SLICE_X32Y10         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/r_pnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/r_pnt_reg[1]/Q
                         net (fo=4, routed)           0.673    -1.105    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/p_1_in
    SLICE_X32Y10         LUT4 (Prop_lut4_I2_O)        0.152    -0.953 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ram_reg_0_0_i_8/O
                         net (fo=3, routed)           0.375    -0.578    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ram_reg_3_1
    SLICE_X32Y10         LUT6 (Prop_lut6_I4_O)        0.332    -0.246 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ram_reg_0_0_i_5/O
                         net (fo=17, routed)          0.465     0.218    u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/state_nxt0
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.342 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/addrB_q[8]_i_2/O
                         net (fo=62, routed)          1.029     1.371    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/sel
    SLICE_X20Y6          LUT3 (Prop_lut3_I2_O)        0.124     1.495 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/addrB_q[6]_i_1/O
                         net (fo=20, routed)          5.753     7.249    tmpl_bram/ADDRARDADDR[6]
    RAMB36_X2Y7          RAMB36E1                                     r  tmpl_bram/ram_reg_1_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.766    18.228    tmpl_bram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  tmpl_bram/ram_reg_1_1/CLKARDCLK
                         clock pessimism             -0.493    17.735    
                         clock uncertainty           -0.108    17.627    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    17.061    tmpl_bram/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.852ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 4.931ns (53.153%)  route 4.346ns (46.847%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.863    -2.184    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.270 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[1]
                         net (fo=9, routed)           1.902     2.171    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[1]
    SLICE_X25Y4          LUT3 (Prop_lut3_I2_O)        0.152     2.323 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_104/O
                         net (fo=2, routed)           0.720     3.043    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_104_n_0
    SLICE_X21Y3          LUT5 (Prop_lut5_I3_O)        0.332     3.375 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8/O
                         net (fo=1, routed)           0.000     3.375    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.925 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.925    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.039 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.039    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.153 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.153    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.267    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.381 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.495 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.495    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.609 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.609    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.938 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_2/O[3]
                         net (fo=3, routed)           0.461     5.400    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_add[31]
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.306     5.706 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_40/O
                         net (fo=1, routed)           0.433     6.139    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_40_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.263 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_6/O
                         net (fo=1, routed)           0.830     7.093    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[31]
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.733    18.195    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.790    
                         clock uncertainty           -0.108    17.682    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.737    16.945    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.945    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  9.852    

Slack (MET) :             9.928ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 4.854ns (52.751%)  route 4.348ns (47.249%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.863    -2.184    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.270 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[1]
                         net (fo=9, routed)           1.902     2.171    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[1]
    SLICE_X25Y4          LUT3 (Prop_lut3_I2_O)        0.152     2.323 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_104/O
                         net (fo=2, routed)           0.720     3.043    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_104_n_0
    SLICE_X21Y3          LUT5 (Prop_lut5_I3_O)        0.332     3.375 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8/O
                         net (fo=1, routed)           0.000     3.375    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.925 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.925    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.039 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.039    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.153 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.153    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.267    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.381 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.495 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.495    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.609 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.609    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.865 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_2/O[2]
                         net (fo=3, routed)           0.584     5.450    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_add[30]
    SLICE_X24Y11         LUT6 (Prop_lut6_I0_O)        0.302     5.752 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_42/O
                         net (fo=1, routed)           0.158     5.910    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_42_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.034 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_7/O
                         net (fo=1, routed)           0.984     7.018    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[30]
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.733    18.195    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.790    
                         clock uncertainty           -0.108    17.682    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.737    16.945    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.945    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                  9.928    

Slack (MET) :             9.961ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_bus/mbx_valid_bmp1_r_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 1.580ns (16.828%)  route 7.809ns (83.172%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.878ns = ( 18.122 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.811    -2.236    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk_out1
    SLICE_X39Y7          FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.419    -1.817 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/Q
                         net (fo=8, routed)           1.023    -0.794    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg_0
    SLICE_X32Y9          LUT3 (Prop_lut3_I1_O)        0.299    -0.495 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/ram_reg_0_0_i_6/O
                         net (fo=16, routed)          0.863     0.368    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/state_nxt1
    SLICE_X31Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.492 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17/O
                         net (fo=9, routed)           0.942     1.434    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17_n_0
    SLICE_X25Y11         LUT6 (Prop_lut6_I2_O)        0.124     1.558 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_6/O
                         net (fo=2, routed)           0.578     2.136    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_6_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     2.260 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_2/O
                         net (fo=3, routed)           0.978     3.238    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/request_reg_enabled.device_req_o_reg[stb]_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.362 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/pending_i_2/O
                         net (fo=5, routed)           0.840     4.202    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/xbus_stb_o
    SLICE_X44Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.326 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/mbx_status_r[31]_i_3/O
                         net (fo=3, routed)           0.724     5.051    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[ben][2]_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.175 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/mbx_result_score_r[31]_i_2/O
                         net (fo=4, routed)           0.881     6.056    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_irq_enable_r_reg[31]
    SLICE_X44Y12         LUT5 (Prop_lut5_I3_O)        0.118     6.174 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_valid_bmp1_r[31]_i_1/O
                         net (fo=32, routed)          0.980     7.154    u_cpu/u_bus/mbx_valid_bmp1_r_reg[31]_0[0]
    SLICE_X55Y17         FDCE                                         r  u_cpu/u_bus/mbx_valid_bmp1_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.661    18.122    u_cpu/u_bus/clk_out1
    SLICE_X55Y17         FDCE                                         r  u_cpu/u_bus/mbx_valid_bmp1_r_reg[23]/C
                         clock pessimism             -0.493    17.629    
                         clock uncertainty           -0.108    17.522    
    SLICE_X55Y17         FDCE (Setup_fdce_C_CE)      -0.407    17.115    u_cpu/u_bus/mbx_valid_bmp1_r_reg[23]
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  9.961    

Slack (MET) :             9.987ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_bus/mbx_valid_bmp1_r_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 1.580ns (16.806%)  route 7.821ns (83.194%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.876ns = ( 18.124 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.811    -2.236    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk_out1
    SLICE_X39Y7          FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.419    -1.817 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/Q
                         net (fo=8, routed)           1.023    -0.794    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg_0
    SLICE_X32Y9          LUT3 (Prop_lut3_I1_O)        0.299    -0.495 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/ram_reg_0_0_i_6/O
                         net (fo=16, routed)          0.863     0.368    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/state_nxt1
    SLICE_X31Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.492 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17/O
                         net (fo=9, routed)           0.942     1.434    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17_n_0
    SLICE_X25Y11         LUT6 (Prop_lut6_I2_O)        0.124     1.558 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_6/O
                         net (fo=2, routed)           0.578     2.136    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_6_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     2.260 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_2/O
                         net (fo=3, routed)           0.978     3.238    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/request_reg_enabled.device_req_o_reg[stb]_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.362 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/pending_i_2/O
                         net (fo=5, routed)           0.840     4.202    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/xbus_stb_o
    SLICE_X44Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.326 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/mbx_status_r[31]_i_3/O
                         net (fo=3, routed)           0.724     5.051    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[ben][2]_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.175 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/mbx_result_score_r[31]_i_2/O
                         net (fo=4, routed)           0.881     6.056    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_irq_enable_r_reg[31]
    SLICE_X44Y12         LUT5 (Prop_lut5_I3_O)        0.118     6.174 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_valid_bmp1_r[31]_i_1/O
                         net (fo=32, routed)          0.992     7.166    u_cpu/u_bus/mbx_valid_bmp1_r_reg[31]_0[0]
    SLICE_X56Y16         FDCE                                         r  u_cpu/u_bus/mbx_valid_bmp1_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.663    18.124    u_cpu/u_bus/clk_out1
    SLICE_X56Y16         FDCE                                         r  u_cpu/u_bus/mbx_valid_bmp1_r_reg[24]/C
                         clock pessimism             -0.493    17.631    
                         clock uncertainty           -0.108    17.524    
    SLICE_X56Y16         FDCE (Setup_fdce_C_CE)      -0.371    17.153    u_cpu/u_bus/mbx_valid_bmp1_r_reg[24]
  -------------------------------------------------------------------
                         required time                         17.153    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  9.987    

Slack (MET) :             10.021ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_bus/mbx_irq_enable_r_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 1.586ns (16.642%)  route 7.944ns (83.358%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.879ns = ( 18.121 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.811    -2.236    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk_out1
    SLICE_X39Y7          FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.419    -1.817 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/Q
                         net (fo=8, routed)           1.023    -0.794    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg_0
    SLICE_X32Y9          LUT3 (Prop_lut3_I1_O)        0.299    -0.495 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/ram_reg_0_0_i_6/O
                         net (fo=16, routed)          0.863     0.368    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/state_nxt1
    SLICE_X31Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.492 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17/O
                         net (fo=9, routed)           0.942     1.434    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17_n_0
    SLICE_X25Y11         LUT6 (Prop_lut6_I2_O)        0.124     1.558 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_6/O
                         net (fo=2, routed)           0.578     2.136    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_6_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     2.260 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_2/O
                         net (fo=3, routed)           0.978     3.238    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/request_reg_enabled.device_req_o_reg[stb]_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.362 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/pending_i_2/O
                         net (fo=5, routed)           0.840     4.202    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/xbus_stb_o
    SLICE_X44Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.326 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/mbx_status_r[31]_i_3/O
                         net (fo=3, routed)           0.724     5.051    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[ben][2]_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.175 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/mbx_result_score_r[31]_i_2/O
                         net (fo=4, routed)           0.881     6.056    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_irq_enable_r_reg[31]
    SLICE_X44Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.180 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_irq_enable_r[31]_i_1/O
                         net (fo=32, routed)          1.115     7.295    u_cpu/u_bus/mbx_irq_enable_r_reg[31]_0[0]
    SLICE_X57Y18         FDCE                                         r  u_cpu/u_bus/mbx_irq_enable_r_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.660    18.121    u_cpu/u_bus/clk_out1
    SLICE_X57Y18         FDCE                                         r  u_cpu/u_bus/mbx_irq_enable_r_reg[27]/C
                         clock pessimism             -0.493    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X57Y18         FDCE (Setup_fdce_C_CE)      -0.205    17.316    u_cpu/u_bus/mbx_irq_enable_r_reg[27]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                 10.021    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_bus/mbx_irq_enable_r_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.510ns  (logic 1.586ns (16.677%)  route 7.924ns (83.323%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 18.120 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.811    -2.236    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk_out1
    SLICE_X39Y7          FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.419    -1.817 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/Q
                         net (fo=8, routed)           1.023    -0.794    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg_0
    SLICE_X32Y9          LUT3 (Prop_lut3_I1_O)        0.299    -0.495 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/ram_reg_0_0_i_6/O
                         net (fo=16, routed)          0.863     0.368    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/state_nxt1
    SLICE_X31Y10         LUT6 (Prop_lut6_I0_O)        0.124     0.492 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17/O
                         net (fo=9, routed)           0.942     1.434    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17_n_0
    SLICE_X25Y11         LUT6 (Prop_lut6_I2_O)        0.124     1.558 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_6/O
                         net (fo=2, routed)           0.578     2.136    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_6_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     2.260 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_2/O
                         net (fo=3, routed)           0.978     3.238    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/request_reg_enabled.device_req_o_reg[stb]_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.362 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/pending_i_2/O
                         net (fo=5, routed)           0.840     4.202    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/xbus_stb_o
    SLICE_X44Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.326 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/mbx_status_r[31]_i_3/O
                         net (fo=3, routed)           0.724     5.051    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[ben][2]_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.175 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/mbx_result_score_r[31]_i_2/O
                         net (fo=4, routed)           0.881     6.056    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_irq_enable_r_reg[31]
    SLICE_X44Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.180 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_irq_enable_r[31]_i_1/O
                         net (fo=32, routed)          1.095     7.275    u_cpu/u_bus/mbx_irq_enable_r_reg[31]_0[0]
    SLICE_X55Y18         FDCE                                         r  u_cpu/u_bus/mbx_irq_enable_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.659    18.120    u_cpu/u_bus/clk_out1
    SLICE_X55Y18         FDCE                                         r  u_cpu/u_bus/mbx_irq_enable_r_reg[20]/C
                         clock pessimism             -0.493    17.627    
                         clock uncertainty           -0.108    17.520    
    SLICE_X55Y18         FDCE (Setup_fdce_C_CE)      -0.205    17.315    u_cpu/u_bus/mbx_irq_enable_r_reg[20]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                 10.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_bin/tb_inst/sum_a_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_bin/tb_inst/u_sum/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.629    -0.483    u_bin/tb_inst/clk_out1
    SLICE_X9Y23          FDRE                                         r  u_bin/tb_inst/sum_a_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  u_bin/tb_inst/sum_a_din_reg[2]/Q
                         net (fo=1, routed)           0.108    -0.234    u_bin/tb_inst/u_sum/ram_reg_3[2]
    RAMB18_X0Y9          RAMB18E1                                     r  u_bin/tb_inst/u_sum/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.943    -0.209    u_bin/tb_inst/u_sum/clk_out1
    RAMB18_X0Y9          RAMB18E1                                     r  u_bin/tb_inst/u_sum/ram_reg/CLKARDCLK
                         clock pessimism             -0.218    -0.427    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.272    u_bin/tb_inst/u_sum/ram_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_bin/tb_inst/cnt_a_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_bin/tb_inst/u_cnt/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.631    -0.481    u_bin/tb_inst/clk_out1
    SLICE_X9Y21          FDRE                                         r  u_bin/tb_inst/cnt_a_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  u_bin/tb_inst/cnt_a_din_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.232    u_bin/tb_inst/u_cnt/ram_reg_4[4]
    RAMB18_X0Y8          RAMB18E1                                     r  u_bin/tb_inst/u_cnt/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.943    -0.209    u_bin/tb_inst/u_cnt/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  u_bin/tb_inst/u_cnt/ram_reg/CLKARDCLK
                         clock pessimism             -0.218    -0.427    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155    -0.272    u_bin/tb_inst/u_cnt/ram_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 min_bram_cpu/addrB_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            min_bram_cpu/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.973%)  route 0.147ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.624    -0.488    min_bram_cpu/clk
    SLICE_X63Y27         FDRE                                         r  min_bram_cpu/addrB_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  min_bram_cpu/addrB_q_reg[1]/Q
                         net (fo=1, routed)           0.147    -0.200    min_bram_cpu/addrB_q[1]
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_cpu/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.939    -0.213    min_bram_cpu/clk
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_cpu/ram_reg/CLKARDCLK
                         clock pessimism             -0.218    -0.431    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.248    min_bram_cpu/ram_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 min_bram_cpu/addrB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            min_bram_cpu/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.708%)  route 0.148ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.624    -0.488    min_bram_cpu/clk
    SLICE_X63Y27         FDRE                                         r  min_bram_cpu/addrB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  min_bram_cpu/addrB_q_reg[0]/Q
                         net (fo=1, routed)           0.148    -0.198    min_bram_cpu/addrB_q[0]
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_cpu/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.939    -0.213    min_bram_cpu/clk
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_cpu/ram_reg/CLKARDCLK
                         clock pessimism             -0.218    -0.431    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.248    min_bram_cpu/ram_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 min_bram_cpu/addrB_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            min_bram_cpu/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.374%)  route 0.150ns (51.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.624    -0.488    min_bram_cpu/clk
    SLICE_X63Y27         FDRE                                         r  min_bram_cpu/addrB_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  min_bram_cpu/addrB_q_reg[6]/Q
                         net (fo=1, routed)           0.150    -0.196    min_bram_cpu/addrB_q[6]
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_cpu/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.939    -0.213    min_bram_cpu/clk
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_cpu/ram_reg/CLKARDCLK
                         clock pessimism             -0.218    -0.431    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.248    min_bram_cpu/ram_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 min_bram_cpu/addrB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            min_bram_cpu/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.374%)  route 0.150ns (51.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.624    -0.488    min_bram_cpu/clk
    SLICE_X63Y27         FDRE                                         r  min_bram_cpu/addrB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  min_bram_cpu/addrB_q_reg[3]/Q
                         net (fo=1, routed)           0.150    -0.196    min_bram_cpu/addrB_q[3]
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_cpu/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.939    -0.213    min_bram_cpu/clk
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_cpu/ram_reg/CLKARDCLK
                         clock pessimism             -0.218    -0.431    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.248    min_bram_cpu/ram_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_bin/bin_a_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.548%)  route 0.246ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.636    -0.476    u_bin/clk_out1
    SLICE_X10Y33         FDRE                                         r  u_bin/bin_a_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.328 r  u_bin/bin_a_din_reg[7]/Q
                         net (fo=8, routed)           0.246    -0.082    u_bin/bin_bram_inst/DIADI[0]
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.956    -0.196    u_bin/bin_bram_inst/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.197    -0.393    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243    -0.150    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 min_bram_cpu/addrB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            min_bram_cpu/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.451%)  route 0.149ns (47.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.624    -0.488    min_bram_cpu/clk
    SLICE_X62Y28         FDRE                                         r  min_bram_cpu/addrB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  min_bram_cpu/addrB_q_reg[8]/Q
                         net (fo=1, routed)           0.149    -0.175    min_bram_cpu/addrB_q[8]
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_cpu/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.939    -0.213    min_bram_cpu/clk
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_cpu/ram_reg/CLKARDCLK
                         clock pessimism             -0.218    -0.431    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.248    min_bram_cpu/ram_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_min/feat_din_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_min/feat_din_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.566%)  route 0.222ns (63.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.621    -0.491    u_min/clk_out1
    SLICE_X44Y24         FDRE                                         r  u_min/feat_din_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  u_min/feat_din_next_reg[6]/Q
                         net (fo=1, routed)           0.222    -0.141    u_min/feat_din_next_reg_n_0_[6]
    SLICE_X52Y25         FDRE                                         r  u_min/feat_din_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.888    -0.264    u_min/clk_out1
    SLICE_X52Y25         FDRE                                         r  u_min/feat_din_i_reg[6]/C
                         clock pessimism              0.032    -0.233    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.017    -0.216    u_min/feat_din_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 data_bram_inst/bram_addr_a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_bram_inst/ram_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.628    -0.484    data_bram_inst/clk_out1
    SLICE_X8Y25          FDRE                                         r  data_bram_inst/bram_addr_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.320 r  data_bram_inst/bram_addr_a_reg[9]/Q
                         net (fo=2, routed)           0.158    -0.162    data_bram_inst/bram_addr_a[9]
    RAMB36_X0Y5          RAMB36E1                                     r  data_bram_inst/ram_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.946    -0.206    data_bram_inst/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  data_bram_inst/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.218    -0.424    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.241    data_bram_inst/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y10     u_bin/bin_stream_inst/bin_addr_r_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8     bin_bridge_bram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6     data_bram_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     data_bram_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y10    min_bram_cpu/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y10    min_bram_cpu/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10    thinA_bram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y11    thinB_bram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y0     tmpl_bram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y0     tmpl_bram/ram_reg_0_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y20    u_bin/ir_inst/buf0_reg_0_15_0_0__3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.501ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/h_cnt11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinA_vga_bram/ram_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.829ns  (logic 5.161ns (43.631%)  route 6.668ns (56.369%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X47Y35         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.419    -1.826 r  u_vga/u_tmg/h_cnt11_reg[3]/Q
                         net (fo=12, routed)          1.144    -0.682    u_vga/u_tmg/vga_x[3]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.297    -0.385 r  u_vga/u_tmg/b_addr0_i_22/O
                         net (fo=1, routed)           0.402     0.017    u_vga/u_tmg/b_addr0_i_22_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.124     0.141 r  u_vga/u_tmg/b_addr0_i_18/O
                         net (fo=2, routed)           0.623     0.764    u_vga/u_tmg/b_addr0_i_18_n_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.124     0.888 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.688     1.576    u_vga/u_tmg/in_window
    SLICE_X51Y37         LUT5 (Prop_lut5_I0_O)        0.153     1.729 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.716     2.445    u_vga/B[3]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      4.044     6.489 r  u_vga/b_addr0/P[0]
                         net (fo=4, routed)           3.095     9.584    thinA_vga_bram/P[0]
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.734    38.196    thinA_vga_bram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.775    
                         clock uncertainty           -0.123    37.652    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    37.086    thinA_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                 27.501    

Slack (MET) :             27.509ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/h_cnt11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinA_vga_bram/ram_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.822ns  (logic 5.161ns (43.657%)  route 6.661ns (56.343%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X47Y35         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.419    -1.826 r  u_vga/u_tmg/h_cnt11_reg[3]/Q
                         net (fo=12, routed)          1.144    -0.682    u_vga/u_tmg/vga_x[3]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.297    -0.385 r  u_vga/u_tmg/b_addr0_i_22/O
                         net (fo=1, routed)           0.402     0.017    u_vga/u_tmg/b_addr0_i_22_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.124     0.141 r  u_vga/u_tmg/b_addr0_i_18/O
                         net (fo=2, routed)           0.623     0.764    u_vga/u_tmg/b_addr0_i_18_n_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.124     0.888 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.688     1.576    u_vga/u_tmg/in_window
    SLICE_X51Y37         LUT5 (Prop_lut5_I0_O)        0.153     1.729 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.716     2.445    u_vga/B[3]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[5])
                                                      4.044     6.489 r  u_vga/b_addr0/P[5]
                         net (fo=4, routed)           3.088     9.577    thinA_vga_bram/P[5]
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.734    38.196    thinA_vga_bram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.775    
                         clock uncertainty           -0.123    37.652    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    37.086    thinA_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 27.509    

Slack (MET) :             27.633ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/h_cnt11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinA_vga_bram/ram_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.698ns  (logic 5.161ns (44.120%)  route 6.537ns (55.880%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X47Y35         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.419    -1.826 r  u_vga/u_tmg/h_cnt11_reg[3]/Q
                         net (fo=12, routed)          1.144    -0.682    u_vga/u_tmg/vga_x[3]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.297    -0.385 r  u_vga/u_tmg/b_addr0_i_22/O
                         net (fo=1, routed)           0.402     0.017    u_vga/u_tmg/b_addr0_i_22_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.124     0.141 r  u_vga/u_tmg/b_addr0_i_18/O
                         net (fo=2, routed)           0.623     0.764    u_vga/u_tmg/b_addr0_i_18_n_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.124     0.888 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.688     1.576    u_vga/u_tmg/in_window
    SLICE_X51Y37         LUT5 (Prop_lut5_I0_O)        0.153     1.729 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.716     2.445    u_vga/B[3]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      4.044     6.489 r  u_vga/b_addr0/P[6]
                         net (fo=4, routed)           2.964     9.453    thinA_vga_bram/P[6]
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.734    38.196    thinA_vga_bram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.775    
                         clock uncertainty           -0.123    37.652    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    37.086    thinA_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 27.633    

Slack (MET) :             27.663ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/h_cnt11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinA_vga_bram/ram_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.667ns  (logic 5.161ns (44.236%)  route 6.506ns (55.764%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X47Y35         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.419    -1.826 r  u_vga/u_tmg/h_cnt11_reg[3]/Q
                         net (fo=12, routed)          1.144    -0.682    u_vga/u_tmg/vga_x[3]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.297    -0.385 r  u_vga/u_tmg/b_addr0_i_22/O
                         net (fo=1, routed)           0.402     0.017    u_vga/u_tmg/b_addr0_i_22_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.124     0.141 r  u_vga/u_tmg/b_addr0_i_18/O
                         net (fo=2, routed)           0.623     0.764    u_vga/u_tmg/b_addr0_i_18_n_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.124     0.888 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.688     1.576    u_vga/u_tmg/in_window
    SLICE_X51Y37         LUT5 (Prop_lut5_I0_O)        0.153     1.729 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.716     2.445    u_vga/B[3]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      4.044     6.489 r  u_vga/b_addr0/P[7]
                         net (fo=4, routed)           2.933     9.422    thinA_vga_bram/P[7]
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.734    38.196    thinA_vga_bram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.775    
                         clock uncertainty           -0.123    37.652    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    37.086    thinA_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                 27.663    

Slack (MET) :             27.816ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/h_cnt11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinA_vga_bram/ram_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.514ns  (logic 5.161ns (44.822%)  route 6.353ns (55.178%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X47Y35         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.419    -1.826 r  u_vga/u_tmg/h_cnt11_reg[3]/Q
                         net (fo=12, routed)          1.144    -0.682    u_vga/u_tmg/vga_x[3]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.297    -0.385 r  u_vga/u_tmg/b_addr0_i_22/O
                         net (fo=1, routed)           0.402     0.017    u_vga/u_tmg/b_addr0_i_22_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.124     0.141 r  u_vga/u_tmg/b_addr0_i_18/O
                         net (fo=2, routed)           0.623     0.764    u_vga/u_tmg/b_addr0_i_18_n_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.124     0.888 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.688     1.576    u_vga/u_tmg/in_window
    SLICE_X51Y37         LUT5 (Prop_lut5_I0_O)        0.153     1.729 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.716     2.445    u_vga/B[3]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      4.044     6.489 r  u_vga/b_addr0/P[2]
                         net (fo=4, routed)           2.781     9.270    thinA_vga_bram/P[2]
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.734    38.196    thinA_vga_bram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.775    
                         clock uncertainty           -0.123    37.652    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    37.086    thinA_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 27.816    

Slack (MET) :             27.847ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/h_cnt11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinA_vga_bram/ram_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.483ns  (logic 5.161ns (44.943%)  route 6.322ns (55.057%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X47Y35         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.419    -1.826 r  u_vga/u_tmg/h_cnt11_reg[3]/Q
                         net (fo=12, routed)          1.144    -0.682    u_vga/u_tmg/vga_x[3]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.297    -0.385 r  u_vga/u_tmg/b_addr0_i_22/O
                         net (fo=1, routed)           0.402     0.017    u_vga/u_tmg/b_addr0_i_22_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.124     0.141 r  u_vga/u_tmg/b_addr0_i_18/O
                         net (fo=2, routed)           0.623     0.764    u_vga/u_tmg/b_addr0_i_18_n_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.124     0.888 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.688     1.576    u_vga/u_tmg/in_window
    SLICE_X51Y37         LUT5 (Prop_lut5_I0_O)        0.153     1.729 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.716     2.445    u_vga/B[3]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      4.044     6.489 r  u_vga/b_addr0/P[3]
                         net (fo=4, routed)           2.750     9.239    thinA_vga_bram/P[3]
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.734    38.196    thinA_vga_bram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.775    
                         clock uncertainty           -0.123    37.652    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    37.086    thinA_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                 27.847    

Slack (MET) :             27.915ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/h_cnt11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinA_vga_bram/ram_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 5.161ns (45.212%)  route 6.254ns (54.788%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X47Y35         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.419    -1.826 r  u_vga/u_tmg/h_cnt11_reg[3]/Q
                         net (fo=12, routed)          1.144    -0.682    u_vga/u_tmg/vga_x[3]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.297    -0.385 r  u_vga/u_tmg/b_addr0_i_22/O
                         net (fo=1, routed)           0.402     0.017    u_vga/u_tmg/b_addr0_i_22_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.124     0.141 r  u_vga/u_tmg/b_addr0_i_18/O
                         net (fo=2, routed)           0.623     0.764    u_vga/u_tmg/b_addr0_i_18_n_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.124     0.888 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.688     1.576    u_vga/u_tmg/in_window
    SLICE_X51Y37         LUT5 (Prop_lut5_I0_O)        0.153     1.729 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.716     2.445    u_vga/B[3]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[10])
                                                      4.044     6.489 r  u_vga/b_addr0/P[10]
                         net (fo=4, routed)           2.682     9.170    thinA_vga_bram/P[10]
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.734    38.196    thinA_vga_bram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.775    
                         clock uncertainty           -0.123    37.652    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    37.086    thinA_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                 27.915    

Slack (MET) :             27.931ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/h_cnt11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinA_vga_bram/ram_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.400ns  (logic 5.161ns (45.273%)  route 6.239ns (54.727%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X47Y35         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.419    -1.826 r  u_vga/u_tmg/h_cnt11_reg[3]/Q
                         net (fo=12, routed)          1.144    -0.682    u_vga/u_tmg/vga_x[3]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.297    -0.385 r  u_vga/u_tmg/b_addr0_i_22/O
                         net (fo=1, routed)           0.402     0.017    u_vga/u_tmg/b_addr0_i_22_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.124     0.141 r  u_vga/u_tmg/b_addr0_i_18/O
                         net (fo=2, routed)           0.623     0.764    u_vga/u_tmg/b_addr0_i_18_n_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.124     0.888 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.688     1.576    u_vga/u_tmg/in_window
    SLICE_X51Y37         LUT5 (Prop_lut5_I0_O)        0.153     1.729 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.716     2.445    u_vga/B[3]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      4.044     6.489 r  u_vga/b_addr0/P[1]
                         net (fo=4, routed)           2.666     9.155    thinA_vga_bram/P[1]
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.734    38.196    thinA_vga_bram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.775    
                         clock uncertainty           -0.123    37.652    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    37.086    thinA_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                 27.931    

Slack (MET) :             27.947ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/h_cnt11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinA_vga_bram/ram_reg_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.383ns  (logic 5.161ns (45.338%)  route 6.222ns (54.662%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X47Y35         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.419    -1.826 r  u_vga/u_tmg/h_cnt11_reg[3]/Q
                         net (fo=12, routed)          1.144    -0.682    u_vga/u_tmg/vga_x[3]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.297    -0.385 r  u_vga/u_tmg/b_addr0_i_22/O
                         net (fo=1, routed)           0.402     0.017    u_vga/u_tmg/b_addr0_i_22_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.124     0.141 r  u_vga/u_tmg/b_addr0_i_18/O
                         net (fo=2, routed)           0.623     0.764    u_vga/u_tmg/b_addr0_i_18_n_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.124     0.888 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.688     1.576    u_vga/u_tmg/in_window
    SLICE_X51Y37         LUT5 (Prop_lut5_I0_O)        0.153     1.729 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.716     2.445    u_vga/B[3]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      4.044     6.489 r  u_vga/b_addr0/P[11]
                         net (fo=4, routed)           2.650     9.139    thinA_vga_bram/P[11]
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.734    38.196    thinA_vga_bram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.775    
                         clock uncertainty           -0.123    37.652    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    37.086    thinA_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 27.947    

Slack (MET) :             28.026ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/h_cnt11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinA_vga_bram/ram_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.304ns  (logic 5.161ns (45.657%)  route 6.143ns (54.343%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X47Y35         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.419    -1.826 r  u_vga/u_tmg/h_cnt11_reg[3]/Q
                         net (fo=12, routed)          1.144    -0.682    u_vga/u_tmg/vga_x[3]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.297    -0.385 r  u_vga/u_tmg/b_addr0_i_22/O
                         net (fo=1, routed)           0.402     0.017    u_vga/u_tmg/b_addr0_i_22_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.124     0.141 r  u_vga/u_tmg/b_addr0_i_18/O
                         net (fo=2, routed)           0.623     0.764    u_vga/u_tmg/b_addr0_i_18_n_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.124     0.888 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.688     1.576    u_vga/u_tmg/in_window
    SLICE_X51Y37         LUT5 (Prop_lut5_I0_O)        0.153     1.729 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.716     2.445    u_vga/B[3]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.044     6.489 r  u_vga/b_addr0/P[4]
                         net (fo=4, routed)           2.570     9.059    thinA_vga_bram/P[4]
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.734    38.196    thinA_vga_bram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.775    
                         clock uncertainty           -0.123    37.652    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    37.086    thinA_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                 28.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 min_bram_vga/addrB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            min_bram_vga/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.225%)  route 0.234ns (58.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.621    -0.491    min_bram_vga/clk_out2
    SLICE_X62Y24         FDRE                                         r  min_bram_vga/addrB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  min_bram_vga/addrB_q_reg[2]/Q
                         net (fo=1, routed)           0.234    -0.093    min_bram_vga/addrB_q[2]
    RAMB18_X1Y11         RAMB18E1                                     r  min_bram_vga/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.939    -0.213    min_bram_vga/clk_out2
    RAMB18_X1Y11         RAMB18E1                                     r  min_bram_vga/ram_reg/CLKARDCLK
                         clock pessimism             -0.197    -0.410    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.227    min_bram_vga/ram_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.635%)  route 0.212ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.637    -0.475    u_bin/bin_bram_inst/clk_out2
    SLICE_X8Y35          FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_bin/bin_bram_inst/b_addr_q_reg[8]/Q
                         net (fo=1, routed)           0.212    -0.099    u_bin/bin_bram_inst/b_addr_q[8]
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.953    -0.199    u_bin/bin_bram_inst/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.218    -0.417    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.234    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.387%)  route 0.214ns (56.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.637    -0.475    u_bin/bin_bram_inst/clk_out2
    SLICE_X8Y34          FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_bin/bin_bram_inst/b_addr_q_reg[6]/Q
                         net (fo=1, routed)           0.214    -0.097    u_bin/bin_bram_inst/b_addr_q[6]
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.953    -0.199    u_bin/bin_bram_inst/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.218    -0.417    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.234    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.637    -0.475    u_bin/bin_bram_inst/clk_out2
    SLICE_X8Y34          FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_bin/bin_bram_inst/b_addr_q_reg[11]/Q
                         net (fo=1, routed)           0.216    -0.094    u_bin/bin_bram_inst/b_addr_q[11]
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.953    -0.199    u_bin/bin_bram_inst/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.218    -0.417    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.234    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.637    -0.475    u_bin/bin_bram_inst/clk_out2
    SLICE_X8Y35          FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_bin/bin_bram_inst/b_addr_q_reg[5]/Q
                         net (fo=1, routed)           0.216    -0.094    u_bin/bin_bram_inst/b_addr_q[5]
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.953    -0.199    u_bin/bin_bram_inst/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.218    -0.417    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.234    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 min_bram_vga/addrB_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            min_bram_vga/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.434%)  route 0.242ns (59.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.619    -0.493    min_bram_vga/clk_out2
    SLICE_X60Y25         FDRE                                         r  min_bram_vga/addrB_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  min_bram_vga/addrB_q_reg[7]/Q
                         net (fo=1, routed)           0.242    -0.087    min_bram_vga/addrB_q[7]
    RAMB18_X1Y11         RAMB18E1                                     r  min_bram_vga/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.939    -0.213    min_bram_vga/clk_out2
    RAMB18_X1Y11         RAMB18E1                                     r  min_bram_vga/ram_reg/CLKARDCLK
                         clock pessimism             -0.197    -0.410    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.227    min_bram_vga/ram_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.045%)  route 0.217ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.637    -0.475    u_bin/bin_bram_inst/clk_out2
    SLICE_X8Y34          FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_bin/bin_bram_inst/b_addr_q_reg[9]/Q
                         net (fo=1, routed)           0.217    -0.094    u_bin/bin_bram_inst/b_addr_q[9]
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.953    -0.199    u_bin/bin_bram_inst/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.218    -0.417    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.234    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.637    -0.475    u_bin/bin_bram_inst/clk_out2
    SLICE_X8Y35          FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_bin/bin_bram_inst/b_addr_q_reg[7]/Q
                         net (fo=1, routed)           0.218    -0.092    u_bin/bin_bram_inst/b_addr_q[7]
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.953    -0.199    u_bin/bin_bram_inst/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.218    -0.417    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.234    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.839%)  route 0.264ns (65.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.637    -0.475    u_bin/bin_bram_inst/clk_out2
    SLICE_X9Y34          FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  u_bin/bin_bram_inst/b_addr_q_reg[0]/Q
                         net (fo=1, routed)           0.264    -0.070    u_bin/bin_bram_inst/b_addr_q[0]
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.953    -0.199    u_bin/bin_bram_inst/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.218    -0.417    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.234    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.499%)  route 0.268ns (65.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.637    -0.475    u_bin/bin_bram_inst/clk_out2
    SLICE_X9Y35          FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  u_bin/bin_bram_inst/b_addr_q_reg[3]/Q
                         net (fo=1, routed)           0.268    -0.066    u_bin/bin_bram_inst/b_addr_q[3]
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.953    -0.199    u_bin/bin_bram_inst/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.218    -0.417    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.234    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y14    u_vga/u_ovl/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y11    min_bram_vga/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9     thinA_vga_bram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8     thinB_vga_bram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7     u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y14    u_vga/u_ovl/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clk_wiz/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y24    min_bram_vga/addrB_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y24    min_bram_vga/addrB_q_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25    min_bram_vga/addrB_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25    min_bram_vga/addrB_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24    min_bram_vga/addrB_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25    min_bram_vga/addrB_q_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25    min_bram_vga/addrB_q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.872ns  (required time - arrival time)
  Source:                 u_min/done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga/rast_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.395ns  (logic 0.606ns (25.303%)  route 1.789ns (74.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.249ns = ( 17.751 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    17.751    u_min/clk_out1
    SLICE_X29Y22         FDRE                                         r  u_min/done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456    18.207 r  u_min/done_r_reg/Q
                         net (fo=6, routed)           0.918    19.125    u_min/s_min_done
    SLICE_X26Y23         LUT2 (Prop_lut2_I0_O)        0.150    19.275 r  u_min/rast_start_i_1/O
                         net (fo=1, routed)           0.871    20.146    u_vga/rast_start0
    SLICE_X37Y24         FDCE                                         r  u_vga/rast_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.668    38.129    u_vga/clk_out2
    SLICE_X37Y24         FDCE                                         r  u_vga/rast_start_reg/C
                         clock pessimism             -0.593    37.537    
                         clock uncertainty           -0.243    37.293    
    SLICE_X37Y24         FDCE (Setup_fdce_C_D)       -0.275    37.018    u_vga/rast_start_reg
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                         -20.146    
  -------------------------------------------------------------------
                         slack                                 16.872    

Slack (MET) :             16.920ns  (required time - arrival time)
  Source:                 u_min/done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga/min_done_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.560ns  (logic 0.456ns (17.810%)  route 2.104ns (82.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.249ns = ( 17.751 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    17.751    u_min/clk_out1
    SLICE_X29Y22         FDRE                                         r  u_min/done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456    18.207 r  u_min/done_r_reg/Q
                         net (fo=6, routed)           2.104    20.312    u_vga/s_min_done
    SLICE_X27Y23         FDCE                                         r  u_vga/min_done_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.673    38.134    u_vga/clk_out2
    SLICE_X27Y23         FDCE                                         r  u_vga/min_done_q_reg/C
                         clock pessimism             -0.593    37.542    
                         clock uncertainty           -0.243    37.298    
    SLICE_X27Y23         FDCE (Setup_fdce_C_D)       -0.067    37.231    u_vga/min_done_q_reg
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                         -20.312    
  -------------------------------------------------------------------
                         slack                                 16.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_min/done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga/rast_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.736%)  route 0.711ns (79.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.628    -0.484    u_min/clk_out1
    SLICE_X29Y22         FDRE                                         r  u_min/done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  u_min/done_r_reg/Q
                         net (fo=6, routed)           0.362     0.019    u_min/s_min_done
    SLICE_X26Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.064 r  u_min/rast_start_i_1/O
                         net (fo=1, routed)           0.349     0.413    u_vga/rast_start0
    SLICE_X37Y24         FDCE                                         r  u_vga/rast_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.895    -0.257    u_vga/clk_out2
    SLICE_X37Y24         FDCE                                         r  u_vga/rast_start_reg/C
                         clock pessimism              0.089    -0.169    
                         clock uncertainty            0.243     0.075    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.003     0.078    u_vga/rast_start_reg
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u_min/done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga/min_done_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.151%)  route 0.855ns (85.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.628    -0.484    u_min/clk_out1
    SLICE_X29Y22         FDRE                                         r  u_min/done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  u_min/done_r_reg/Q
                         net (fo=6, routed)           0.855     0.513    u_vga/s_min_done
    SLICE_X27Y23         FDCE                                         r  u_vga/min_done_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.900    -0.252    u_vga/clk_out2
    SLICE_X27Y23         FDCE                                         r  u_vga/min_done_q_reg/C
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.243     0.080    
    SLICE_X27Y23         FDCE (Hold_fdce_C_D)         0.070     0.150    u_vga/min_done_q_reg
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.363    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.970ns  (required time - arrival time)
  Source:                 rst_sys_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_thin/thin_start_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 0.456ns (6.939%)  route 6.116ns (93.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 18.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.810    -2.237    clk_out1
    SLICE_X26Y16         FDRE                                         r  rst_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.781 f  rst_sys_reg/Q
                         net (fo=757, routed)         6.116     4.335    u_thin/rst_sys
    SLICE_X14Y41         FDCE                                         f  u_thin/thin_start_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.691    18.152    u_thin/clk_out1
    SLICE_X14Y41         FDCE                                         r  u_thin/thin_start_req_reg/C
                         clock pessimism             -0.421    17.731    
                         clock uncertainty           -0.108    17.624    
    SLICE_X14Y41         FDCE (Recov_fdce_C_CLR)     -0.319    17.305    u_thin/thin_start_req_reg
  -------------------------------------------------------------------
                         required time                         17.305    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 12.970    

Slack (MET) :             14.562ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.456ns (9.336%)  route 4.428ns (90.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 18.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.812    -2.235    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456    -1.779 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         4.428     2.649    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/rstn_sys
    SLICE_X56Y4          FDCE                                         f  u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.670    18.131    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/clk_out1
    SLICE_X56Y4          FDCE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[0]/C
                         clock pessimism             -0.493    17.638    
                         clock uncertainty           -0.108    17.531    
    SLICE_X56Y4          FDCE (Recov_fdce_C_CLR)     -0.319    17.212    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.212    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 14.562    

Slack (MET) :             14.562ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.456ns (9.336%)  route 4.428ns (90.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 18.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.812    -2.235    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456    -1.779 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         4.428     2.649    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/rstn_sys
    SLICE_X56Y4          FDCE                                         f  u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.670    18.131    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/clk_out1
    SLICE_X56Y4          FDCE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[1]/C
                         clock pessimism             -0.493    17.638    
                         clock uncertainty           -0.108    17.531    
    SLICE_X56Y4          FDCE (Recov_fdce_C_CLR)     -0.319    17.212    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.212    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 14.562    

Slack (MET) :             14.562ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.456ns (9.336%)  route 4.428ns (90.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 18.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.812    -2.235    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456    -1.779 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         4.428     2.649    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/rstn_sys
    SLICE_X56Y4          FDCE                                         f  u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.670    18.131    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/clk_out1
    SLICE_X56Y4          FDCE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[2]/C
                         clock pessimism             -0.493    17.638    
                         clock uncertainty           -0.108    17.531    
    SLICE_X56Y4          FDCE (Recov_fdce_C_CLR)     -0.319    17.212    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.212    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 14.562    

Slack (MET) :             14.562ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.456ns (9.336%)  route 4.428ns (90.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 18.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.812    -2.235    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456    -1.779 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         4.428     2.649    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/rstn_sys
    SLICE_X56Y4          FDCE                                         f  u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.670    18.131    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/clk_out1
    SLICE_X56Y4          FDCE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[3]/C
                         clock pessimism             -0.493    17.638    
                         clock uncertainty           -0.108    17.531    
    SLICE_X56Y4          FDCE (Recov_fdce_C_CLR)     -0.319    17.212    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.212    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 14.562    

Slack (MET) :             14.609ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.456ns (9.597%)  route 4.295ns (90.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 18.131 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.812    -2.235    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456    -1.779 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         4.295     2.517    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/rstn_sys
    SLICE_X57Y5          FDCE                                         f  u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.670    18.131    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/clk_out1
    SLICE_X57Y5          FDCE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt2_reg[0]/C
                         clock pessimism             -0.493    17.638    
                         clock uncertainty           -0.108    17.531    
    SLICE_X57Y5          FDCE (Recov_fdce_C_CLR)     -0.405    17.126    u_cpu/u_cpu/soc_generators.neorv32_sys_clock_inst/cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         17.126    
                         arrival time                          -2.517    
  -------------------------------------------------------------------
                         slack                                 14.609    

Slack (MET) :             14.674ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.456ns (9.733%)  route 4.229ns (90.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 18.130 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.812    -2.235    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456    -1.779 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         4.229     2.451    u_cpu/u_cpu/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/rstn_sys
    SLICE_X59Y14         FDCE                                         f  u_cpu/u_cpu/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.669    18.130    u_cpu/u_cpu/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_out1
    SLICE_X59Y14         FDCE                                         r  u_cpu/u_cpu/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][15]/C
                         clock pessimism             -0.493    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    17.125    u_cpu/u_cpu/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][15]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                          -2.451    
  -------------------------------------------------------------------
                         slack                                 14.674    

Slack (MET) :             14.674ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.456ns (9.733%)  route 4.229ns (90.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 18.130 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.812    -2.235    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456    -1.779 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         4.229     2.451    u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rstn_sys
    SLICE_X59Y14         FDCE                                         f  u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.669    18.130    u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_out1
    SLICE_X59Y14         FDCE                                         r  u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][10]/C
                         clock pessimism             -0.493    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    17.125    u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][10]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                          -2.451    
  -------------------------------------------------------------------
                         slack                                 14.674    

Slack (MET) :             14.674ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.456ns (9.733%)  route 4.229ns (90.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 18.130 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.812    -2.235    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456    -1.779 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         4.229     2.451    u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rstn_sys
    SLICE_X59Y14         FDCE                                         f  u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.669    18.130    u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_out1
    SLICE_X59Y14         FDCE                                         r  u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][11]/C
                         clock pessimism             -0.493    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    17.125    u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][11]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                          -2.451    
  -------------------------------------------------------------------
                         slack                                 14.674    

Slack (MET) :             14.674ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.456ns (9.733%)  route 4.229ns (90.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 18.130 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.812    -2.235    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456    -1.779 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         4.229     2.451    u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rstn_sys
    SLICE_X59Y14         FDCE                                         f  u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.669    18.130    u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_out1
    SLICE_X59Y14         FDCE                                         r  u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][14]/C
                         clock pessimism             -0.493    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    17.125    u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][14]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                          -2.451    
  -------------------------------------------------------------------
                         slack                                 14.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/rdata_o_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.636    -0.476    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.190    -0.145    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/rstn_sys
    SLICE_X32Y11         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/rdata_o_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.910    -0.242    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk_out1
    SLICE_X32Y11         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/rdata_o_reg[30]/C
                         clock pessimism             -0.220    -0.463    
    SLICE_X32Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/rdata_o_reg[30]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/a_req_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.636    -0.476    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.232    -0.103    u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/rstn_sys
    SLICE_X33Y9          FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/a_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.911    -0.241    u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/clk_out1
    SLICE_X33Y9          FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/a_req_reg/C
                         clock pessimism             -0.217    -0.459    
    SLICE_X33Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/a_req_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/rdata_o_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.636    -0.476    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.232    -0.103    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/rstn_sys
    SLICE_X33Y9          FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/rdata_o_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.911    -0.241    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk_out1
    SLICE_X33Y9          FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/rdata_o_reg[18]/C
                         clock pessimism             -0.217    -0.459    
    SLICE_X33Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/rdata_o_reg[18]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.397%)  route 0.236ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.636    -0.476    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.236    -0.099    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/rstn_sys
    SLICE_X32Y9          FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.911    -0.241    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/clk_out1
    SLICE_X32Y9          FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[0]/C
                         clock pessimism             -0.217    -0.459    
    SLICE_X32Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.397%)  route 0.236ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.636    -0.476    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.236    -0.099    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/rstn_sys
    SLICE_X32Y9          FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.911    -0.241    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/clk_out1
    SLICE_X32Y9          FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[1]/C
                         clock pessimism             -0.217    -0.459    
    SLICE_X32Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.000%)  route 0.286ns (67.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.636    -0.476    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.286    -0.048    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X34Y8          FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.910    -0.242    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_out1
    SLICE_X34Y8          FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][12]/C
                         clock pessimism             -0.197    -0.440    
    SLICE_X34Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][12]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.000%)  route 0.286ns (67.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.636    -0.476    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.286    -0.048    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X34Y8          FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.910    -0.242    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_out1
    SLICE_X34Y8          FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][14]/C
                         clock pessimism             -0.197    -0.440    
    SLICE_X34Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][14]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.000%)  route 0.286ns (67.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.636    -0.476    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.286    -0.048    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X34Y8          FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.910    -0.242    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_out1
    SLICE_X34Y8          FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][15]/C
                         clock pessimism             -0.197    -0.440    
    SLICE_X34Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][15]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.636%)  route 0.291ns (67.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.636    -0.476    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.291    -0.044    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X30Y10         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.910    -0.242    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_out1
    SLICE_X30Y10         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][28]/C
                         clock pessimism             -0.217    -0.460    
    SLICE_X30Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.527    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][28]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.636%)  route 0.291ns (67.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.636    -0.476    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X33Y11         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.291    -0.044    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X30Y10         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.910    -0.242    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_out1
    SLICE_X30Y10         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][29]/C
                         clock pessimism             -0.217    -0.460    
    SLICE_X30Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.527    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][29]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.483    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.229ns  (logic 5.164ns (55.956%)  route 4.065ns (44.044%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=16, routed)          2.141     3.626    u_vga/SW_IBUF[0]
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.750 r  u_vga/LED_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           1.923     5.674    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.229 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.229    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 5.033ns (60.717%)  route 3.256ns (39.283%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           3.256     4.734    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     8.289 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.289    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.501ns (61.668%)  route 0.933ns (38.332%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.933     1.179    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.435 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.435    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.546ns (56.660%)  route 1.182ns (43.340%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          0.730     0.975    u_vga/SW_IBUF[1]
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.045     1.020 r  u_vga/LED_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.452     1.472    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.728 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.728    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.940ns  (logic 6.139ns (32.415%)  route 12.801ns (67.585%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.801    -2.246    u_cpu/u_bus/clk_out1
    SLICE_X45Y17         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  u_cpu/u_bus/mbx_result_score_r_reg[13]/Q
                         net (fo=12, routed)          1.003    -0.786    u_cpu/u_bus/cu_result_score[13]
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.152    -0.634 r  u_cpu/u_bus/CA_OBUF_inst_i_92/O
                         net (fo=7, routed)           0.662     0.027    u_cpu/u_bus/CA_OBUF_inst_i_92_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.320     0.347 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.028     1.376    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I0_O)        0.354     1.730 r  u_cpu/u_bus/CA_OBUF_inst_i_70/O
                         net (fo=6, routed)           0.837     2.566    u_cpu/u_bus/CA_OBUF_inst_i_70_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.356     2.922 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           0.902     3.824    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.327     4.151 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           1.047     5.198    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.322 r  u_cpu/u_bus/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.618     5.940    u_cpu/u_bus/u_seg_right/bcd3_reg[3]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.064 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.961     7.024    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X34Y20         LUT4 (Prop_lut4_I0_O)        0.152     7.176 r  u_cpu/u_bus/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.744    12.920    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.774    16.694 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    16.694    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.030ns  (logic 5.830ns (32.335%)  route 12.200ns (67.665%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.801    -2.246    u_cpu/u_bus/clk_out1
    SLICE_X45Y17         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  u_cpu/u_bus/mbx_result_score_r_reg[13]/Q
                         net (fo=12, routed)          1.003    -0.786    u_cpu/u_bus/cu_result_score[13]
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.152    -0.634 r  u_cpu/u_bus/CA_OBUF_inst_i_92/O
                         net (fo=7, routed)           0.662     0.027    u_cpu/u_bus/CA_OBUF_inst_i_92_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.320     0.347 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.028     1.376    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I0_O)        0.354     1.730 r  u_cpu/u_bus/CA_OBUF_inst_i_70/O
                         net (fo=6, routed)           0.837     2.566    u_cpu/u_bus/CA_OBUF_inst_i_70_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.356     2.922 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           0.902     3.824    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.327     4.151 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           1.047     5.198    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.322 r  u_cpu/u_bus/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.618     5.940    u_cpu/u_bus/u_seg_right/bcd3_reg[3]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.064 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.961     7.024    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X34Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.148 r  u_cpu/u_bus/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.143    12.291    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.785 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    15.785    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.000ns  (logic 5.874ns (32.634%)  route 12.126ns (67.366%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.801    -2.246    u_cpu/u_bus/clk_out1
    SLICE_X45Y17         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  u_cpu/u_bus/mbx_result_score_r_reg[13]/Q
                         net (fo=12, routed)          1.003    -0.786    u_cpu/u_bus/cu_result_score[13]
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.152    -0.634 r  u_cpu/u_bus/CA_OBUF_inst_i_92/O
                         net (fo=7, routed)           0.662     0.027    u_cpu/u_bus/CA_OBUF_inst_i_92_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.320     0.347 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.028     1.376    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I0_O)        0.354     1.730 r  u_cpu/u_bus/CA_OBUF_inst_i_70/O
                         net (fo=6, routed)           0.837     2.566    u_cpu/u_bus/CA_OBUF_inst_i_70_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.356     2.922 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           0.902     3.824    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.327     4.151 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           1.047     5.198    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.322 r  u_cpu/u_bus/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.618     5.940    u_cpu/u_bus/u_seg_right/bcd3_reg[3]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.064 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.035     7.098    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X34Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.222 r  u_cpu/u_bus/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.995    12.217    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.755 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    15.755    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.317ns  (logic 5.871ns (33.901%)  route 11.446ns (66.099%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.801    -2.246    u_cpu/u_bus/clk_out1
    SLICE_X45Y17         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  u_cpu/u_bus/mbx_result_score_r_reg[13]/Q
                         net (fo=12, routed)          1.003    -0.786    u_cpu/u_bus/cu_result_score[13]
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.152    -0.634 r  u_cpu/u_bus/CA_OBUF_inst_i_92/O
                         net (fo=7, routed)           0.662     0.027    u_cpu/u_bus/CA_OBUF_inst_i_92_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.320     0.347 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.028     1.376    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I0_O)        0.354     1.730 r  u_cpu/u_bus/CA_OBUF_inst_i_70/O
                         net (fo=6, routed)           0.837     2.566    u_cpu/u_bus/CA_OBUF_inst_i_70_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.356     2.922 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           0.902     3.824    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.327     4.151 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           1.047     5.198    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.322 r  u_cpu/u_bus/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.618     5.940    u_cpu/u_bus/u_seg_right/bcd3_reg[3]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.064 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.026     7.089    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X34Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.213 r  u_cpu/u_bus/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.324    11.538    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.071 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    15.071    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.026ns  (logic 6.134ns (36.027%)  route 10.892ns (63.973%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.801    -2.246    u_cpu/u_bus/clk_out1
    SLICE_X45Y17         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  u_cpu/u_bus/mbx_result_score_r_reg[13]/Q
                         net (fo=12, routed)          1.003    -0.786    u_cpu/u_bus/cu_result_score[13]
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.152    -0.634 r  u_cpu/u_bus/CA_OBUF_inst_i_92/O
                         net (fo=7, routed)           0.662     0.027    u_cpu/u_bus/CA_OBUF_inst_i_92_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.320     0.347 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.028     1.376    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I0_O)        0.354     1.730 r  u_cpu/u_bus/CA_OBUF_inst_i_70/O
                         net (fo=6, routed)           0.837     2.566    u_cpu/u_bus/CA_OBUF_inst_i_70_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.356     2.922 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           0.902     3.824    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.327     4.151 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           1.047     5.198    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.322 r  u_cpu/u_bus/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.618     5.940    u_cpu/u_bus/u_seg_right/bcd3_reg[3]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.064 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.026     7.089    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X34Y20         LUT4 (Prop_lut4_I0_O)        0.153     7.242 r  u_cpu/u_bus/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.770    11.012    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.768    14.780 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    14.780    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.838ns  (logic 5.889ns (34.977%)  route 10.949ns (65.023%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.801    -2.246    u_cpu/u_bus/clk_out1
    SLICE_X45Y17         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  u_cpu/u_bus/mbx_result_score_r_reg[13]/Q
                         net (fo=12, routed)          1.003    -0.786    u_cpu/u_bus/cu_result_score[13]
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.152    -0.634 r  u_cpu/u_bus/CA_OBUF_inst_i_92/O
                         net (fo=7, routed)           0.662     0.027    u_cpu/u_bus/CA_OBUF_inst_i_92_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.320     0.347 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.028     1.376    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I0_O)        0.354     1.730 r  u_cpu/u_bus/CA_OBUF_inst_i_70/O
                         net (fo=6, routed)           0.837     2.566    u_cpu/u_bus/CA_OBUF_inst_i_70_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I3_O)        0.326     2.892 r  u_cpu/u_bus/CA_OBUF_inst_i_46/O
                         net (fo=5, routed)           1.009     3.902    u_cpu/u_bus/CA_OBUF_inst_i_46_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.026 r  u_cpu/u_bus/CA_OBUF_inst_i_37/O
                         net (fo=4, routed)           0.949     4.974    u_cpu/u_bus/CA_OBUF_inst_i_37_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  u_cpu/u_bus/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.805     5.903    u_cpu/u_bus/CA_OBUF_inst_i_17_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.027 r  u_cpu/u_bus/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.110     7.138    u_cpu/u_bus/u_seg_right/digit_val[0]
    SLICE_X34Y20         LUT4 (Prop_lut4_I2_O)        0.150     7.288 r  u_cpu/u_bus/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.545    10.833    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.759    14.592 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    14.592    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.637ns  (logic 5.681ns (34.148%)  route 10.956ns (65.852%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.801    -2.246    u_cpu/u_bus/clk_out1
    SLICE_X45Y17         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456    -1.790 r  u_cpu/u_bus/mbx_result_score_r_reg[13]/Q
                         net (fo=12, routed)          1.003    -0.786    u_cpu/u_bus/cu_result_score[13]
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.152    -0.634 r  u_cpu/u_bus/CA_OBUF_inst_i_92/O
                         net (fo=7, routed)           0.662     0.027    u_cpu/u_bus/CA_OBUF_inst_i_92_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.320     0.347 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.028     1.376    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I0_O)        0.354     1.730 r  u_cpu/u_bus/CA_OBUF_inst_i_70/O
                         net (fo=6, routed)           0.837     2.566    u_cpu/u_bus/CA_OBUF_inst_i_70_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I3_O)        0.326     2.892 r  u_cpu/u_bus/CA_OBUF_inst_i_46/O
                         net (fo=5, routed)           1.009     3.902    u_cpu/u_bus/CA_OBUF_inst_i_46_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.026 r  u_cpu/u_bus/CA_OBUF_inst_i_37/O
                         net (fo=4, routed)           0.949     4.974    u_cpu/u_bus/CA_OBUF_inst_i_37_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  u_cpu/u_bus/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.805     5.903    u_cpu/u_bus/CA_OBUF_inst_i_17_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.027 r  u_cpu/u_bus/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.110     7.138    u_cpu/u_bus/u_seg_right/digit_val[0]
    SLICE_X34Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.262 r  u_cpu/u_bus/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.552    10.814    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.391 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    14.391    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg_right/flick_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.956ns  (logic 4.368ns (39.868%)  route 6.588ns (60.132%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.802    -2.245    u_seg_right/clk_out1
    SLICE_X35Y18         FDCE                                         r  u_seg_right/flick_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.789 f  u_seg_right/flick_counter_reg[16]/Q
                         net (fo=15, routed)          1.182    -0.607    u_seg_right/digit_sel[0]
    SLICE_X27Y20         LUT2 (Prop_lut2_I0_O)        0.152    -0.455 r  u_seg_right/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.406     4.952    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760     8.712 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.712    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/uart_txd_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.758ns  (logic 4.073ns (37.865%)  route 6.684ns (62.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.797    -2.250    u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_out1
    SLICE_X56Y10         FDPE                                         r  u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/uart_txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDPE (Prop_fdpe_C_Q)         0.518    -1.732 r  u_cpu/u_cpu/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/uart_txd_o_reg/Q
                         net (fo=1, routed)           6.684     4.953    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.508 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.508    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg_right/flick_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.246ns  (logic 4.116ns (40.167%)  route 6.131ns (59.833%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.802    -2.245    u_seg_right/clk_out1
    SLICE_X35Y18         FDCE                                         r  u_seg_right/flick_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.789 f  u_seg_right/flick_counter_reg[16]/Q
                         net (fo=15, routed)          1.182    -0.607    u_seg_right/digit_sel[0]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.124    -0.483 r  u_seg_right/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.949     4.466    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     8.002 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.002    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thin_done_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.396ns (56.074%)  route 1.093ns (43.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.626    -0.486    clk_out1
    SLICE_X26Y24         FDRE                                         r  thin_done_st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  thin_done_st_reg/Q
                         net (fo=1, routed)           1.093     0.749    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.003 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.003    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_done_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.412ns (56.721%)  route 1.077ns (43.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.627    -0.485    clk_out1
    SLICE_X25Y23         FDRE                                         r  bin_done_st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  bin_done_st_reg/Q
                         net (fo=1, routed)           1.077     0.734    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.004 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.004    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_bram_inst/frame_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.410ns (54.532%)  route 1.176ns (45.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    data_bram_inst/clk_out1
    SLICE_X20Y21         FDRE                                         r  data_bram_inst/frame_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  data_bram_inst/frame_done_i_reg/Q
                         net (fo=4, routed)           1.176     0.835    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     2.105 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.105    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_done_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.393ns (53.399%)  route 1.216ns (46.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.629    -0.483    clk_out1
    SLICE_X26Y27         FDRE                                         r  min_done_st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  min_done_st_reg/Q
                         net (fo=1, routed)           1.216     0.874    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.127 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.127    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_thin/win_reader_inst/pixel_valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.564ns (58.042%)  route 1.131ns (41.958%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.641    -0.471    u_thin/win_reader_inst/clk_out1
    SLICE_X14Y43         FDRE                                         r  u_thin/win_reader_inst/pixel_valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.148    -0.323 r  u_thin/win_reader_inst/pixel_valid_r_reg/Q
                         net (fo=3, routed)           0.507     0.184    u_thin/win_reader_inst/wr_pixel_valid
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.097     0.281 r  u_thin/win_reader_inst/LED_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.624     0.905    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.319     2.224 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.224    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_thin/busy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.441ns (51.710%)  route 1.346ns (48.290%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.640    -0.472    u_thin/clk_out1
    SLICE_X10Y40         FDRE                                         r  u_thin/busy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.308 f  u_thin/busy_r_reg/Q
                         net (fo=29, routed)          0.400     0.093    u_bin/s_thin_busy
    SLICE_X10Y42         LUT3 (Prop_lut3_I1_O)        0.045     0.138 r  u_bin/LED_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.945     1.083    LED_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.315 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.315    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_thin/win_reader_inst/pixel_valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.501ns (52.443%)  route 1.361ns (47.557%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.641    -0.471    u_thin/win_reader_inst/clk_out1
    SLICE_X14Y43         FDRE                                         r  u_thin/win_reader_inst/pixel_valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.148    -0.323 r  u_thin/win_reader_inst/pixel_valid_r_reg/Q
                         net (fo=3, routed)           0.507     0.184    u_thin/win_reader_inst/wr_pixel_valid
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.098     0.282 r  u_thin/win_reader_inst/LED_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           0.855     1.136    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.391 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.391    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg_right/flick_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.461ns (49.015%)  route 1.520ns (50.985%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    u_seg_right/clk_out1
    SLICE_X35Y18         FDCE                                         r  u_seg_right/flick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.341 f  u_seg_right/flick_counter_reg[17]/Q
                         net (fo=15, routed)          0.434     0.093    u_seg_right/digit_sel[1]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.045     0.138 r  u_seg_right/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.086     1.224    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.499 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.499    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_status_r_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.377ns (45.606%)  route 1.642ns (54.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.634    -0.478    u_cpu/u_bus/clk_out1
    SLICE_X32Y15         FDCE                                         r  u_cpu/u_bus/mbx_status_r_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  u_cpu/u_bus/mbx_status_r_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.642     1.306    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.542 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.542    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_thin/busy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.031ns  (logic 1.460ns (48.180%)  route 1.570ns (51.820%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.640    -0.472    u_thin/clk_out1
    SLICE_X10Y40         FDRE                                         r  u_thin/busy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.308 f  u_thin/busy_r_reg/Q
                         net (fo=29, routed)          0.400     0.093    u_bin/s_thin_busy
    SLICE_X10Y42         LUT3 (Prop_lut3_I1_O)        0.045     0.138 r  u_bin/LED_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.170     1.308    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.559 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.559    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.703ns  (logic 4.468ns (35.175%)  route 8.235ns (64.824%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X50Y38         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.478    -1.767 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           0.880    -0.887    u_vga/u_tmg/vga_y[7]
    SLICE_X50Y36         LUT4 (Prop_lut4_I2_O)        0.301    -0.586 r  u_vga/u_tmg/VGA_VSync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.853     0.268    u_vga/u_tmg/VGA_VSync_OBUF_inst_i_2_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124     0.392 r  u_vga/u_tmg/VGA_VSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.501     6.893    VGA_VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    10.458 r  VGA_VSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.458    VGA_VSync
    B12                                                               r  VGA_VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/u_tmg/h_cnt11_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.726ns  (logic 4.331ns (36.932%)  route 7.395ns (63.068%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.802    -2.245    u_vga/u_tmg/clk_out2
    SLICE_X46Y35         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDCE (Prop_fdce_C_Q)         0.518    -1.727 r  u_vga/u_tmg/h_cnt11_reg[5]/Q
                         net (fo=10, routed)          0.844    -0.883    u_vga/u_tmg/vga_x[5]
    SLICE_X47Y36         LUT5 (Prop_lut5_I1_O)        0.124    -0.759 r  u_vga/u_tmg/VGA_HSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433    -0.325    u_vga/u_tmg/VGA_HSync_OBUF_inst_i_2_n_0
    SLICE_X47Y36         LUT3 (Prop_lut3_I2_O)        0.124    -0.201 r  u_vga/u_tmg/VGA_HSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.118     5.916    VGA_HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     9.481 r  VGA_HSync_OBUF_inst/O
                         net (fo=0)                   0.000     9.481    VGA_HSync
    B11                                                               r  VGA_HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/r_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.244ns  (logic 4.053ns (39.566%)  route 6.191ns (60.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.804    -2.243    u_vga/clk_out2
    SLICE_X50Y42         FDCE                                         r  u_vga/r_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.725 r  u_vga/r_i_reg[6]/Q
                         net (fo=1, routed)           6.191     4.466    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     8.001 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.001    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.082ns  (logic 4.008ns (39.750%)  route 6.074ns (60.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.806    -2.241    u_vga/clk_out2
    SLICE_X48Y42         FDCE                                         r  u_vga/b_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.785 r  u_vga/b_i_reg[7]/Q
                         net (fo=1, routed)           6.074     4.290    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552     7.841 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.841    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/g_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.057ns  (logic 4.063ns (40.398%)  route 5.994ns (59.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.805    -2.242    u_vga/clk_out2
    SLICE_X50Y43         FDCE                                         r  u_vga/g_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518    -1.724 r  u_vga/g_i_reg[5]/Q
                         net (fo=1, routed)           5.994     4.270    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     7.815 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.815    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/g_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.053ns  (logic 4.002ns (39.814%)  route 6.050ns (60.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.807    -2.240    u_vga/clk_out2
    SLICE_X49Y43         FDCE                                         r  u_vga/g_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.456    -1.784 r  u_vga/g_i_reg[7]/Q
                         net (fo=1, routed)           6.050     4.267    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     7.813 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.813    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/r_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.019ns  (logic 4.066ns (40.585%)  route 5.953ns (59.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.805    -2.242    u_vga/clk_out2
    SLICE_X50Y43         FDCE                                         r  u_vga/r_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518    -1.724 r  u_vga/r_i_reg[5]/Q
                         net (fo=1, routed)           5.953     4.229    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548     7.778 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.778    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.997ns  (logic 4.007ns (40.084%)  route 5.990ns (59.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.806    -2.241    u_vga/clk_out2
    SLICE_X48Y42         FDCE                                         r  u_vga/b_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.785 r  u_vga/b_i_reg[5]/Q
                         net (fo=1, routed)           5.990     4.205    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551     7.757 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.757    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.960ns  (logic 3.979ns (39.955%)  route 5.980ns (60.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.806    -2.241    u_vga/clk_out2
    SLICE_X48Y42         FDCE                                         r  u_vga/b_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.785 r  u_vga/b_i_reg[6]/Q
                         net (fo=1, routed)           5.980     4.196    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523     7.719 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.719    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/g_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.931ns  (logic 4.064ns (40.924%)  route 5.867ns (59.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.804    -2.243    u_vga/clk_out2
    SLICE_X50Y42         FDCE                                         r  u_vga/g_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDCE (Prop_fdce_C_Q)         0.518    -1.725 r  u_vga/g_i_reg[6]/Q
                         net (fo=1, routed)           5.867     4.142    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.689 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.689    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga/b_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.629ns  (logic 1.389ns (38.265%)  route 2.240ns (61.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.631    -0.481    u_vga/clk_out2
    SLICE_X48Y42         FDCE                                         r  u_vga/b_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  u_vga/b_i_reg[4]/Q
                         net (fo=1, routed)           2.240     1.901    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     3.148 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.148    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/g_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.647ns  (logic 1.403ns (38.472%)  route 2.244ns (61.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.631    -0.481    u_vga/clk_out2
    SLICE_X50Y43         FDCE                                         r  u_vga/g_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.317 r  u_vga/g_i_reg[4]/Q
                         net (fo=1, routed)           2.244     1.927    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     3.166 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.166    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/g_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.653ns  (logic 1.411ns (38.626%)  route 2.242ns (61.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.630    -0.482    u_vga/clk_out2
    SLICE_X50Y42         FDCE                                         r  u_vga/g_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  u_vga/g_i_reg[6]/Q
                         net (fo=1, routed)           2.242     1.924    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.171 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.171    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/r_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.664ns  (logic 1.393ns (38.024%)  route 2.271ns (61.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.632    -0.480    u_vga/clk_out2
    SLICE_X49Y43         FDCE                                         r  u_vga/r_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  u_vga/r_i_reg[7]/Q
                         net (fo=1, routed)           2.271     1.932    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     3.184 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.184    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/r_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.732ns  (logic 1.418ns (38.010%)  route 2.313ns (61.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.631    -0.481    u_vga/clk_out2
    SLICE_X50Y43         FDCE                                         r  u_vga/r_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.317 r  u_vga/r_i_reg[4]/Q
                         net (fo=1, routed)           2.313     1.997    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.251 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.251    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.743ns  (logic 1.365ns (36.481%)  route 2.377ns (63.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.631    -0.481    u_vga/clk_out2
    SLICE_X48Y42         FDCE                                         r  u_vga/b_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  u_vga/b_i_reg[6]/Q
                         net (fo=1, routed)           2.377     2.038    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.262 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.262    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/g_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.748ns  (logic 1.388ns (37.041%)  route 2.359ns (62.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.632    -0.480    u_vga/clk_out2
    SLICE_X49Y43         FDCE                                         r  u_vga/g_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  u_vga/g_i_reg[7]/Q
                         net (fo=1, routed)           2.359     2.021    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     3.268 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.268    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/r_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.754ns  (logic 1.413ns (37.640%)  route 2.341ns (62.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.631    -0.481    u_vga/clk_out2
    SLICE_X50Y43         FDCE                                         r  u_vga/r_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.317 r  u_vga/r_i_reg[5]/Q
                         net (fo=1, routed)           2.341     2.024    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     3.273 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.273    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.754ns  (logic 1.393ns (37.106%)  route 2.361ns (62.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.631    -0.481    u_vga/clk_out2
    SLICE_X48Y42         FDCE                                         r  u_vga/b_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  u_vga/b_i_reg[5]/Q
                         net (fo=1, routed)           2.361     2.021    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     3.273 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.273    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.770ns  (logic 1.393ns (36.960%)  route 2.376ns (63.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.631    -0.481    u_vga/clk_out2
    SLICE_X48Y42         FDCE                                         r  u_vga/b_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  u_vga/b_i_reg[7]/Q
                         net (fo=1, routed)           2.376     2.037    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     3.289 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.289    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     8.260 f  u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     8.819    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.848 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     9.677    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           377 Endpoints
Min Delay           377 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cu/FSM_sequential_st_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.110ns  (logic 1.631ns (13.468%)  route 10.479ns (86.532%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         5.880    12.110    u_cu/reset
    SLICE_X27Y21         FDCE                                         f  u_cu/FSM_sequential_st_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.676    -1.863    u_cu/clk_out1
    SLICE_X27Y21         FDCE                                         r  u_cu/FSM_sequential_st_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cu/FSM_sequential_st_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.110ns  (logic 1.631ns (13.468%)  route 10.479ns (86.532%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         5.880    12.110    u_cu/reset
    SLICE_X27Y21         FDCE                                         f  u_cu/FSM_sequential_st_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.676    -1.863    u_cu/clk_out1
    SLICE_X27Y21         FDCE                                         r  u_cu/FSM_sequential_st_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cu/frame_start_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.814ns  (logic 1.631ns (13.806%)  route 10.183ns (86.194%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         5.584    11.814    u_cu/reset
    SLICE_X26Y20         FDCE                                         f  u_cu/frame_start_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.677    -1.862    u_cu/clk_out1
    SLICE_X26Y20         FDCE                                         r  u_cu/frame_start_r_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cu/start_p_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.814ns  (logic 1.631ns (13.806%)  route 10.183ns (86.194%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         5.584    11.814    u_cu/reset
    SLICE_X26Y20         FDCE                                         f  u_cu/start_p_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.677    -1.862    u_cu/clk_out1
    SLICE_X26Y20         FDCE                                         r  u_cu/start_p_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cu/start_sync0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.814ns  (logic 1.631ns (13.806%)  route 10.183ns (86.194%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         5.584    11.814    u_cu/reset
    SLICE_X26Y20         FDCE                                         f  u_cu/start_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.677    -1.862    u_cu/clk_out1
    SLICE_X26Y20         FDCE                                         r  u_cu/start_sync0_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cu/start_sync1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.814ns  (logic 1.631ns (13.806%)  route 10.183ns (86.194%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         5.584    11.814    u_cu/reset
    SLICE_X26Y20         FDCE                                         f  u_cu/start_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.677    -1.862    u_cu/clk_out1
    SLICE_X26Y20         FDCE                                         r  u_cu/start_sync1_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cu/FSM_sequential_st_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.810ns  (logic 1.631ns (13.811%)  route 10.179ns (86.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         5.579    11.810    u_cu/reset
    SLICE_X27Y20         FDCE                                         f  u_cu/FSM_sequential_st_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.677    -1.862    u_cu/clk_out1
    SLICE_X27Y20         FDCE                                         r  u_cu/FSM_sequential_st_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cu/start_meta_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.810ns  (logic 1.631ns (13.811%)  route 10.179ns (86.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         5.579    11.810    u_cu/reset
    SLICE_X27Y20         FDCE                                         f  u_cu/start_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.677    -1.862    u_cu/clk_out1
    SLICE_X27Y20         FDCE                                         r  u_cu/start_meta_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rst_sys_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.732ns  (logic 1.631ns (13.902%)  route 10.101ns (86.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 r  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         5.502    11.732    reset
    SLICE_X26Y16         FDRE                                         r  rst_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.681    -1.858    clk_out1
    SLICE_X26Y16         FDRE                                         r  rst_sys_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cpu/u_bus/rdata_q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.647ns  (logic 1.631ns (14.003%)  route 10.016ns (85.997%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         5.417    11.647    u_cpu/u_bus/CPU_RESETN
    SLICE_X50Y20         FDCE                                         f  u_cpu/u_bus/rdata_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.665    -1.874    u_cpu/u_bus/clk_out1
    SLICE_X50Y20         FDCE                                         r  u_cpu/u_bus/rdata_q_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            u_cu/step_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.235ns (12.697%)  route 1.619ns (87.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           1.619     1.854    u_cu/btn_step
    SLICE_X29Y21         FDCE                                         r  u_cu/step_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.901    -0.251    u_cu/clk_out1
    SLICE_X29Y21         FDCE                                         r  u_cu/step_meta_reg/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            u_cpu/u_bus/mbx_cmd_arg0_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.241ns (12.933%)  route 1.621ns (87.067%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           1.621     1.817    u_cu/SW_IBUF[5]
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.045     1.862 r  u_cu/mbx_cmd_arg0_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.862    u_cpu/u_bus/mbx_cmd_arg0_r_reg[31]_0[5]
    SLICE_X43Y15         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.903    -0.249    u_cpu/u_bus/clk_out1
    SLICE_X43Y15         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[5]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            u_cpu/u_bus/mbx_cmd_arg0_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.256ns (13.579%)  route 1.628ns (86.421%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           1.628     1.838    u_cu/SW_IBUF[4]
    SLICE_X44Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.883 r  u_cu/mbx_cmd_arg0_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.883    u_cpu/u_bus/mbx_cmd_arg0_r_reg[31]_0[4]
    SLICE_X44Y13         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.904    -0.248    u_cpu/u_bus/clk_out1
    SLICE_X44Y13         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[4]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            u_cpu/u_bus/mbx_cmd_arg0_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.947ns  (logic 0.307ns (15.756%)  route 1.640ns (84.244%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.640     1.902    u_cu/SW_IBUF[2]
    SLICE_X43Y16         LUT5 (Prop_lut5_I1_O)        0.045     1.947 r  u_cu/mbx_cmd_arg0_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.947    u_cpu/u_bus/mbx_cmd_arg0_r_reg[31]_0[2]
    SLICE_X43Y16         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.902    -0.250    u_cpu/u_bus/clk_out1
    SLICE_X43Y16         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_cu/start_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.244ns (12.502%)  route 1.711ns (87.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           1.711     1.955    u_cu/btn_start
    SLICE_X27Y20         FDCE                                         r  u_cu/start_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.904    -0.248    u_cu/clk_out1
    SLICE_X27Y20         FDCE                                         r  u_cu/start_meta_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            bin_done_pe_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.094ns  (logic 0.301ns (14.358%)  route 1.793ns (85.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  BTNL_IBUF_inst/O
                         net (fo=4, routed)           1.677     1.933    BTNL_IBUF
    SLICE_X26Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.978 r  bin_done_q_i_1/O
                         net (fo=6, routed)           0.116     2.094    p_0_in
    SLICE_X26Y23         FDRE                                         r  bin_done_pe_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.900    -0.252    clk_out1
    SLICE_X26Y23         FDRE                                         r  bin_done_pe_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            bin_done_q_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.094ns  (logic 0.301ns (14.358%)  route 1.793ns (85.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  BTNL_IBUF_inst/O
                         net (fo=4, routed)           1.677     1.933    BTNL_IBUF
    SLICE_X26Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.978 r  bin_done_q_i_1/O
                         net (fo=6, routed)           0.116     2.094    p_0_in
    SLICE_X26Y23         FDRE                                         r  bin_done_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.900    -0.252    clk_out1
    SLICE_X26Y23         FDRE                                         r  bin_done_q_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            min_done_pe_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.094ns  (logic 0.301ns (14.358%)  route 1.793ns (85.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  BTNL_IBUF_inst/O
                         net (fo=4, routed)           1.677     1.933    BTNL_IBUF
    SLICE_X26Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.978 r  bin_done_q_i_1/O
                         net (fo=6, routed)           0.116     2.094    p_0_in
    SLICE_X26Y23         FDRE                                         r  min_done_pe_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.900    -0.252    clk_out1
    SLICE_X26Y23         FDRE                                         r  min_done_pe_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            min_done_q_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.094ns  (logic 0.301ns (14.358%)  route 1.793ns (85.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  BTNL_IBUF_inst/O
                         net (fo=4, routed)           1.677     1.933    BTNL_IBUF
    SLICE_X26Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.978 r  bin_done_q_i_1/O
                         net (fo=6, routed)           0.116     2.094    p_0_in
    SLICE_X26Y23         FDRE                                         r  min_done_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.900    -0.252    clk_out1
    SLICE_X26Y23         FDRE                                         r  min_done_q_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            thin_done_pe_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.094ns  (logic 0.301ns (14.358%)  route 1.793ns (85.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  BTNL_IBUF_inst/O
                         net (fo=4, routed)           1.677     1.933    BTNL_IBUF
    SLICE_X26Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.978 r  bin_done_q_i_1/O
                         net (fo=6, routed)           0.116     2.094    p_0_in
    SLICE_X26Y23         FDRE                                         r  thin_done_pe_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.900    -0.252    clk_out1
    SLICE_X26Y23         FDRE                                         r  thin_done_pe_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/min_y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.973ns  (logic 1.631ns (12.573%)  route 11.342ns (87.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         6.742    12.973    u_vga/reset
    SLICE_X63Y30         FDCE                                         f  u_vga/min_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -1.874    u_vga/clk_out2
    SLICE_X63Y30         FDCE                                         r  u_vga/min_y_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/min_y_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.973ns  (logic 1.631ns (12.573%)  route 11.342ns (87.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         6.742    12.973    u_vga/reset
    SLICE_X63Y30         FDCE                                         f  u_vga/min_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -1.874    u_vga/clk_out2
    SLICE_X63Y30         FDCE                                         r  u_vga/min_y_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/min_y_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.973ns  (logic 1.631ns (12.573%)  route 11.342ns (87.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         6.742    12.973    u_vga/reset
    SLICE_X63Y30         FDCE                                         f  u_vga/min_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -1.874    u_vga/clk_out2
    SLICE_X63Y30         FDCE                                         r  u_vga/min_y_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/min_y_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.973ns  (logic 1.631ns (12.573%)  route 11.342ns (87.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         6.742    12.973    u_vga/reset
    SLICE_X63Y30         FDCE                                         f  u_vga/min_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -1.874    u_vga/clk_out2
    SLICE_X63Y30         FDCE                                         r  u_vga/min_y_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/min_x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.834ns  (logic 1.631ns (12.708%)  route 11.203ns (87.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         6.604    12.834    u_vga/reset
    SLICE_X63Y29         FDCE                                         f  u_vga/min_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -1.874    u_vga/clk_out2
    SLICE_X63Y29         FDCE                                         r  u_vga/min_x_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/min_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.834ns  (logic 1.631ns (12.708%)  route 11.203ns (87.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         6.604    12.834    u_vga/reset
    SLICE_X63Y29         FDCE                                         f  u_vga/min_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -1.874    u_vga/clk_out2
    SLICE_X63Y29         FDCE                                         r  u_vga/min_x_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/min_x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.834ns  (logic 1.631ns (12.708%)  route 11.203ns (87.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         6.604    12.834    u_vga/reset
    SLICE_X63Y29         FDCE                                         f  u_vga/min_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -1.874    u_vga/clk_out2
    SLICE_X63Y29         FDCE                                         r  u_vga/min_x_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/min_x_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.834ns  (logic 1.631ns (12.708%)  route 11.203ns (87.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         6.604    12.834    u_vga/reset
    SLICE_X63Y29         FDCE                                         f  u_vga/min_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -1.874    u_vga/clk_out2
    SLICE_X63Y29         FDCE                                         r  u_vga/min_x_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/min_x_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.710ns  (logic 1.631ns (12.833%)  route 11.079ns (87.167%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         6.479    12.710    u_vga/reset
    SLICE_X64Y29         FDCE                                         f  u_vga/min_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.666    -1.873    u_vga/clk_out2
    SLICE_X64Y29         FDCE                                         r  u_vga/min_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/min_x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.710ns  (logic 1.631ns (12.833%)  route 11.079ns (87.167%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.599     6.106    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X49Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.230 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         6.479    12.710    u_vga/reset
    SLICE_X64Y29         FDCE                                         f  u_vga/min_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.666    -1.873    u_vga/clk_out2
    SLICE_X64Y29         FDCE                                         r  u_vga/min_x_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_bin/bin_bram_inst/b_en_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.290ns (21.137%)  route 1.082ns (78.863%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.082     1.327    u_vga/u_tmg/SW_IBUF[1]
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.045     1.372 r  u_vga/u_tmg/b_en_q_i_1/O
                         net (fo=1, routed)           0.000     1.372    u_bin/bin_bram_inst/bin_vga_en
    SLICE_X10Y42         FDRE                                         r  u_bin/bin_bram_inst/b_en_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.915    -0.237    u_bin/bin_bram_inst/clk_out2
    SLICE_X10Y42         FDRE                                         r  u_bin/bin_bram_inst/b_en_q_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/base_px_d_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.290ns (17.177%)  route 1.398ns (82.823%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.398     1.643    u_bin/bin_bram_inst/SW_IBUF[1]
    SLICE_X38Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.688 r  u_bin/bin_bram_inst/base_px_d[5]_i_1/O
                         net (fo=1, routed)           0.000     1.688    u_vga/base_px_d_reg[7]_0[1]
    SLICE_X38Y42         FDCE                                         r  u_vga/base_px_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.909    -0.243    u_vga/clk_out2
    SLICE_X38Y42         FDCE                                         r  u_vga/base_px_d_reg[5]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/base_px_d_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.290ns (17.136%)  route 1.402ns (82.864%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.402     1.647    u_bin/bin_bram_inst/SW_IBUF[1]
    SLICE_X38Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.692 r  u_bin/bin_bram_inst/base_px_d[6]_i_1/O
                         net (fo=1, routed)           0.000     1.692    u_vga/base_px_d_reg[7]_0[2]
    SLICE_X38Y42         FDCE                                         r  u_vga/base_px_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.909    -0.243    u_vga/clk_out2
    SLICE_X38Y42         FDCE                                         r  u_vga/base_px_d_reg[6]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            thinA_vga_bram/ram_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.769ns  (logic 0.290ns (16.393%)  route 1.479ns (83.607%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.012     1.257    u_vga/u_tmg/SW_IBUF[1]
    SLICE_X10Y44         LUT3 (Prop_lut3_I0_O)        0.045     1.302 r  u_vga/u_tmg/ram_reg_1_i_1/O
                         net (fo=1, routed)           0.468     1.769    thinA_vga_bram/vga_thinA_en
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.958    -0.194    thinA_vga_bram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/base_px_d_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.290ns (15.940%)  route 1.529ns (84.060%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.529     1.774    u_bin/bin_bram_inst/SW_IBUF[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.819 r  u_bin/bin_bram_inst/base_px_d[7]_i_1/O
                         net (fo=1, routed)           0.000     1.819    u_vga/base_px_d_reg[7]_0[3]
    SLICE_X38Y43         FDCE                                         r  u_vga/base_px_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.910    -0.242    u_vga/clk_out2
    SLICE_X38Y43         FDCE                                         r  u_vga/base_px_d_reg[7]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/g_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.290ns (15.908%)  route 1.533ns (84.092%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.533     1.778    u_vga/u_ovl/SW_IBUF[1]
    SLICE_X49Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  u_vga/u_ovl/g_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    u_vga/u_ovl_n_4
    SLICE_X49Y43         FDCE                                         r  u_vga/g_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.907    -0.245    u_vga/clk_out2
    SLICE_X49Y43         FDCE                                         r  u_vga/g_i_reg[7]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/base_px_d_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.826ns  (logic 0.290ns (15.879%)  route 1.536ns (84.121%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.536     1.781    u_bin/bin_bram_inst/SW_IBUF[1]
    SLICE_X38Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.826 r  u_bin/bin_bram_inst/base_px_d[4]_i_1/O
                         net (fo=1, routed)           0.000     1.826    u_vga/base_px_d_reg[7]_0[0]
    SLICE_X38Y42         FDCE                                         r  u_vga/base_px_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.909    -0.243    u_vga/clk_out2
    SLICE_X38Y42         FDCE                                         r  u_vga/base_px_d_reg[4]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/r_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.290ns (15.675%)  route 1.560ns (84.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.560     1.805    u_vga/u_ovl/SW_IBUF[1]
    SLICE_X50Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  u_vga/u_ovl/r_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.850    u_vga/u_ovl_n_9
    SLICE_X50Y42         FDCE                                         r  u_vga/r_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.904    -0.248    u_vga/clk_out2
    SLICE_X50Y42         FDCE                                         r  u_vga/r_i_reg[6]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/r_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.899ns  (logic 0.290ns (15.272%)  route 1.609ns (84.728%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.609     1.854    u_vga/u_ovl/SW_IBUF[1]
    SLICE_X49Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.899 r  u_vga/u_ovl/r_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.899    u_vga/u_ovl_n_8
    SLICE_X49Y43         FDCE                                         r  u_vga/r_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.907    -0.245    u_vga/clk_out2
    SLICE_X49Y43         FDCE                                         r  u_vga/r_i_reg[7]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/g_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.290ns (15.088%)  route 1.632ns (84.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.632     1.877    u_vga/u_ovl/SW_IBUF[1]
    SLICE_X50Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.922 r  u_vga/u_ovl/g_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.922    u_vga/u_ovl_n_5
    SLICE_X50Y42         FDCE                                         r  u_vga/g_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.904    -0.248    u_vga/clk_out2
    SLICE_X50Y42         FDCE                                         r  u_vga/g_i_reg[6]/C





