#-----------------------------------------------------------
# PlanAhead v13.1 (64-bit)
# Build 117799 by hdbuild on Thu Feb 17 11:42:17 PST 2011
# Start of session at: Tue Dec 03 15:01:21 2013
# Process ID: 4288
# Log file: C:/Users/andy.ng/Desktop/sub1/planAhead_run_2/planAhead.log
# Journal file: C:/Users/andy.ng/Desktop/sub1/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\13.1\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\13.1\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\13.1\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
start_gui -source C:/Users/andy.ng/Desktop/sub1/pa.fromNetlist.tcl
# create_project -name sub1 -dir "C:/Users/andy.ng/Desktop/sub1/planAhead_run_2" -part xc3s100ecp132-4
Parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/andy.ng/Desktop/sub1/FPGADevice.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/andy.ng/Desktop/sub1} }
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "FPGADevice.ucf"
# add_files "FPGADevice.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Design is defaulting to constrset part: xc3s100ecp132-4
Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design FPGADevice.ngc ...
WARNING:NetListWriters:298 - No output is written to FPGADevice.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus comp/IDEXSignExtend<6 : 0> on block
   FPGADevice is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus comp/IFIDInstr<14 : 0> on block
   FPGADevice is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus imemrdata<13 : 0> on block FPGADevice is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file FPGADevice.edif ...
ngc2edif: Total memory usage is 69588 kilobytes

Parsing EDIF File [.\.Xil-PlanAhead-4288-H451_1\ngc2edif\FPGADevice.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-4288-H451_1\ngc2edif\FPGADevice.edif]
INFO: [HD-ArchReader 18] Reading macro library C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARN: [HD-NETLIST 3] Netlist 'FPGADevice' is not ideal for floorplanning, since the cellview 'FPGADevice' defined in file 'FPGADevice.ngc' contains large number of primitives. Please consider enabling hierarchy in synthesis before floorplan. You can enable hierarchy in XST by setting '-keep_hierarchy=yes' or '-netlist_hierarchy=rebuilt' flags.
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [HD-LIB 0] Reading timing library C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
Parsing UCF File [C:\Users\andy.ng\Desktop\sub1\FPGADevice.ucf]
Finished Parsing UCF File [C:\Users\andy.ng\Desktop\sub1\FPGADevice.ucf]
Time (s): 6.422w
Time (s): 7.787w
set_property loc "" [get_ports {io_display[0]}]
set_property loc "" [get_ports {io_display[1]}]
set_property loc "" [get_ports {io_display[2]}]
set_property loc "" [get_ports {io_display[3]}]
set_property loc "" [get_ports {io_display[4]}]
set_property loc "" [get_ports {io_display[5]}]
set_property loc "" [get_ports {io_display[6]}]
startgroup
set_property loc PAD52 [get_ports {io_display[0]}]
endgroup
startgroup
set_property loc PAD49 [get_ports {io_display[1]}]
endgroup
startgroup
set_property loc PAD56 [get_ports {io_display[2]}]
endgroup
startgroup
set_property loc PAD59 [get_ports {io_display[3]}]
endgroup
startgroup
set_property loc PAD53 [get_ports {io_display[4]}]
endgroup
startgroup
set_property loc PAD39 [get_ports {io_display[5]}]
endgroup
startgroup
set_property loc PAD48 [get_ports {io_display[6]}]
endgroup
save_design
exit
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
