<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='526' ll='532' type='const llvm::RegisterBankInfo::InstructionMapping &amp; llvm::RegisterBankInfo::getInstructionMapping(unsigned int ID, unsigned int Cost, const llvm::RegisterBankInfo::ValueMapping * OperandsMapping, unsigned int NumOperands) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='525'>/// Method to get a uniquely generated InstructionMapping.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='237' u='c' c='_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='288' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='291' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='346' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='352' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='456' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo28getSameKindOfOperandsMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='553' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='576' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='595' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='829' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='137' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='893' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='925' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='940' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='968' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1418' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='469' u='c' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='197' u='c' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='155' u='c' c='_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='189' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='265' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='302' u='c' c='_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
