<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1458646804810" xml:lang="en-us">
  <title class="- topic/title ">TCR_EL3, Translation Control Register, EL3</title>
  <shortdesc class="- topic/shortdesc ">The TCR_EL3 controls translation table walks required for stage 1
    translation of memory accesses from EL3 and holds cacheability and shareability information for
    the accesses.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">TCR_EL3 is a 32-bit register and is part of the Virtual memory control registers functional
        group.</p>
      <fig class="- topic/fig ">
        <title class="- topic/title ">TCR_EL3 bit assignments</title>
        <image class="- topic/image " href="lau1457025760110.svg" placement="inline">
          <alt class="- topic/alt ">TCR_EL3 bit assignments</alt>
        </image>
      </fig>
      
          
      
      
      <note class="- topic/note ">
        <p class="- topic/p ">Bits[28:21], architecturally defined, are implemented in the core.</p>
      </note>
      <dl class="- topic/dl ">
      
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">HD, [22]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Dirty bit update. The possible values are:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">0</codeph></dt>
                <dd class="- topic/dd ">Dirty bit update is disabled.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">1</codeph></dt>
                <dd class="- topic/dd ">Dirty bit update is enabled.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">HA, [21]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Stage 1 Access flag update. The possible values are:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">0</codeph></dt>
                <dd class="- topic/dd ">Stage 1 Access flag update is disabled.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">1</codeph></dt>
                <dd class="- topic/dd ">Stage 1 Access flag update is enabled.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
       
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">
            
            <p class="- topic/p ">There are no configuration notes.</p>
            <p class="- topic/p ">Bit fields and details that are not provided in this description are
              architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
          </dd>
        </dlentry>
      </dl>
    </section>
  
  </refbody>
</reference>