TimeQuest Timing Analyzer report for lab1
Sun Feb 12 17:25:53 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; lab1                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 332.67 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.006 ; -33.773            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.605 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -37.201                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.006 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.398      ;
; -1.918 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.310      ;
; -1.897 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.814      ;
; -1.891 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.283      ;
; -1.863 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.255      ;
; -1.860 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.252      ;
; -1.830 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.222      ;
; -1.809 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.726      ;
; -1.782 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.699      ;
; -1.772 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.164      ;
; -1.765 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.157      ;
; -1.754 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.671      ;
; -1.751 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.668      ;
; -1.749 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.141      ;
; -1.745 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.137      ;
; -1.721 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.638      ;
; -1.717 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.109      ;
; -1.717 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.109      ;
; -1.714 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.106      ;
; -1.687 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.079      ;
; -1.684 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.076      ;
; -1.663 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.580      ;
; -1.656 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.573      ;
; -1.640 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.557      ;
; -1.636 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.553      ;
; -1.626 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.018      ;
; -1.619 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.011      ;
; -1.619 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.391      ; 3.011      ;
; -1.608 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.525      ;
; -1.608 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.525      ;
; -1.603 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.995      ;
; -1.603 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.995      ;
; -1.602 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.522      ;
; -1.599 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.991      ;
; -1.578 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.495      ;
; -1.575 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.492      ;
; -1.571 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.963      ;
; -1.571 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.963      ;
; -1.571 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.963      ;
; -1.568 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.960      ;
; -1.541 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.933      ;
; -1.541 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.933      ;
; -1.538 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.930      ;
; -1.514 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.434      ;
; -1.510 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.427      ;
; -1.510 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.427      ;
; -1.494 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.411      ;
; -1.494 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.411      ;
; -1.487 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.407      ;
; -1.481 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.873      ;
; -1.480 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.380      ;
; -1.480 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.872      ;
; -1.473 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.865      ;
; -1.473 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.865      ;
; -1.462 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.379      ;
; -1.462 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.379      ;
; -1.459 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.379      ;
; -1.457 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.849      ;
; -1.457 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.849      ;
; -1.456 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.376      ;
; -1.454 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.846      ;
; -1.453 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.845      ;
; -1.432 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.349      ;
; -1.432 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.349      ;
; -1.426 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.346      ;
; -1.425 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.817      ;
; -1.425 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.817      ;
; -1.425 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.817      ;
; -1.424 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.816      ;
; -1.395 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.787      ;
; -1.395 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.787      ;
; -1.395 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.787      ;
; -1.392 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.784      ;
; -1.372 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.289      ;
; -1.368 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.288      ;
; -1.364 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.281      ;
; -1.361 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.281      ;
; -1.348 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.265      ;
; -1.345 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.262      ;
; -1.345 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.265      ;
; -1.341 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.261      ;
; -1.335 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.727      ;
; -1.334 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.726      ;
; -1.334 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.234      ;
; -1.331 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.231      ;
; -1.327 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.719      ;
; -1.327 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.719      ;
; -1.316 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.233      ;
; -1.315 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.232      ;
; -1.313 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.233      ;
; -1.313 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.233      ;
; -1.311 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.703      ;
; -1.311 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.703      ;
; -1.310 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.230      ;
; -1.308 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.700      ;
; -1.307 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.391      ; 2.699      ;
; -1.304 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.204      ;
; -1.286 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.203      ;
; -1.286 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.203      ;
; -1.283 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.203      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.605 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.393      ;
; 0.614 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.402      ;
; 0.717 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.030      ;
; 0.718 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.031      ;
; 0.719 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.032      ;
; 0.719 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.032      ;
; 0.721 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.034      ;
; 0.721 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.034      ;
; 0.727 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.515      ;
; 0.736 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.524      ;
; 0.737 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.033      ;
; 0.744 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.533      ;
; 0.745 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.533      ;
; 0.747 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.060      ;
; 0.754 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.542      ;
; 0.754 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.542      ;
; 0.755 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.048      ;
; 0.867 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.655      ;
; 0.867 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.655      ;
; 0.876 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.664      ;
; 0.876 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.664      ;
; 0.885 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.673      ;
; 0.885 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.673      ;
; 0.886 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.671      ;
; 0.894 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.682      ;
; 0.894 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.682      ;
; 0.895 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.680      ;
; 1.007 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.795      ;
; 1.007 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.795      ;
; 1.010 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.795      ;
; 1.016 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.804      ;
; 1.016 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.804      ;
; 1.019 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.804      ;
; 1.025 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.813      ;
; 1.025 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.813      ;
; 1.026 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.811      ;
; 1.027 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.812      ;
; 1.034 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.822      ;
; 1.034 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.822      ;
; 1.035 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.820      ;
; 1.036 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.821      ;
; 1.072 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.385      ;
; 1.072 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.385      ;
; 1.073 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.386      ;
; 1.080 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.393      ;
; 1.082 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.395      ;
; 1.082 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.395      ;
; 1.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.402      ;
; 1.091 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.404      ;
; 1.091 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.404      ;
; 1.092 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.098 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.411      ;
; 1.099 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 0.000        ; 0.078      ; 1.391      ;
; 1.101 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.108 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 0.000        ; 0.078      ; 1.400      ;
; 1.110 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.147 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.935      ;
; 1.147 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.935      ;
; 1.150 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.935      ;
; 1.150 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.935      ;
; 1.156 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.944      ;
; 1.156 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.944      ;
; 1.159 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.944      ;
; 1.159 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.944      ;
; 1.165 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.953      ;
; 1.166 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.951      ;
; 1.167 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.952      ;
; 1.167 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.952      ;
; 1.174 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.576      ; 1.962      ;
; 1.175 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.573      ; 1.960      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 380.52 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.628 ; -27.546           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.541 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -37.201                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.628 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.373      ; 3.003      ;
; -1.570 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.499      ;
; -1.549 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.924      ;
; -1.549 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.924      ;
; -1.506 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.881      ;
; -1.502 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.877      ;
; -1.491 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.420      ;
; -1.491 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.420      ;
; -1.463 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.838      ;
; -1.448 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.377      ;
; -1.444 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.373      ;
; -1.428 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.803      ;
; -1.423 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.798      ;
; -1.423 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.798      ;
; -1.416 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.791      ;
; -1.405 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.334      ;
; -1.380 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.755      ;
; -1.380 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.755      ;
; -1.376 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.751      ;
; -1.370 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.299      ;
; -1.365 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.294      ;
; -1.365 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.294      ;
; -1.358 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.287      ;
; -1.341 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.716      ;
; -1.337 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.712      ;
; -1.322 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.251      ;
; -1.322 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.251      ;
; -1.318 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.247      ;
; -1.302 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.677      ;
; -1.302 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.677      ;
; -1.297 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.672      ;
; -1.297 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.672      ;
; -1.290 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.665      ;
; -1.290 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.665      ;
; -1.283 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.212      ;
; -1.279 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.208      ;
; -1.254 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.629      ;
; -1.254 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.629      ;
; -1.254 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.629      ;
; -1.250 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.625      ;
; -1.244 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.173      ;
; -1.244 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.173      ;
; -1.239 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.168      ;
; -1.239 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.168      ;
; -1.232 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.161      ;
; -1.232 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.161      ;
; -1.215 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.126      ;
; -1.215 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.590      ;
; -1.215 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.590      ;
; -1.211 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.586      ;
; -1.196 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.125      ;
; -1.196 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.125      ;
; -1.196 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.125      ;
; -1.192 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.121      ;
; -1.176 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.551      ;
; -1.176 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.551      ;
; -1.171 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.546      ;
; -1.171 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.546      ;
; -1.171 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.546      ;
; -1.171 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.546      ;
; -1.164 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.539      ;
; -1.164 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.539      ;
; -1.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.086      ;
; -1.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.086      ;
; -1.153 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.082      ;
; -1.128 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.503      ;
; -1.128 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.503      ;
; -1.128 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.503      ;
; -1.127 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.502      ;
; -1.118 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.047      ;
; -1.118 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.047      ;
; -1.113 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.042      ;
; -1.113 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.042      ;
; -1.113 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.042      ;
; -1.113 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.042      ;
; -1.106 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.035      ;
; -1.106 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.035      ;
; -1.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.000      ;
; -1.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.464      ;
; -1.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.464      ;
; -1.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.464      ;
; -1.086 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 1.997      ;
; -1.085 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.460      ;
; -1.070 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 1.999      ;
; -1.070 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 1.999      ;
; -1.070 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 1.999      ;
; -1.069 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 1.998      ;
; -1.066 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 1.995      ;
; -1.050 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; -0.091     ; 1.961      ;
; -1.050 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.425      ;
; -1.050 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.425      ;
; -1.045 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.420      ;
; -1.045 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.420      ;
; -1.045 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.420      ;
; -1.045 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.420      ;
; -1.038 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.413      ;
; -1.038 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.373      ; 2.413      ;
; -1.031 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 1.960      ;
; -1.031 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 1.960      ;
; -1.031 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 1.960      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.541 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.273      ;
; 0.556 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.288      ;
; 0.640 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.372      ;
; 0.663 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.395      ;
; 0.663 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.395      ;
; 0.667 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.953      ;
; 0.668 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.954      ;
; 0.668 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.400      ;
; 0.669 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.955      ;
; 0.670 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.956      ;
; 0.673 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.959      ;
; 0.673 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.959      ;
; 0.678 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.410      ;
; 0.680 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.412      ;
; 0.684 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.691 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.977      ;
; 0.692 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.978      ;
; 0.706 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.761 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.493      ;
; 0.762 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.494      ;
; 0.784 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.516      ;
; 0.785 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.517      ;
; 0.785 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.517      ;
; 0.789 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.521      ;
; 0.790 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.522      ;
; 0.799 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.531      ;
; 0.800 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.532      ;
; 0.802 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.534      ;
; 0.883 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.615      ;
; 0.883 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.615      ;
; 0.884 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.616      ;
; 0.906 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.638      ;
; 0.906 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.638      ;
; 0.907 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.639      ;
; 0.907 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.639      ;
; 0.911 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.643      ;
; 0.911 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.643      ;
; 0.912 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.644      ;
; 0.921 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.653      ;
; 0.921 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.653      ;
; 0.922 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.654      ;
; 0.924 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.656      ;
; 0.987 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.273      ;
; 0.989 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.275      ;
; 0.990 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.276      ;
; 0.990 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.276      ;
; 0.993 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.279      ;
; 0.994 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.280      ;
; 1.002 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.288      ;
; 1.004 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.272      ;
; 1.004 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.272      ;
; 1.005 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.737      ;
; 1.005 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.737      ;
; 1.006 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.738      ;
; 1.006 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.738      ;
; 1.007 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.293      ;
; 1.007 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.293      ;
; 1.009 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.277      ;
; 1.010 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.279      ;
; 1.015 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.301      ;
; 1.019 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.288      ;
; 1.020 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.023 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.290      ;
; 1.023 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.291      ;
; 1.028 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.760      ;
; 1.028 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.760      ;
; 1.029 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.761      ;
; 1.029 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.761      ;
; 1.033 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.765      ;
; 1.033 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.765      ;
; 1.034 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.766      ;
; 1.034 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.766      ;
; 1.043 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.775      ;
; 1.043 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.775      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.357 ; -2.924            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.253 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -27.702                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.357 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.499      ;
; -0.312 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.454      ;
; -0.293 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.435      ;
; -0.293 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.435      ;
; -0.289 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.431      ;
; -0.283 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.425      ;
; -0.276 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.227      ;
; -0.246 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.388      ;
; -0.244 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.386      ;
; -0.231 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.182      ;
; -0.229 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.371      ;
; -0.225 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.367      ;
; -0.225 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.367      ;
; -0.225 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.367      ;
; -0.221 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.363      ;
; -0.215 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.357      ;
; -0.215 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.357      ;
; -0.212 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.163      ;
; -0.212 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.163      ;
; -0.208 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.159      ;
; -0.202 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.153      ;
; -0.178 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.320      ;
; -0.177 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.319      ;
; -0.176 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.318      ;
; -0.165 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.116      ;
; -0.163 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.114      ;
; -0.161 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.303      ;
; -0.161 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.303      ;
; -0.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.299      ;
; -0.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.299      ;
; -0.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.299      ;
; -0.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.299      ;
; -0.153 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.295      ;
; -0.148 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.290      ;
; -0.148 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.099      ;
; -0.147 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.289      ;
; -0.147 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.289      ;
; -0.144 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.095      ;
; -0.144 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.095      ;
; -0.144 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.095      ;
; -0.140 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.091      ;
; -0.134 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.085      ;
; -0.134 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.085      ;
; -0.110 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.252      ;
; -0.109 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.251      ;
; -0.108 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.250      ;
; -0.108 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.250      ;
; -0.097 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.048      ;
; -0.096 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.047      ;
; -0.095 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.046      ;
; -0.093 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.235      ;
; -0.093 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.235      ;
; -0.093 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.235      ;
; -0.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.231      ;
; -0.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.231      ;
; -0.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.231      ;
; -0.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.231      ;
; -0.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.231      ;
; -0.086 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; -0.045     ; 1.028      ;
; -0.080 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.222      ;
; -0.080 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.222      ;
; -0.080 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.031      ;
; -0.080 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.031      ;
; -0.079 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.221      ;
; -0.079 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.221      ;
; -0.076 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.027      ;
; -0.076 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.027      ;
; -0.076 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.027      ;
; -0.076 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.027      ;
; -0.072 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.023      ;
; -0.067 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.018      ;
; -0.066 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.017      ;
; -0.066 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.017      ;
; -0.042 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.184      ;
; -0.041 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.183      ;
; -0.041 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.183      ;
; -0.040 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.182      ;
; -0.029 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 0.980      ;
; -0.028 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 0.979      ;
; -0.027 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.036     ; 0.978      ;
; -0.027 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 0.978      ;
; -0.025 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.167      ;
; -0.025 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.167      ;
; -0.025 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.167      ;
; -0.025 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.167      ;
; -0.022 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; -0.045     ; 0.964      ;
; -0.021 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.163      ;
; -0.021 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.163      ;
; -0.021 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.163      ;
; -0.021 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.163      ;
; -0.018 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; -0.045     ; 0.960      ;
; -0.014 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; -0.045     ; 0.956      ;
; -0.012 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.154      ;
; -0.012 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 0.963      ;
; -0.012 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.154      ;
; -0.012 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 0.963      ;
; -0.012 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 0.963      ;
; -0.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.153      ;
; -0.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.153      ;
; -0.008 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 0.959      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.253 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.573      ;
; 0.256 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.576      ;
; 0.285 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.414      ;
; 0.286 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.415      ;
; 0.287 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.416      ;
; 0.287 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.416      ;
; 0.293 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.427      ;
; 0.303 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.307 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.627      ;
; 0.310 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.630      ;
; 0.319 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.639      ;
; 0.319 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.639      ;
; 0.322 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.642      ;
; 0.322 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.642      ;
; 0.372 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.692      ;
; 0.373 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.693      ;
; 0.375 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.695      ;
; 0.376 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.696      ;
; 0.383 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.703      ;
; 0.385 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.705      ;
; 0.385 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.705      ;
; 0.386 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.706      ;
; 0.388 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.708      ;
; 0.388 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.708      ;
; 0.434 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.563      ;
; 0.435 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.564      ;
; 0.435 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.564      ;
; 0.438 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.758      ;
; 0.438 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.758      ;
; 0.439 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.759      ;
; 0.441 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.761      ;
; 0.441 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.761      ;
; 0.442 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.762      ;
; 0.443 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.573      ;
; 0.445 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.574      ;
; 0.447 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.576      ;
; 0.447 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.576      ;
; 0.448 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.577      ;
; 0.448 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.577      ;
; 0.449 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.769      ;
; 0.450 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.770      ;
; 0.451 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.571      ;
; 0.451 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.771      ;
; 0.451 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.771      ;
; 0.452 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.772      ;
; 0.453 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.773      ;
; 0.454 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.774      ;
; 0.454 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.774      ;
; 0.455 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.497 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.626      ;
; 0.498 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.627      ;
; 0.498 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.627      ;
; 0.500 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.629      ;
; 0.501 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.630      ;
; 0.501 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.630      ;
; 0.504 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.824      ;
; 0.504 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.824      ;
; 0.505 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.825      ;
; 0.505 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.825      ;
; 0.505 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.626      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.006  ; 0.253 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.006  ; 0.253 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -33.773 ; 0.0   ; 0.0      ; 0.0     ; -37.201             ;
;  clk             ; -33.773 ; 0.000 ; N/A      ; N/A     ; -37.201             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pba                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 276      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 276      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pba        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led3        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pba        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led3        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Feb 12 17:25:50 2017
Info: Command: quartus_sta lab1 -c lab1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.006             -33.773 clk 
Info (332146): Worst-case hold slack is 0.605
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.605               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.201 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.628             -27.546 clk 
Info (332146): Worst-case hold slack is 0.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.541               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.201 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.357              -2.924 clk 
Info (332146): Worst-case hold slack is 0.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.253               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.702 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 911 megabytes
    Info: Processing ended: Sun Feb 12 17:25:53 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


