{"vcs1":{"timestamp_begin":1732638119.649122329, "rt":3.04, "ut":0.96, "st":0.36}}
{"vcselab":{"timestamp_begin":1732638122.767486297, "rt":0.96, "ut":0.33, "st":0.04}}
{"link":{"timestamp_begin":1732638123.805353877, "rt":0.37, "ut":0.20, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732638118.998936400}
{"VCS_COMP_START_TIME": 1732638118.998936400}
{"VCS_COMP_END_TIME": 1732638143.598012901}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 359644}}
{"stitch_vcselab": {"peak_mem": 242248}}
