Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:48:13 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_bd_0_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 7          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ap_ctrl_start relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ap_rst relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_done relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_idle relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_ready relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on p_11_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on p_ce0 relative to clock(s) ap_clk
Related violations: <none>


