
os2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008658  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  080087e8  080087e8  000187e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088d0  080088d0  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  080088d0  080088d0  000188d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088d8  080088d8  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088d8  080088d8  000188d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088dc  080088dc  000188dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  080088e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042a4  20000018  080088f8  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200042bc  080088f8  000242bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016144  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003007  00000000  00000000  0003618c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c0  00000000  00000000  00039198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011a8  00000000  00000000  0003a458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022030  00000000  00000000  0003b600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000138a3  00000000  00000000  0005d630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3105  00000000  00000000  00070ed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00143fd8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f78  00000000  00000000  0014402c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000018 	.word	0x20000018
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080087d0 	.word	0x080087d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000001c 	.word	0x2000001c
 80001cc:	080087d0 	.word	0x080087d0

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2f>:
 800096c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000970:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000974:	bf24      	itt	cs
 8000976:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800097a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800097e:	d90d      	bls.n	800099c <__aeabi_d2f+0x30>
 8000980:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000984:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000988:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800098c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000990:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000994:	bf08      	it	eq
 8000996:	f020 0001 	biceq.w	r0, r0, #1
 800099a:	4770      	bx	lr
 800099c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a0:	d121      	bne.n	80009e6 <__aeabi_d2f+0x7a>
 80009a2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009a6:	bfbc      	itt	lt
 80009a8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009ac:	4770      	bxlt	lr
 80009ae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009b6:	f1c2 0218 	rsb	r2, r2, #24
 80009ba:	f1c2 0c20 	rsb	ip, r2, #32
 80009be:	fa10 f30c 	lsls.w	r3, r0, ip
 80009c2:	fa20 f002 	lsr.w	r0, r0, r2
 80009c6:	bf18      	it	ne
 80009c8:	f040 0001 	orrne.w	r0, r0, #1
 80009cc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009d4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d8:	ea40 000c 	orr.w	r0, r0, ip
 80009dc:	fa23 f302 	lsr.w	r3, r3, r2
 80009e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009e4:	e7cc      	b.n	8000980 <__aeabi_d2f+0x14>
 80009e6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ea:	d107      	bne.n	80009fc <__aeabi_d2f+0x90>
 80009ec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f0:	bf1e      	ittt	ne
 80009f2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009f6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009fa:	4770      	bxne	lr
 80009fc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <__aeabi_uldivmod>:
 8000a0c:	b953      	cbnz	r3, 8000a24 <__aeabi_uldivmod+0x18>
 8000a0e:	b94a      	cbnz	r2, 8000a24 <__aeabi_uldivmod+0x18>
 8000a10:	2900      	cmp	r1, #0
 8000a12:	bf08      	it	eq
 8000a14:	2800      	cmpeq	r0, #0
 8000a16:	bf1c      	itt	ne
 8000a18:	f04f 31ff 	movne.w	r1, #4294967295
 8000a1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a20:	f000 b96e 	b.w	8000d00 <__aeabi_idiv0>
 8000a24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a2c:	f000 f806 	bl	8000a3c <__udivmoddi4>
 8000a30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a38:	b004      	add	sp, #16
 8000a3a:	4770      	bx	lr

08000a3c <__udivmoddi4>:
 8000a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a40:	9d08      	ldr	r5, [sp, #32]
 8000a42:	4604      	mov	r4, r0
 8000a44:	468c      	mov	ip, r1
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	f040 8083 	bne.w	8000b52 <__udivmoddi4+0x116>
 8000a4c:	428a      	cmp	r2, r1
 8000a4e:	4617      	mov	r7, r2
 8000a50:	d947      	bls.n	8000ae2 <__udivmoddi4+0xa6>
 8000a52:	fab2 f282 	clz	r2, r2
 8000a56:	b142      	cbz	r2, 8000a6a <__udivmoddi4+0x2e>
 8000a58:	f1c2 0020 	rsb	r0, r2, #32
 8000a5c:	fa24 f000 	lsr.w	r0, r4, r0
 8000a60:	4091      	lsls	r1, r2
 8000a62:	4097      	lsls	r7, r2
 8000a64:	ea40 0c01 	orr.w	ip, r0, r1
 8000a68:	4094      	lsls	r4, r2
 8000a6a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000a6e:	0c23      	lsrs	r3, r4, #16
 8000a70:	fbbc f6f8 	udiv	r6, ip, r8
 8000a74:	fa1f fe87 	uxth.w	lr, r7
 8000a78:	fb08 c116 	mls	r1, r8, r6, ip
 8000a7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a80:	fb06 f10e 	mul.w	r1, r6, lr
 8000a84:	4299      	cmp	r1, r3
 8000a86:	d909      	bls.n	8000a9c <__udivmoddi4+0x60>
 8000a88:	18fb      	adds	r3, r7, r3
 8000a8a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000a8e:	f080 8119 	bcs.w	8000cc4 <__udivmoddi4+0x288>
 8000a92:	4299      	cmp	r1, r3
 8000a94:	f240 8116 	bls.w	8000cc4 <__udivmoddi4+0x288>
 8000a98:	3e02      	subs	r6, #2
 8000a9a:	443b      	add	r3, r7
 8000a9c:	1a5b      	subs	r3, r3, r1
 8000a9e:	b2a4      	uxth	r4, r4
 8000aa0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000aa4:	fb08 3310 	mls	r3, r8, r0, r3
 8000aa8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000aac:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ab0:	45a6      	cmp	lr, r4
 8000ab2:	d909      	bls.n	8000ac8 <__udivmoddi4+0x8c>
 8000ab4:	193c      	adds	r4, r7, r4
 8000ab6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000aba:	f080 8105 	bcs.w	8000cc8 <__udivmoddi4+0x28c>
 8000abe:	45a6      	cmp	lr, r4
 8000ac0:	f240 8102 	bls.w	8000cc8 <__udivmoddi4+0x28c>
 8000ac4:	3802      	subs	r0, #2
 8000ac6:	443c      	add	r4, r7
 8000ac8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000acc:	eba4 040e 	sub.w	r4, r4, lr
 8000ad0:	2600      	movs	r6, #0
 8000ad2:	b11d      	cbz	r5, 8000adc <__udivmoddi4+0xa0>
 8000ad4:	40d4      	lsrs	r4, r2
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	e9c5 4300 	strd	r4, r3, [r5]
 8000adc:	4631      	mov	r1, r6
 8000ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae2:	b902      	cbnz	r2, 8000ae6 <__udivmoddi4+0xaa>
 8000ae4:	deff      	udf	#255	; 0xff
 8000ae6:	fab2 f282 	clz	r2, r2
 8000aea:	2a00      	cmp	r2, #0
 8000aec:	d150      	bne.n	8000b90 <__udivmoddi4+0x154>
 8000aee:	1bcb      	subs	r3, r1, r7
 8000af0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000af4:	fa1f f887 	uxth.w	r8, r7
 8000af8:	2601      	movs	r6, #1
 8000afa:	fbb3 fcfe 	udiv	ip, r3, lr
 8000afe:	0c21      	lsrs	r1, r4, #16
 8000b00:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b08:	fb08 f30c 	mul.w	r3, r8, ip
 8000b0c:	428b      	cmp	r3, r1
 8000b0e:	d907      	bls.n	8000b20 <__udivmoddi4+0xe4>
 8000b10:	1879      	adds	r1, r7, r1
 8000b12:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b16:	d202      	bcs.n	8000b1e <__udivmoddi4+0xe2>
 8000b18:	428b      	cmp	r3, r1
 8000b1a:	f200 80e9 	bhi.w	8000cf0 <__udivmoddi4+0x2b4>
 8000b1e:	4684      	mov	ip, r0
 8000b20:	1ac9      	subs	r1, r1, r3
 8000b22:	b2a3      	uxth	r3, r4
 8000b24:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b28:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b2c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000b30:	fb08 f800 	mul.w	r8, r8, r0
 8000b34:	45a0      	cmp	r8, r4
 8000b36:	d907      	bls.n	8000b48 <__udivmoddi4+0x10c>
 8000b38:	193c      	adds	r4, r7, r4
 8000b3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b3e:	d202      	bcs.n	8000b46 <__udivmoddi4+0x10a>
 8000b40:	45a0      	cmp	r8, r4
 8000b42:	f200 80d9 	bhi.w	8000cf8 <__udivmoddi4+0x2bc>
 8000b46:	4618      	mov	r0, r3
 8000b48:	eba4 0408 	sub.w	r4, r4, r8
 8000b4c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b50:	e7bf      	b.n	8000ad2 <__udivmoddi4+0x96>
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d909      	bls.n	8000b6a <__udivmoddi4+0x12e>
 8000b56:	2d00      	cmp	r5, #0
 8000b58:	f000 80b1 	beq.w	8000cbe <__udivmoddi4+0x282>
 8000b5c:	2600      	movs	r6, #0
 8000b5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000b62:	4630      	mov	r0, r6
 8000b64:	4631      	mov	r1, r6
 8000b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6a:	fab3 f683 	clz	r6, r3
 8000b6e:	2e00      	cmp	r6, #0
 8000b70:	d14a      	bne.n	8000c08 <__udivmoddi4+0x1cc>
 8000b72:	428b      	cmp	r3, r1
 8000b74:	d302      	bcc.n	8000b7c <__udivmoddi4+0x140>
 8000b76:	4282      	cmp	r2, r0
 8000b78:	f200 80b8 	bhi.w	8000cec <__udivmoddi4+0x2b0>
 8000b7c:	1a84      	subs	r4, r0, r2
 8000b7e:	eb61 0103 	sbc.w	r1, r1, r3
 8000b82:	2001      	movs	r0, #1
 8000b84:	468c      	mov	ip, r1
 8000b86:	2d00      	cmp	r5, #0
 8000b88:	d0a8      	beq.n	8000adc <__udivmoddi4+0xa0>
 8000b8a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000b8e:	e7a5      	b.n	8000adc <__udivmoddi4+0xa0>
 8000b90:	f1c2 0320 	rsb	r3, r2, #32
 8000b94:	fa20 f603 	lsr.w	r6, r0, r3
 8000b98:	4097      	lsls	r7, r2
 8000b9a:	fa01 f002 	lsl.w	r0, r1, r2
 8000b9e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba2:	40d9      	lsrs	r1, r3
 8000ba4:	4330      	orrs	r0, r6
 8000ba6:	0c03      	lsrs	r3, r0, #16
 8000ba8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000bac:	fa1f f887 	uxth.w	r8, r7
 8000bb0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000bb4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bb8:	fb06 f108 	mul.w	r1, r6, r8
 8000bbc:	4299      	cmp	r1, r3
 8000bbe:	fa04 f402 	lsl.w	r4, r4, r2
 8000bc2:	d909      	bls.n	8000bd8 <__udivmoddi4+0x19c>
 8000bc4:	18fb      	adds	r3, r7, r3
 8000bc6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000bca:	f080 808d 	bcs.w	8000ce8 <__udivmoddi4+0x2ac>
 8000bce:	4299      	cmp	r1, r3
 8000bd0:	f240 808a 	bls.w	8000ce8 <__udivmoddi4+0x2ac>
 8000bd4:	3e02      	subs	r6, #2
 8000bd6:	443b      	add	r3, r7
 8000bd8:	1a5b      	subs	r3, r3, r1
 8000bda:	b281      	uxth	r1, r0
 8000bdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000be0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000be4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000be8:	fb00 f308 	mul.w	r3, r0, r8
 8000bec:	428b      	cmp	r3, r1
 8000bee:	d907      	bls.n	8000c00 <__udivmoddi4+0x1c4>
 8000bf0:	1879      	adds	r1, r7, r1
 8000bf2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000bf6:	d273      	bcs.n	8000ce0 <__udivmoddi4+0x2a4>
 8000bf8:	428b      	cmp	r3, r1
 8000bfa:	d971      	bls.n	8000ce0 <__udivmoddi4+0x2a4>
 8000bfc:	3802      	subs	r0, #2
 8000bfe:	4439      	add	r1, r7
 8000c00:	1acb      	subs	r3, r1, r3
 8000c02:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c06:	e778      	b.n	8000afa <__udivmoddi4+0xbe>
 8000c08:	f1c6 0c20 	rsb	ip, r6, #32
 8000c0c:	fa03 f406 	lsl.w	r4, r3, r6
 8000c10:	fa22 f30c 	lsr.w	r3, r2, ip
 8000c14:	431c      	orrs	r4, r3
 8000c16:	fa20 f70c 	lsr.w	r7, r0, ip
 8000c1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000c1e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000c22:	fa21 f10c 	lsr.w	r1, r1, ip
 8000c26:	431f      	orrs	r7, r3
 8000c28:	0c3b      	lsrs	r3, r7, #16
 8000c2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c2e:	fa1f f884 	uxth.w	r8, r4
 8000c32:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c36:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000c3a:	fb09 fa08 	mul.w	sl, r9, r8
 8000c3e:	458a      	cmp	sl, r1
 8000c40:	fa02 f206 	lsl.w	r2, r2, r6
 8000c44:	fa00 f306 	lsl.w	r3, r0, r6
 8000c48:	d908      	bls.n	8000c5c <__udivmoddi4+0x220>
 8000c4a:	1861      	adds	r1, r4, r1
 8000c4c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c50:	d248      	bcs.n	8000ce4 <__udivmoddi4+0x2a8>
 8000c52:	458a      	cmp	sl, r1
 8000c54:	d946      	bls.n	8000ce4 <__udivmoddi4+0x2a8>
 8000c56:	f1a9 0902 	sub.w	r9, r9, #2
 8000c5a:	4421      	add	r1, r4
 8000c5c:	eba1 010a 	sub.w	r1, r1, sl
 8000c60:	b2bf      	uxth	r7, r7
 8000c62:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c66:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c6a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000c6e:	fb00 f808 	mul.w	r8, r0, r8
 8000c72:	45b8      	cmp	r8, r7
 8000c74:	d907      	bls.n	8000c86 <__udivmoddi4+0x24a>
 8000c76:	19e7      	adds	r7, r4, r7
 8000c78:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c7c:	d22e      	bcs.n	8000cdc <__udivmoddi4+0x2a0>
 8000c7e:	45b8      	cmp	r8, r7
 8000c80:	d92c      	bls.n	8000cdc <__udivmoddi4+0x2a0>
 8000c82:	3802      	subs	r0, #2
 8000c84:	4427      	add	r7, r4
 8000c86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c8a:	eba7 0708 	sub.w	r7, r7, r8
 8000c8e:	fba0 8902 	umull	r8, r9, r0, r2
 8000c92:	454f      	cmp	r7, r9
 8000c94:	46c6      	mov	lr, r8
 8000c96:	4649      	mov	r1, r9
 8000c98:	d31a      	bcc.n	8000cd0 <__udivmoddi4+0x294>
 8000c9a:	d017      	beq.n	8000ccc <__udivmoddi4+0x290>
 8000c9c:	b15d      	cbz	r5, 8000cb6 <__udivmoddi4+0x27a>
 8000c9e:	ebb3 020e 	subs.w	r2, r3, lr
 8000ca2:	eb67 0701 	sbc.w	r7, r7, r1
 8000ca6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000caa:	40f2      	lsrs	r2, r6
 8000cac:	ea4c 0202 	orr.w	r2, ip, r2
 8000cb0:	40f7      	lsrs	r7, r6
 8000cb2:	e9c5 2700 	strd	r2, r7, [r5]
 8000cb6:	2600      	movs	r6, #0
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	462e      	mov	r6, r5
 8000cc0:	4628      	mov	r0, r5
 8000cc2:	e70b      	b.n	8000adc <__udivmoddi4+0xa0>
 8000cc4:	4606      	mov	r6, r0
 8000cc6:	e6e9      	b.n	8000a9c <__udivmoddi4+0x60>
 8000cc8:	4618      	mov	r0, r3
 8000cca:	e6fd      	b.n	8000ac8 <__udivmoddi4+0x8c>
 8000ccc:	4543      	cmp	r3, r8
 8000cce:	d2e5      	bcs.n	8000c9c <__udivmoddi4+0x260>
 8000cd0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000cd4:	eb69 0104 	sbc.w	r1, r9, r4
 8000cd8:	3801      	subs	r0, #1
 8000cda:	e7df      	b.n	8000c9c <__udivmoddi4+0x260>
 8000cdc:	4608      	mov	r0, r1
 8000cde:	e7d2      	b.n	8000c86 <__udivmoddi4+0x24a>
 8000ce0:	4660      	mov	r0, ip
 8000ce2:	e78d      	b.n	8000c00 <__udivmoddi4+0x1c4>
 8000ce4:	4681      	mov	r9, r0
 8000ce6:	e7b9      	b.n	8000c5c <__udivmoddi4+0x220>
 8000ce8:	4666      	mov	r6, ip
 8000cea:	e775      	b.n	8000bd8 <__udivmoddi4+0x19c>
 8000cec:	4630      	mov	r0, r6
 8000cee:	e74a      	b.n	8000b86 <__udivmoddi4+0x14a>
 8000cf0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cf4:	4439      	add	r1, r7
 8000cf6:	e713      	b.n	8000b20 <__udivmoddi4+0xe4>
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	443c      	add	r4, r7
 8000cfc:	e724      	b.n	8000b48 <__udivmoddi4+0x10c>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_idiv0>:
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop

08000d04 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d04:	b480      	push	{r7}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	4a07      	ldr	r2, [pc, #28]	; (8000d30 <vApplicationGetIdleTaskMemory+0x2c>)
 8000d14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	4a06      	ldr	r2, [pc, #24]	; (8000d34 <vApplicationGetIdleTaskMemory+0x30>)
 8000d1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2280      	movs	r2, #128	; 0x80
 8000d20:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000d22:	bf00      	nop
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	20000034 	.word	0x20000034
 8000d34:	20000088 	.word	0x20000088

08000d38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d38:	b5b0      	push	{r4, r5, r7, lr}
 8000d3a:	b0ae      	sub	sp, #184	; 0xb8
 8000d3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d3e:	f001 ff13 	bl	8002b68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d42:	f000 f8db 	bl	8000efc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d46:	f000 fb83 	bl	8001450 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000d4a:	f000 fb03 	bl	8001354 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8000d4e:	f000 f995 	bl	800107c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000d52:	f000 fa09 	bl	8001168 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8000d56:	f000 fb27 	bl	80013a8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000d5a:	f000 fb4f 	bl	80013fc <MX_USART3_UART_Init>
  MX_UART5_Init();
 8000d5e:	f000 facf 	bl	8001300 <MX_UART5_Init>
  MX_TIM2_Init();
 8000d62:	f000 f937 	bl	8000fd4 <MX_TIM2_Init>
  MX_TIM8_Init();
 8000d66:	f000 fa75 	bl	8001254 <MX_TIM8_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of CameraUARTSem */
  osSemaphoreDef(CameraUARTSem);
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000d70:	2300      	movs	r3, #0
 8000d72:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  CameraUARTSemHandle = osSemaphoreCreate(osSemaphore(CameraUARTSem), 1);
 8000d76:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f005 f844 	bl	8005e0a <osSemaphoreCreate>
 8000d82:	4603      	mov	r3, r0
 8000d84:	4a4e      	ldr	r2, [pc, #312]	; (8000ec0 <main+0x188>)
 8000d86:	6013      	str	r3, [r2, #0]

  /* definition and creation of GyroReadySem */
  osSemaphoreDef(GyroReadySem);
 8000d88:	2300      	movs	r3, #0
 8000d8a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000d8e:	2300      	movs	r3, #0
 8000d90:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  GyroReadySemHandle = osSemaphoreCreate(osSemaphore(GyroReadySem), 1);
 8000d94:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000d98:	2101      	movs	r1, #1
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f005 f835 	bl	8005e0a <osSemaphoreCreate>
 8000da0:	4603      	mov	r3, r0
 8000da2:	4a48      	ldr	r2, [pc, #288]	; (8000ec4 <main+0x18c>)
 8000da4:	6013      	str	r3, [r2, #0]

  /* definition and creation of CriticalDistanceSem */
  osSemaphoreDef(CriticalDistanceSem);
 8000da6:	2300      	movs	r3, #0
 8000da8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8000dac:	2300      	movs	r3, #0
 8000dae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  CriticalDistanceSemHandle = osSemaphoreCreate(osSemaphore(CriticalDistanceSem), 1);
 8000db2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000db6:	2101      	movs	r1, #1
 8000db8:	4618      	mov	r0, r3
 8000dba:	f005 f826 	bl	8005e0a <osSemaphoreCreate>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	4a41      	ldr	r2, [pc, #260]	; (8000ec8 <main+0x190>)
 8000dc2:	6013      	str	r3, [r2, #0]

  /* definition and creation of MileageSem */
  osSemaphoreDef(MileageSem);
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000dca:	2300      	movs	r3, #0
 8000dcc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  MileageSemHandle = osSemaphoreCreate(osSemaphore(MileageSem), 1);
 8000dd0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f005 f817 	bl	8005e0a <osSemaphoreCreate>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	4a3b      	ldr	r2, [pc, #236]	; (8000ecc <main+0x194>)
 8000de0:	6013      	str	r3, [r2, #0]

  /* definition and creation of MileageNegSem */
  osSemaphoreDef(MileageNegSem);
 8000de2:	2300      	movs	r3, #0
 8000de4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000de8:	2300      	movs	r3, #0
 8000dea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  MileageNegSemHandle = osSemaphoreCreate(osSemaphore(MileageNegSem), 1);
 8000dee:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000df2:	2101      	movs	r1, #1
 8000df4:	4618      	mov	r0, r3
 8000df6:	f005 f808 	bl	8005e0a <osSemaphoreCreate>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	4a34      	ldr	r2, [pc, #208]	; (8000ed0 <main+0x198>)
 8000dfe:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Stream */
  osThreadDef(Stream, StreamTask, osPriorityNormal, 0, 128);
 8000e00:	4b34      	ldr	r3, [pc, #208]	; (8000ed4 <main+0x19c>)
 8000e02:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000e06:	461d      	mov	r5, r3
 8000e08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  StreamHandle = osThreadCreate(osThread(Stream), NULL);
 8000e14:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f004 ffa9 	bl	8005d72 <osThreadCreate>
 8000e20:	4603      	mov	r3, r0
 8000e22:	4a2d      	ldr	r2, [pc, #180]	; (8000ed8 <main+0x1a0>)
 8000e24:	6013      	str	r3, [r2, #0]

  /* definition and creation of PIDCamera */
  osThreadDef(PIDCamera, PIDCameraTask, osPriorityNormal, 0, 128);
 8000e26:	4b2d      	ldr	r3, [pc, #180]	; (8000edc <main+0x1a4>)
 8000e28:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000e2c:	461d      	mov	r5, r3
 8000e2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e32:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PIDCameraHandle = osThreadCreate(osThread(PIDCamera), NULL);
 8000e3a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4618      	mov	r0, r3
 8000e42:	f004 ff96 	bl	8005d72 <osThreadCreate>
 8000e46:	4603      	mov	r3, r0
 8000e48:	4a25      	ldr	r2, [pc, #148]	; (8000ee0 <main+0x1a8>)
 8000e4a:	6013      	str	r3, [r2, #0]

  /* definition and creation of GyroReceive */
  osThreadDef(GyroReceive, GyroReceiveTask, osPriorityNormal, 0, 128);
 8000e4c:	4b25      	ldr	r3, [pc, #148]	; (8000ee4 <main+0x1ac>)
 8000e4e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000e52:	461d      	mov	r5, r3
 8000e54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e58:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e5c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GyroReceiveHandle = osThreadCreate(osThread(GyroReceive), NULL);
 8000e60:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e64:	2100      	movs	r1, #0
 8000e66:	4618      	mov	r0, r3
 8000e68:	f004 ff83 	bl	8005d72 <osThreadCreate>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	4a1e      	ldr	r2, [pc, #120]	; (8000ee8 <main+0x1b0>)
 8000e70:	6013      	str	r3, [r2, #0]

  /* definition and creation of DistanceCheck */
  osThreadDef(DistanceCheck, DistanceCheckTask, osPriorityNormal, 0, 128);
 8000e72:	4b1e      	ldr	r3, [pc, #120]	; (8000eec <main+0x1b4>)
 8000e74:	f107 0420 	add.w	r4, r7, #32
 8000e78:	461d      	mov	r5, r3
 8000e7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e7e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e82:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DistanceCheckHandle = osThreadCreate(osThread(DistanceCheck), NULL);
 8000e86:	f107 0320 	add.w	r3, r7, #32
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f004 ff70 	bl	8005d72 <osThreadCreate>
 8000e92:	4603      	mov	r3, r0
 8000e94:	4a16      	ldr	r2, [pc, #88]	; (8000ef0 <main+0x1b8>)
 8000e96:	6013      	str	r3, [r2, #0]

  /* definition and creation of Mileage */
  osThreadDef(Mileage, MileageTask, osPriorityNormal, 0, 128);
 8000e98:	4b16      	ldr	r3, [pc, #88]	; (8000ef4 <main+0x1bc>)
 8000e9a:	1d3c      	adds	r4, r7, #4
 8000e9c:	461d      	mov	r5, r3
 8000e9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ea0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ea2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ea6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MileageHandle = osThreadCreate(osThread(Mileage), NULL);
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	2100      	movs	r1, #0
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f004 ff5f 	bl	8005d72 <osThreadCreate>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	4a10      	ldr	r2, [pc, #64]	; (8000ef8 <main+0x1c0>)
 8000eb8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000eba:	f004 ff43 	bl	8005d44 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ebe:	e7fe      	b.n	8000ebe <main+0x186>
 8000ec0:	200040f0 	.word	0x200040f0
 8000ec4:	200041d8 	.word	0x200041d8
 8000ec8:	20004010 	.word	0x20004010
 8000ecc:	200041d0 	.word	0x200041d0
 8000ed0:	200041dc 	.word	0x200041dc
 8000ed4:	08008820 	.word	0x08008820
 8000ed8:	200041cc 	.word	0x200041cc
 8000edc:	0800883c 	.word	0x0800883c
 8000ee0:	200040ec 	.word	0x200040ec
 8000ee4:	08008858 	.word	0x08008858
 8000ee8:	2000426c 	.word	0x2000426c
 8000eec:	08008874 	.word	0x08008874
 8000ef0:	200040f4 	.word	0x200040f4
 8000ef4:	08008890 	.word	0x08008890
 8000ef8:	20004014 	.word	0x20004014

08000efc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b094      	sub	sp, #80	; 0x50
 8000f00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f02:	f107 0320 	add.w	r3, r7, #32
 8000f06:	2230      	movs	r2, #48	; 0x30
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f007 fc58 	bl	80087c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f10:	f107 030c 	add.w	r3, r7, #12
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f20:	2300      	movs	r3, #0
 8000f22:	60bb      	str	r3, [r7, #8]
 8000f24:	4b29      	ldr	r3, [pc, #164]	; (8000fcc <SystemClock_Config+0xd0>)
 8000f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f28:	4a28      	ldr	r2, [pc, #160]	; (8000fcc <SystemClock_Config+0xd0>)
 8000f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f2e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f30:	4b26      	ldr	r3, [pc, #152]	; (8000fcc <SystemClock_Config+0xd0>)
 8000f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f38:	60bb      	str	r3, [r7, #8]
 8000f3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	607b      	str	r3, [r7, #4]
 8000f40:	4b23      	ldr	r3, [pc, #140]	; (8000fd0 <SystemClock_Config+0xd4>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a22      	ldr	r2, [pc, #136]	; (8000fd0 <SystemClock_Config+0xd4>)
 8000f46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f4a:	6013      	str	r3, [r2, #0]
 8000f4c:	4b20      	ldr	r3, [pc, #128]	; (8000fd0 <SystemClock_Config+0xd4>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f54:	607b      	str	r3, [r7, #4]
 8000f56:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f60:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f62:	2302      	movs	r3, #2
 8000f64:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f66:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f6c:	2304      	movs	r3, #4
 8000f6e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000f70:	23a8      	movs	r3, #168	; 0xa8
 8000f72:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f74:	2302      	movs	r3, #2
 8000f76:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f78:	2304      	movs	r3, #4
 8000f7a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f7c:	f107 0320 	add.w	r3, r7, #32
 8000f80:	4618      	mov	r0, r3
 8000f82:	f002 f977 	bl	8003274 <HAL_RCC_OscConfig>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f8c:	f001 faac 	bl	80024e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f90:	230f      	movs	r3, #15
 8000f92:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f94:	2302      	movs	r3, #2
 8000f96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f9c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fa0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fa2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fa6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	2105      	movs	r1, #5
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f002 fbd8 	bl	8003764 <HAL_RCC_ClockConfig>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000fba:	f001 fa95 	bl	80024e8 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000fbe:	f002 fcb7 	bl	8003930 <HAL_RCC_EnableCSS>
}
 8000fc2:	bf00      	nop
 8000fc4:	3750      	adds	r7, #80	; 0x50
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	40007000 	.word	0x40007000

08000fd4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08c      	sub	sp, #48	; 0x30
 8000fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000fda:	f107 030c 	add.w	r3, r7, #12
 8000fde:	2224      	movs	r2, #36	; 0x24
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f007 fbec 	bl	80087c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ff0:	4b21      	ldr	r3, [pc, #132]	; (8001078 <MX_TIM2_Init+0xa4>)
 8000ff2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ff6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 8000ff8:	4b1f      	ldr	r3, [pc, #124]	; (8001078 <MX_TIM2_Init+0xa4>)
 8000ffa:	2203      	movs	r2, #3
 8000ffc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffe:	4b1e      	ldr	r3, [pc, #120]	; (8001078 <MX_TIM2_Init+0xa4>)
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 8001004:	4b1c      	ldr	r3, [pc, #112]	; (8001078 <MX_TIM2_Init+0xa4>)
 8001006:	f241 3287 	movw	r2, #4999	; 0x1387
 800100a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800100c:	4b1a      	ldr	r3, [pc, #104]	; (8001078 <MX_TIM2_Init+0xa4>)
 800100e:	2200      	movs	r2, #0
 8001010:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001012:	4b19      	ldr	r3, [pc, #100]	; (8001078 <MX_TIM2_Init+0xa4>)
 8001014:	2280      	movs	r2, #128	; 0x80
 8001016:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001018:	2303      	movs	r3, #3
 800101a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800101c:	2300      	movs	r3, #0
 800101e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001020:	2301      	movs	r3, #1
 8001022:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001024:	2300      	movs	r3, #0
 8001026:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 8001028:	2302      	movs	r3, #2
 800102a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800102c:	2300      	movs	r3, #0
 800102e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001030:	2301      	movs	r3, #1
 8001032:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001034:	2300      	movs	r3, #0
 8001036:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 2;
 8001038:	2302      	movs	r3, #2
 800103a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800103c:	f107 030c 	add.w	r3, r7, #12
 8001040:	4619      	mov	r1, r3
 8001042:	480d      	ldr	r0, [pc, #52]	; (8001078 <MX_TIM2_Init+0xa4>)
 8001044:	f002 ffc4 	bl	8003fd0 <HAL_TIM_Encoder_Init>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800104e:	f001 fa4b 	bl	80024e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001052:	2300      	movs	r3, #0
 8001054:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001056:	2300      	movs	r3, #0
 8001058:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	4619      	mov	r1, r3
 800105e:	4806      	ldr	r0, [pc, #24]	; (8001078 <MX_TIM2_Init+0xa4>)
 8001060:	f003 feac 	bl	8004dbc <HAL_TIMEx_MasterConfigSynchronization>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800106a:	f001 fa3d 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800106e:	bf00      	nop
 8001070:	3730      	adds	r7, #48	; 0x30
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	200041e0 	.word	0x200041e0

0800107c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08e      	sub	sp, #56	; 0x38
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001082:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001090:	f107 0320 	add.w	r3, r7, #32
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800109a:	1d3b      	adds	r3, r7, #4
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]
 80010a8:	615a      	str	r2, [r3, #20]
 80010aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010ac:	4b2c      	ldr	r3, [pc, #176]	; (8001160 <MX_TIM3_Init+0xe4>)
 80010ae:	4a2d      	ldr	r2, [pc, #180]	; (8001164 <MX_TIM3_Init+0xe8>)
 80010b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 61-1;
 80010b2:	4b2b      	ldr	r3, [pc, #172]	; (8001160 <MX_TIM3_Init+0xe4>)
 80010b4:	223c      	movs	r2, #60	; 0x3c
 80010b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b8:	4b29      	ldr	r3, [pc, #164]	; (8001160 <MX_TIM3_Init+0xe4>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000;
 80010be:	4b28      	ldr	r3, [pc, #160]	; (8001160 <MX_TIM3_Init+0xe4>)
 80010c0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80010c4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010c6:	4b26      	ldr	r3, [pc, #152]	; (8001160 <MX_TIM3_Init+0xe4>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010cc:	4b24      	ldr	r3, [pc, #144]	; (8001160 <MX_TIM3_Init+0xe4>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80010d2:	4823      	ldr	r0, [pc, #140]	; (8001160 <MX_TIM3_Init+0xe4>)
 80010d4:	f002 fd9b 	bl	8003c0e <HAL_TIM_Base_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80010de:	f001 fa03 	bl	80024e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010e6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80010e8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010ec:	4619      	mov	r1, r3
 80010ee:	481c      	ldr	r0, [pc, #112]	; (8001160 <MX_TIM3_Init+0xe4>)
 80010f0:	f003 fa68 	bl	80045c4 <HAL_TIM_ConfigClockSource>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80010fa:	f001 f9f5 	bl	80024e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80010fe:	4818      	ldr	r0, [pc, #96]	; (8001160 <MX_TIM3_Init+0xe4>)
 8001100:	f002 fe44 	bl	8003d8c <HAL_TIM_PWM_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800110a:	f001 f9ed 	bl	80024e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800110e:	2300      	movs	r3, #0
 8001110:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001112:	2300      	movs	r3, #0
 8001114:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001116:	f107 0320 	add.w	r3, r7, #32
 800111a:	4619      	mov	r1, r3
 800111c:	4810      	ldr	r0, [pc, #64]	; (8001160 <MX_TIM3_Init+0xe4>)
 800111e:	f003 fe4d 	bl	8004dbc <HAL_TIMEx_MasterConfigSynchronization>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001128:	f001 f9de 	bl	80024e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800112c:	2360      	movs	r3, #96	; 0x60
 800112e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001134:	2300      	movs	r3, #0
 8001136:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800113c:	1d3b      	adds	r3, r7, #4
 800113e:	2200      	movs	r2, #0
 8001140:	4619      	mov	r1, r3
 8001142:	4807      	ldr	r0, [pc, #28]	; (8001160 <MX_TIM3_Init+0xe4>)
 8001144:	f003 f980 	bl	8004448 <HAL_TIM_PWM_ConfigChannel>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800114e:	f001 f9cb 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001152:	4803      	ldr	r0, [pc, #12]	; (8001160 <MX_TIM3_Init+0xe4>)
 8001154:	f001 fab6 	bl	80026c4 <HAL_TIM_MspPostInit>

}
 8001158:	bf00      	nop
 800115a:	3738      	adds	r7, #56	; 0x38
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	200040f8 	.word	0x200040f8
 8001164:	40000400 	.word	0x40000400

08001168 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08e      	sub	sp, #56	; 0x38
 800116c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800116e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	605a      	str	r2, [r3, #4]
 8001178:	609a      	str	r2, [r3, #8]
 800117a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800117c:	f107 0320 	add.w	r3, r7, #32
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]
 8001194:	615a      	str	r2, [r3, #20]
 8001196:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001198:	4b2c      	ldr	r3, [pc, #176]	; (800124c <MX_TIM4_Init+0xe4>)
 800119a:	4a2d      	ldr	r2, [pc, #180]	; (8001250 <MX_TIM4_Init+0xe8>)
 800119c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 61-1;
 800119e:	4b2b      	ldr	r3, [pc, #172]	; (800124c <MX_TIM4_Init+0xe4>)
 80011a0:	223c      	movs	r2, #60	; 0x3c
 80011a2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a4:	4b29      	ldr	r3, [pc, #164]	; (800124c <MX_TIM4_Init+0xe4>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000;
 80011aa:	4b28      	ldr	r3, [pc, #160]	; (800124c <MX_TIM4_Init+0xe4>)
 80011ac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80011b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b2:	4b26      	ldr	r3, [pc, #152]	; (800124c <MX_TIM4_Init+0xe4>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b8:	4b24      	ldr	r3, [pc, #144]	; (800124c <MX_TIM4_Init+0xe4>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80011be:	4823      	ldr	r0, [pc, #140]	; (800124c <MX_TIM4_Init+0xe4>)
 80011c0:	f002 fd25 	bl	8003c0e <HAL_TIM_Base_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80011ca:	f001 f98d 	bl	80024e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011d2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80011d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011d8:	4619      	mov	r1, r3
 80011da:	481c      	ldr	r0, [pc, #112]	; (800124c <MX_TIM4_Init+0xe4>)
 80011dc:	f003 f9f2 	bl	80045c4 <HAL_TIM_ConfigClockSource>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80011e6:	f001 f97f 	bl	80024e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80011ea:	4818      	ldr	r0, [pc, #96]	; (800124c <MX_TIM4_Init+0xe4>)
 80011ec:	f002 fdce 	bl	8003d8c <HAL_TIM_PWM_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80011f6:	f001 f977 	bl	80024e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011fa:	2300      	movs	r3, #0
 80011fc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011fe:	2300      	movs	r3, #0
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001202:	f107 0320 	add.w	r3, r7, #32
 8001206:	4619      	mov	r1, r3
 8001208:	4810      	ldr	r0, [pc, #64]	; (800124c <MX_TIM4_Init+0xe4>)
 800120a:	f003 fdd7 	bl	8004dbc <HAL_TIMEx_MasterConfigSynchronization>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001214:	f001 f968 	bl	80024e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001218:	2360      	movs	r3, #96	; 0x60
 800121a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800121c:	2300      	movs	r3, #0
 800121e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001220:	2300      	movs	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	2200      	movs	r2, #0
 800122c:	4619      	mov	r1, r3
 800122e:	4807      	ldr	r0, [pc, #28]	; (800124c <MX_TIM4_Init+0xe4>)
 8001230:	f003 f90a 	bl	8004448 <HAL_TIM_PWM_ConfigChannel>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800123a:	f001 f955 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800123e:	4803      	ldr	r0, [pc, #12]	; (800124c <MX_TIM4_Init+0xe4>)
 8001240:	f001 fa40 	bl	80026c4 <HAL_TIM_MspPostInit>

}
 8001244:	bf00      	nop
 8001246:	3738      	adds	r7, #56	; 0x38
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20004060 	.word	0x20004060
 8001250:	40000800 	.word	0x40000800

08001254 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b08c      	sub	sp, #48	; 0x30
 8001258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800125a:	f107 030c 	add.w	r3, r7, #12
 800125e:	2224      	movs	r2, #36	; 0x24
 8001260:	2100      	movs	r1, #0
 8001262:	4618      	mov	r0, r3
 8001264:	f007 faac 	bl	80087c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001270:	4b21      	ldr	r3, [pc, #132]	; (80012f8 <MX_TIM8_Init+0xa4>)
 8001272:	4a22      	ldr	r2, [pc, #136]	; (80012fc <MX_TIM8_Init+0xa8>)
 8001274:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 3;
 8001276:	4b20      	ldr	r3, [pc, #128]	; (80012f8 <MX_TIM8_Init+0xa4>)
 8001278:	2203      	movs	r2, #3
 800127a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800127c:	4b1e      	ldr	r3, [pc, #120]	; (80012f8 <MX_TIM8_Init+0xa4>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 150;
 8001282:	4b1d      	ldr	r3, [pc, #116]	; (80012f8 <MX_TIM8_Init+0xa4>)
 8001284:	2296      	movs	r2, #150	; 0x96
 8001286:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001288:	4b1b      	ldr	r3, [pc, #108]	; (80012f8 <MX_TIM8_Init+0xa4>)
 800128a:	2200      	movs	r2, #0
 800128c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800128e:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <MX_TIM8_Init+0xa4>)
 8001290:	2200      	movs	r2, #0
 8001292:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001294:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <MX_TIM8_Init+0xa4>)
 8001296:	2280      	movs	r2, #128	; 0x80
 8001298:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800129a:	2303      	movs	r3, #3
 800129c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800129e:	2300      	movs	r3, #0
 80012a0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012a2:	2301      	movs	r3, #1
 80012a4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012ae:	2300      	movs	r3, #0
 80012b0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012b2:	2301      	movs	r3, #1
 80012b4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012b6:	2300      	movs	r3, #0
 80012b8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80012be:	f107 030c 	add.w	r3, r7, #12
 80012c2:	4619      	mov	r1, r3
 80012c4:	480c      	ldr	r0, [pc, #48]	; (80012f8 <MX_TIM8_Init+0xa4>)
 80012c6:	f002 fe83 	bl	8003fd0 <HAL_TIM_Encoder_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM8_Init+0x80>
  {
    Error_Handler();
 80012d0:	f001 f90a 	bl	80024e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012d4:	2300      	movs	r3, #0
 80012d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d8:	2300      	movs	r3, #0
 80012da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80012dc:	1d3b      	adds	r3, r7, #4
 80012de:	4619      	mov	r1, r3
 80012e0:	4805      	ldr	r0, [pc, #20]	; (80012f8 <MX_TIM8_Init+0xa4>)
 80012e2:	f003 fd6b 	bl	8004dbc <HAL_TIMEx_MasterConfigSynchronization>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_TIM8_Init+0x9c>
  {
    Error_Handler();
 80012ec:	f001 f8fc 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80012f0:	bf00      	nop
 80012f2:	3730      	adds	r7, #48	; 0x30
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20004018 	.word	0x20004018
 80012fc:	40010400 	.word	0x40010400

08001300 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001304:	4b11      	ldr	r3, [pc, #68]	; (800134c <MX_UART5_Init+0x4c>)
 8001306:	4a12      	ldr	r2, [pc, #72]	; (8001350 <MX_UART5_Init+0x50>)
 8001308:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <MX_UART5_Init+0x4c>)
 800130c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001310:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001312:	4b0e      	ldr	r3, [pc, #56]	; (800134c <MX_UART5_Init+0x4c>)
 8001314:	2200      	movs	r2, #0
 8001316:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001318:	4b0c      	ldr	r3, [pc, #48]	; (800134c <MX_UART5_Init+0x4c>)
 800131a:	2200      	movs	r2, #0
 800131c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800131e:	4b0b      	ldr	r3, [pc, #44]	; (800134c <MX_UART5_Init+0x4c>)
 8001320:	2200      	movs	r2, #0
 8001322:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001324:	4b09      	ldr	r3, [pc, #36]	; (800134c <MX_UART5_Init+0x4c>)
 8001326:	220c      	movs	r2, #12
 8001328:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800132a:	4b08      	ldr	r3, [pc, #32]	; (800134c <MX_UART5_Init+0x4c>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <MX_UART5_Init+0x4c>)
 8001332:	2200      	movs	r2, #0
 8001334:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001336:	4805      	ldr	r0, [pc, #20]	; (800134c <MX_UART5_Init+0x4c>)
 8001338:	f003 fdd0 	bl	8004edc <HAL_UART_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001342:	f001 f8d1 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20004144 	.word	0x20004144
 8001350:	40005000 	.word	0x40005000

08001354 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800135a:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <MX_USART1_UART_Init+0x50>)
 800135c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001360:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001364:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800137a:	220c      	movs	r2, #12
 800137c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800138c:	f003 fda6 	bl	8004edc <HAL_UART_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001396:	f001 f8a7 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20004188 	.word	0x20004188
 80013a4:	40011000 	.word	0x40011000

080013a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013ac:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013ae:	4a12      	ldr	r2, [pc, #72]	; (80013f8 <MX_USART2_UART_Init+0x50>)
 80013b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013ba:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013c6:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013cc:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013ce:	220c      	movs	r2, #12
 80013d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013d2:	4b08      	ldr	r3, [pc, #32]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d8:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013da:	2200      	movs	r2, #0
 80013dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013de:	4805      	ldr	r0, [pc, #20]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013e0:	f003 fd7c 	bl	8004edc <HAL_UART_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013ea:	f001 f87d 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20004228 	.word	0x20004228
 80013f8:	40004400 	.word	0x40004400

080013fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001400:	4b11      	ldr	r3, [pc, #68]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001402:	4a12      	ldr	r2, [pc, #72]	; (800144c <MX_USART3_UART_Init+0x50>)
 8001404:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001406:	4b10      	ldr	r3, [pc, #64]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001408:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800140c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001410:	2200      	movs	r2, #0
 8001412:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001414:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001416:	2200      	movs	r2, #0
 8001418:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800141a:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001420:	4b09      	ldr	r3, [pc, #36]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001422:	220c      	movs	r2, #12
 8001424:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001426:	4b08      	ldr	r3, [pc, #32]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800142c:	4b06      	ldr	r3, [pc, #24]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 800142e:	2200      	movs	r2, #0
 8001430:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001432:	4805      	ldr	r0, [pc, #20]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001434:	f003 fd52 	bl	8004edc <HAL_UART_Init>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800143e:	f001 f853 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	200040a8 	.word	0x200040a8
 800144c:	40004800 	.word	0x40004800

08001450 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08c      	sub	sp, #48	; 0x30
 8001454:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001456:	f107 031c 	add.w	r3, r7, #28
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]
 8001464:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	61bb      	str	r3, [r7, #24]
 800146a:	4b4a      	ldr	r3, [pc, #296]	; (8001594 <MX_GPIO_Init+0x144>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	4a49      	ldr	r2, [pc, #292]	; (8001594 <MX_GPIO_Init+0x144>)
 8001470:	f043 0320 	orr.w	r3, r3, #32
 8001474:	6313      	str	r3, [r2, #48]	; 0x30
 8001476:	4b47      	ldr	r3, [pc, #284]	; (8001594 <MX_GPIO_Init+0x144>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	f003 0320 	and.w	r3, r3, #32
 800147e:	61bb      	str	r3, [r7, #24]
 8001480:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]
 8001486:	4b43      	ldr	r3, [pc, #268]	; (8001594 <MX_GPIO_Init+0x144>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	4a42      	ldr	r2, [pc, #264]	; (8001594 <MX_GPIO_Init+0x144>)
 800148c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001490:	6313      	str	r3, [r2, #48]	; 0x30
 8001492:	4b40      	ldr	r3, [pc, #256]	; (8001594 <MX_GPIO_Init+0x144>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800149a:	617b      	str	r3, [r7, #20]
 800149c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	4b3c      	ldr	r3, [pc, #240]	; (8001594 <MX_GPIO_Init+0x144>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a3b      	ldr	r2, [pc, #236]	; (8001594 <MX_GPIO_Init+0x144>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b39      	ldr	r3, [pc, #228]	; (8001594 <MX_GPIO_Init+0x144>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b35      	ldr	r3, [pc, #212]	; (8001594 <MX_GPIO_Init+0x144>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	4a34      	ldr	r2, [pc, #208]	; (8001594 <MX_GPIO_Init+0x144>)
 80014c4:	f043 0302 	orr.w	r3, r3, #2
 80014c8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ca:	4b32      	ldr	r3, [pc, #200]	; (8001594 <MX_GPIO_Init+0x144>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	4b2e      	ldr	r3, [pc, #184]	; (8001594 <MX_GPIO_Init+0x144>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	4a2d      	ldr	r2, [pc, #180]	; (8001594 <MX_GPIO_Init+0x144>)
 80014e0:	f043 0308 	orr.w	r3, r3, #8
 80014e4:	6313      	str	r3, [r2, #48]	; 0x30
 80014e6:	4b2b      	ldr	r3, [pc, #172]	; (8001594 <MX_GPIO_Init+0x144>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	f003 0308 	and.w	r3, r3, #8
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	4b27      	ldr	r3, [pc, #156]	; (8001594 <MX_GPIO_Init+0x144>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	4a26      	ldr	r2, [pc, #152]	; (8001594 <MX_GPIO_Init+0x144>)
 80014fc:	f043 0304 	orr.w	r3, r3, #4
 8001500:	6313      	str	r3, [r2, #48]	; 0x30
 8001502:	4b24      	ldr	r3, [pc, #144]	; (8001594 <MX_GPIO_Init+0x144>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	f003 0304 	and.w	r3, r3, #4
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LEDBlue_Pin|LEDGreen_Pin, GPIO_PIN_RESET);
 800150e:	2200      	movs	r2, #0
 8001510:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001514:	4820      	ldr	r0, [pc, #128]	; (8001598 <MX_GPIO_Init+0x148>)
 8001516:	f001 fe79 	bl	800320c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(rightPWMGND_GPIO_Port, rightPWMGND_Pin, GPIO_PIN_RESET);
 800151a:	2200      	movs	r2, #0
 800151c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001520:	481e      	ldr	r0, [pc, #120]	; (800159c <MX_GPIO_Init+0x14c>)
 8001522:	f001 fe73 	bl	800320c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(leftPWMGND_GPIO_Port, leftPWMGND_Pin, GPIO_PIN_RESET);
 8001526:	2200      	movs	r2, #0
 8001528:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800152c:	481c      	ldr	r0, [pc, #112]	; (80015a0 <MX_GPIO_Init+0x150>)
 800152e:	f001 fe6d 	bl	800320c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LEDBlue_Pin LEDGreen_Pin */
  GPIO_InitStruct.Pin = LEDBlue_Pin|LEDGreen_Pin;
 8001532:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001536:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001538:	2301      	movs	r3, #1
 800153a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001540:	2300      	movs	r3, #0
 8001542:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001544:	f107 031c 	add.w	r3, r7, #28
 8001548:	4619      	mov	r1, r3
 800154a:	4813      	ldr	r0, [pc, #76]	; (8001598 <MX_GPIO_Init+0x148>)
 800154c:	f001 fcc2 	bl	8002ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : rightPWMGND_Pin */
  GPIO_InitStruct.Pin = rightPWMGND_Pin;
 8001550:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001554:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001556:	2301      	movs	r3, #1
 8001558:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800155a:	2302      	movs	r3, #2
 800155c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155e:	2300      	movs	r3, #0
 8001560:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(rightPWMGND_GPIO_Port, &GPIO_InitStruct);
 8001562:	f107 031c 	add.w	r3, r7, #28
 8001566:	4619      	mov	r1, r3
 8001568:	480c      	ldr	r0, [pc, #48]	; (800159c <MX_GPIO_Init+0x14c>)
 800156a:	f001 fcb3 	bl	8002ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : leftPWMGND_Pin */
  GPIO_InitStruct.Pin = leftPWMGND_Pin;
 800156e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001572:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001574:	2301      	movs	r3, #1
 8001576:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001578:	2302      	movs	r3, #2
 800157a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157c:	2300      	movs	r3, #0
 800157e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(leftPWMGND_GPIO_Port, &GPIO_InitStruct);
 8001580:	f107 031c 	add.w	r3, r7, #28
 8001584:	4619      	mov	r1, r3
 8001586:	4806      	ldr	r0, [pc, #24]	; (80015a0 <MX_GPIO_Init+0x150>)
 8001588:	f001 fca4 	bl	8002ed4 <HAL_GPIO_Init>

}
 800158c:	bf00      	nop
 800158e:	3730      	adds	r7, #48	; 0x30
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40023800 	.word	0x40023800
 8001598:	40021400 	.word	0x40021400
 800159c:	40020c00 	.word	0x40020c00
 80015a0:	40020000 	.word	0x40020000

080015a4 <Car_Initial>:

/* USER CODE BEGIN 4 */
void Car_Initial(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
	taskENTER_CRITICAL();
 80015a8:	f006 fdcc 	bl	8008144 <vPortEnterCritical>
	state=Initial;
 80015ac:	4b0e      	ldr	r3, [pc, #56]	; (80015e8 <Car_Initial+0x44>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	701a      	strb	r2, [r3, #0]
	temp_state = Unknow;
 80015b2:	4b0e      	ldr	r3, [pc, #56]	; (80015ec <Car_Initial+0x48>)
 80015b4:	2208      	movs	r2, #8
 80015b6:	701a      	strb	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);//�????????????????????????????????????????????????????????启左侧PWM
 80015b8:	2100      	movs	r1, #0
 80015ba:	480d      	ldr	r0, [pc, #52]	; (80015f0 <Car_Initial+0x4c>)
 80015bc:	f002 fc40 	bl	8003e40 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);//�????????????????????????????????????????????????????????启右侧PWM
 80015c0:	2100      	movs	r1, #0
 80015c2:	480c      	ldr	r0, [pc, #48]	; (80015f4 <Car_Initial+0x50>)
 80015c4:	f002 fc3c 	bl	8003e40 <HAL_TIM_PWM_Start>
	taskEXIT_CRITICAL();
 80015c8:	f006 fdec 	bl	80081a4 <vPortExitCritical>
	HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_ALL);
 80015cc:	213c      	movs	r1, #60	; 0x3c
 80015ce:	480a      	ldr	r0, [pc, #40]	; (80015f8 <Car_Initial+0x54>)
 80015d0:	f002 fda4 	bl	800411c <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim2,500);
 80015d4:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <Car_Initial+0x54>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80015dc:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim2);
 80015de:	4806      	ldr	r0, [pc, #24]	; (80015f8 <Car_Initial+0x54>)
 80015e0:	f002 fb64 	bl	8003cac <HAL_TIM_Base_Start_IT>
	//vTaskSuspend(UART_RTHandle);//Suspend UART R and T
	//vTaskSuspend(PIDCameraHandle);//Suspend PID module
}
 80015e4:	bf00      	nop
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20004140 	.word	0x20004140
 80015ec:	200041d4 	.word	0x200041d4
 80015f0:	200040f8 	.word	0x200040f8
 80015f4:	20004060 	.word	0x20004060
 80015f8:	200041e0 	.word	0x200041e0

080015fc <Car_Stop>:

void Car_Stop(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
	PWM_SET_LEFT(1);
 8001600:	2001      	movs	r0, #1
 8001602:	f000 faf7 	bl	8001bf4 <PWM_SET_LEFT>
	PWM_SET_RIGHT(1);
 8001606:	2001      	movs	r0, #1
 8001608:	f000 fb2c 	bl	8001c64 <PWM_SET_RIGHT>
}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}

08001610 <delay>:

void delay(uint32_t time_ms)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	uint32_t PreviousWakeTime=osKernelSysTick();
 8001618:	f004 fb9b 	bl	8005d52 <osKernelSysTick>
 800161c:	4603      	mov	r3, r0
 800161e:	60fb      	str	r3, [r7, #12]
	osDelayUntil(&PreviousWakeTime, time_ms);
 8001620:	f107 030c 	add.w	r3, r7, #12
 8001624:	6879      	ldr	r1, [r7, #4]
 8001626:	4618      	mov	r0, r3
 8001628:	f004 fca6 	bl	8005f78 <osDelayUntil>
}
 800162c:	bf00      	nop
 800162e:	3710      	adds	r7, #16
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <Angle_Diff>:

float Angle_Diff(float target, float input)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	ed87 0a01 	vstr	s0, [r7, #4]
 800163e:	edc7 0a00 	vstr	s1, [r7]
	float Error;
	if(target >= 180)
 8001642:	edd7 7a01 	vldr	s15, [r7, #4]
 8001646:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80016f4 <Angle_Diff+0xc0>
 800164a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800164e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001652:	db08      	blt.n	8001666 <Angle_Diff+0x32>
		target=-360+target;
 8001654:	edd7 7a01 	vldr	s15, [r7, #4]
 8001658:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80016f8 <Angle_Diff+0xc4>
 800165c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001660:	edc7 7a01 	vstr	s15, [r7, #4]
 8001664:	e010      	b.n	8001688 <Angle_Diff+0x54>
	else if(target <=-180)
 8001666:	edd7 7a01 	vldr	s15, [r7, #4]
 800166a:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80016fc <Angle_Diff+0xc8>
 800166e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001676:	d807      	bhi.n	8001688 <Angle_Diff+0x54>
		target=360+target;
 8001678:	edd7 7a01 	vldr	s15, [r7, #4]
 800167c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80016f8 <Angle_Diff+0xc4>
 8001680:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001684:	edc7 7a01 	vstr	s15, [r7, #4]
	Error = target - input;
 8001688:	ed97 7a01 	vldr	s14, [r7, #4]
 800168c:	edd7 7a00 	vldr	s15, [r7]
 8001690:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001694:	edc7 7a03 	vstr	s15, [r7, #12]
		if(Error >= 180)
 8001698:	edd7 7a03 	vldr	s15, [r7, #12]
 800169c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80016f4 <Angle_Diff+0xc0>
 80016a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a8:	db08      	blt.n	80016bc <Angle_Diff+0x88>
			Error=Error-360;
 80016aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80016ae:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80016f8 <Angle_Diff+0xc4>
 80016b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80016b6:	edc7 7a03 	vstr	s15, [r7, #12]
 80016ba:	e010      	b.n	80016de <Angle_Diff+0xaa>
		else if(Error <= -180)
 80016bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80016c0:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80016fc <Angle_Diff+0xc8>
 80016c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016cc:	d807      	bhi.n	80016de <Angle_Diff+0xaa>
			Error=Error+360;
 80016ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80016d2:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80016f8 <Angle_Diff+0xc4>
 80016d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016da:	edc7 7a03 	vstr	s15, [r7, #12]
	return Error;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	ee07 3a90 	vmov	s15, r3
}
 80016e4:	eeb0 0a67 	vmov.f32	s0, s15
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	43340000 	.word	0x43340000
 80016f8:	43b40000 	.word	0x43b40000
 80016fc:	c3340000 	.word	0xc3340000

08001700 <PID_Turning>:
// 		}
// 	 }
//}

int PID_Turning(float increment_angle,float Accept_Error)//If we want to turn right, parameter is negative
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b090      	sub	sp, #64	; 0x40
 8001704:	af00      	add	r7, sp, #0
 8001706:	ed87 0a01 	vstr	s0, [r7, #4]
 800170a:	edc7 0a00 	vstr	s1, [r7]
			float PID_target=0;
 800170e:	f04f 0300 	mov.w	r3, #0
 8001712:	63fb      	str	r3, [r7, #60]	; 0x3c
			float PID_Error_Last=0;
 8001714:	f04f 0300 	mov.w	r3, #0
 8001718:	63bb      	str	r3, [r7, #56]	; 0x38
			float initial_yaw=0;
 800171a:	f04f 0300 	mov.w	r3, #0
 800171e:	637b      	str	r3, [r7, #52]	; 0x34
			float PID_Output=0,PID_Input=0;;
 8001720:	f04f 0300 	mov.w	r3, #0
 8001724:	633b      	str	r3, [r7, #48]	; 0x30
 8001726:	f04f 0300 	mov.w	r3, #0
 800172a:	61fb      	str	r3, [r7, #28]
			float Error = 0, Error_Total=0;
 800172c:	f04f 0300 	mov.w	r3, #0
 8001730:	61bb      	str	r3, [r7, #24]
 8001732:	f04f 0300 	mov.w	r3, #0
 8001736:	62fb      	str	r3, [r7, #44]	; 0x2c
			float KP=7, KI=0.05, KD=0;
 8001738:	4b9a      	ldr	r3, [pc, #616]	; (80019a4 <PID_Turning+0x2a4>)
 800173a:	617b      	str	r3, [r7, #20]
 800173c:	4b9a      	ldr	r3, [pc, #616]	; (80019a8 <PID_Turning+0x2a8>)
 800173e:	613b      	str	r3, [r7, #16]
 8001740:	f04f 0300 	mov.w	r3, #0
 8001744:	60fb      	str	r3, [r7, #12]
			int t=0;
 8001746:	2300      	movs	r3, #0
 8001748:	62bb      	str	r3, [r7, #40]	; 0x28
			uint8_t Flag=0; //Indicate that if verifying process begin.
 800174a:	2300      	movs	r3, #0
 800174c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Car_Stop();
 8001750:	f7ff ff54 	bl	80015fc <Car_Stop>
			//delay(1500);
			for(int i=0;i<20;i++)			//Get average initial direction
 8001754:	2300      	movs	r3, #0
 8001756:	623b      	str	r3, [r7, #32]
 8001758:	e015      	b.n	8001786 <PID_Turning+0x86>
			{
//				if(gyro_ready_flag)
//				{
					//gyro_ready_flag=0;
					osSemaphoreWait(GyroReadySemHandle, osWaitForever);
 800175a:	4b94      	ldr	r3, [pc, #592]	; (80019ac <PID_Turning+0x2ac>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f04f 31ff 	mov.w	r1, #4294967295
 8001762:	4618      	mov	r0, r3
 8001764:	f004 fb84 	bl	8005e70 <osSemaphoreWait>
					//ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(portMAX_DELAY));
					initial_yaw+=angle.z;
 8001768:	4b91      	ldr	r3, [pc, #580]	; (80019b0 <PID_Turning+0x2b0>)
 800176a:	edd3 7a02 	vldr	s15, [r3, #8]
 800176e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001772:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001776:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
					delay(40);
 800177a:	2028      	movs	r0, #40	; 0x28
 800177c:	f7ff ff48 	bl	8001610 <delay>
			for(int i=0;i<20;i++)			//Get average initial direction
 8001780:	6a3b      	ldr	r3, [r7, #32]
 8001782:	3301      	adds	r3, #1
 8001784:	623b      	str	r3, [r7, #32]
 8001786:	6a3b      	ldr	r3, [r7, #32]
 8001788:	2b13      	cmp	r3, #19
 800178a:	dde6      	ble.n	800175a <PID_Turning+0x5a>
//				}
//				else
//					continue;
			}
			initial_yaw=initial_yaw/20;
 800178c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001790:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001794:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001798:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
			PID_target=initial_yaw + increment_angle;
 800179c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80017a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80017a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017a8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
			if(PID_target > 180)
 80017ac:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80017b0:	ed9f 7a80 	vldr	s14, [pc, #512]	; 80019b4 <PID_Turning+0x2b4>
 80017b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017bc:	dd07      	ble.n	80017ce <PID_Turning+0xce>
				PID_target=-360+PID_target;
 80017be:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80017c2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80019b8 <PID_Turning+0x2b8>
 80017c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017ca:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
			if(PID_target <-180)
 80017ce:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80017d2:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 80019bc <PID_Turning+0x2bc>
 80017d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017de:	d507      	bpl.n	80017f0 <PID_Turning+0xf0>
				PID_target=360+PID_target;
 80017e0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80017e4:	ed9f 7a74 	vldr	s14, [pc, #464]	; 80019b8 <PID_Turning+0x2b8>
 80017e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017ec:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
//			  			  return 1;
//			  		  }
//			  	  if(gyro_ready_flag==0)
//			  		  continue;
//			  	  gyro_ready_flag=0;
			  	 osSemaphoreWait(GyroReadySemHandle, osWaitForever);
 80017f0:	4b6e      	ldr	r3, [pc, #440]	; (80019ac <PID_Turning+0x2ac>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f04f 31ff 	mov.w	r1, #4294967295
 80017f8:	4618      	mov	r0, r3
 80017fa:	f004 fb39 	bl	8005e70 <osSemaphoreWait>
			  	 //ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(portMAX_DELAY));

			  	 PID_Input = angle.z;
 80017fe:	4b6c      	ldr	r3, [pc, #432]	; (80019b0 <PID_Turning+0x2b0>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	61fb      	str	r3, [r7, #28]
			  	 Error=Angle_Diff(PID_target, PID_Input);
 8001804:	edd7 0a07 	vldr	s1, [r7, #28]
 8001808:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 800180c:	f7ff ff12 	bl	8001634 <Angle_Diff>
 8001810:	ed87 0a06 	vstr	s0, [r7, #24]
			  	 if(( (Error > -Accept_Error) && (Error < Accept_Error) ) && Flag == 0)
 8001814:	edd7 7a00 	vldr	s15, [r7]
 8001818:	eef1 7a67 	vneg.f32	s15, s15
 800181c:	ed97 7a06 	vldr	s14, [r7, #24]
 8001820:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001828:	dd17      	ble.n	800185a <PID_Turning+0x15a>
 800182a:	ed97 7a06 	vldr	s14, [r7, #24]
 800182e:	edd7 7a00 	vldr	s15, [r7]
 8001832:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183a:	d50e      	bpl.n	800185a <PID_Turning+0x15a>
 800183c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10a      	bne.n	800185a <PID_Turning+0x15a>
			  	 {
			  		 t++;
 8001844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001846:	3301      	adds	r3, #1
 8001848:	62bb      	str	r3, [r7, #40]	; 0x28
			  		if(t>2)
 800184a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800184c:	2b02      	cmp	r3, #2
 800184e:	dd04      	ble.n	800185a <PID_Turning+0x15a>
			  		{
			  			Flag = 1;
 8001850:	2301      	movs	r3, #1
 8001852:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			  			t=0;
 8001856:	2300      	movs	r3, #0
 8001858:	62bb      	str	r3, [r7, #40]	; 0x28
			  		}
			  	 }
			  	 if(Flag)
 800185a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800185e:	2b00      	cmp	r3, #0
 8001860:	d026      	beq.n	80018b0 <PID_Turning+0x1b0>
			  	 {
			  		if(t>Angle_stable_cycles)
 8001862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001864:	2b08      	cmp	r3, #8
 8001866:	dd06      	ble.n	8001876 <PID_Turning+0x176>
			  		{
			  			Flag=0;
 8001868:	2300      	movs	r3, #0
 800186a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			  			t=0;
 800186e:	2300      	movs	r3, #0
 8001870:	62bb      	str	r3, [r7, #40]	; 0x28
			  			return 0;
 8001872:	2300      	movs	r3, #0
 8001874:	e092      	b.n	800199c <PID_Turning+0x29c>
			  		}
			  		else if((Error > -Accept_Error) && (Error < Accept_Error))
 8001876:	edd7 7a00 	vldr	s15, [r7]
 800187a:	eef1 7a67 	vneg.f32	s15, s15
 800187e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001882:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188a:	dd0c      	ble.n	80018a6 <PID_Turning+0x1a6>
 800188c:	ed97 7a06 	vldr	s14, [r7, #24]
 8001890:	edd7 7a00 	vldr	s15, [r7]
 8001894:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189c:	d503      	bpl.n	80018a6 <PID_Turning+0x1a6>
			  		{
			  			t++;
 800189e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018a0:	3301      	adds	r3, #1
 80018a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80018a4:	e004      	b.n	80018b0 <PID_Turning+0x1b0>
			  		}
			  		else
			  		{
			  			Flag=0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			  			t=0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	62bb      	str	r3, [r7, #40]	; 0x28
			  		}
			  	 }
			     PID_Output = KP * Error  +
 80018b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80018b4:	edd7 7a06 	vldr	s15, [r7, #24]
 80018b8:	ee27 7a27 	vmul.f32	s14, s14, s15
			 				  KD * (Error - PID_Error_Last ) +
 80018bc:	edd7 6a06 	vldr	s13, [r7, #24]
 80018c0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80018c4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80018c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80018cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
			     PID_Output = KP * Error  +
 80018d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018d4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80018d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018dc:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
							  Error_Total;
			     Error_Total=Error_Total+KI*Error;
 80018e0:	ed97 7a04 	vldr	s14, [r7, #16]
 80018e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80018e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ec:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80018f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018f4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
			     PID_Error_Last = Error;
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	63bb      	str	r3, [r7, #56]	; 0x38
			     if(PID_Output < 0)
 80018fc:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001900:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001908:	d513      	bpl.n	8001932 <PID_Turning+0x232>
			     {
			    	 PID_Output-=PWM_Lowest;
 800190a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800190e:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80019c0 <PID_Turning+0x2c0>
 8001912:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001916:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			    	 if(-PID_Output > PWM_Higest)
 800191a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800191e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80019c4 <PID_Turning+0x2c4>
 8001922:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192a:	d520      	bpl.n	800196e <PID_Turning+0x26e>
			    	 	PID_Output=-PWM_Higest;
 800192c:	4b26      	ldr	r3, [pc, #152]	; (80019c8 <PID_Turning+0x2c8>)
 800192e:	633b      	str	r3, [r7, #48]	; 0x30
 8001930:	e01d      	b.n	800196e <PID_Turning+0x26e>
			     }

			     else if(PID_Output > 0)
 8001932:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001936:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800193a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193e:	dd13      	ble.n	8001968 <PID_Turning+0x268>
			     {
			    	 PID_Output+=PWM_Lowest;
 8001940:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001944:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80019c0 <PID_Turning+0x2c0>
 8001948:	ee77 7a87 	vadd.f32	s15, s15, s14
 800194c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			    	 if(-PID_Output > PWM_Higest)
 8001950:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001954:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80019c4 <PID_Turning+0x2c4>
 8001958:	eef4 7ac7 	vcmpe.f32	s15, s14
 800195c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001960:	d505      	bpl.n	800196e <PID_Turning+0x26e>
			    	 	PID_Output=-PWM_Higest;
 8001962:	4b19      	ldr	r3, [pc, #100]	; (80019c8 <PID_Turning+0x2c8>)
 8001964:	633b      	str	r3, [r7, #48]	; 0x30
 8001966:	e002      	b.n	800196e <PID_Turning+0x26e>
			     }
			     else
			    	PID_Output=0;
 8001968:	f04f 0300 	mov.w	r3, #0
 800196c:	633b      	str	r3, [r7, #48]	; 0x30
//			     {
//			    	 if(-PID_Output > PWM_Higest)
//			    		 PID_Output=-PWM_Higest;
//			    	 if(-PID_Output < PWM_Lowest)
//			    	 	 PID_Output=-PWM_Lowest;
			    	 taskENTER_CRITICAL();
 800196e:	f006 fbe9 	bl	8008144 <vPortEnterCritical>
			    	 PWM_SET_RIGHT ((int32_t) PID_Output);
 8001972:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001976:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800197a:	ee17 0a90 	vmov	r0, s15
 800197e:	f000 f971 	bl	8001c64 <PWM_SET_RIGHT>
			    	 PWM_SET_LEFT((int32_t)(-PID_Output));
 8001982:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001986:	eef1 7a67 	vneg.f32	s15, s15
 800198a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800198e:	ee17 0a90 	vmov	r0, s15
 8001992:	f000 f92f 	bl	8001bf4 <PWM_SET_LEFT>
			    	 taskEXIT_CRITICAL();
 8001996:	f006 fc05 	bl	80081a4 <vPortExitCritical>
			  	 osSemaphoreWait(GyroReadySemHandle, osWaitForever);
 800199a:	e729      	b.n	80017f0 <PID_Turning+0xf0>
			     }
			     delay(2);
}
 800199c:	4618      	mov	r0, r3
 800199e:	3740      	adds	r7, #64	; 0x40
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40e00000 	.word	0x40e00000
 80019a8:	3d4ccccd 	.word	0x3d4ccccd
 80019ac:	200041d8 	.word	0x200041d8
 80019b0:	2000028c 	.word	0x2000028c
 80019b4:	43340000 	.word	0x43340000
 80019b8:	43b40000 	.word	0x43b40000
 80019bc:	c3340000 	.word	0xc3340000
 80019c0:	440e8000 	.word	0x440e8000
 80019c4:	c47a0000 	.word	0xc47a0000
 80019c8:	c47a0000 	.word	0xc47a0000

080019cc <Ultrasonic_Feedback>:

Distance Ultrasonic_Feedback(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b088      	sub	sp, #32
 80019d0:	af00      	add	r7, sp, #0
	uint8_t info=0xA0;
 80019d2:	23a0      	movs	r3, #160	; 0xa0
 80019d4:	74fb      	strb	r3, [r7, #19]
	uint8_t Rx_Buf[3]={0,0,0};
 80019d6:	4a28      	ldr	r2, [pc, #160]	; (8001a78 <Ultrasonic_Feedback+0xac>)
 80019d8:	f107 0310 	add.w	r3, r7, #16
 80019dc:	6812      	ldr	r2, [r2, #0]
 80019de:	4611      	mov	r1, r2
 80019e0:	8019      	strh	r1, [r3, #0]
 80019e2:	3302      	adds	r3, #2
 80019e4:	0c12      	lsrs	r2, r2, #16
 80019e6:	701a      	strb	r2, [r3, #0]
	uint32_t Data=0x00000000;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61fb      	str	r3, [r7, #28]
	Distance distance={0.0,0.0};
 80019ec:	f04f 0300 	mov.w	r3, #0
 80019f0:	60bb      	str	r3, [r7, #8]
 80019f2:	f04f 0300 	mov.w	r3, #0
 80019f6:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(&huart5,(uint8_t*) &info,1,1000);
 80019f8:	f107 0113 	add.w	r1, r7, #19
 80019fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a00:	2201      	movs	r2, #1
 8001a02:	481e      	ldr	r0, [pc, #120]	; (8001a7c <Ultrasonic_Feedback+0xb0>)
 8001a04:	f003 fab7 	bl	8004f76 <HAL_UART_Transmit>
	//delay(200);
	HAL_UART_Receive(&huart5,(uint8_t*) &Rx_Buf,3,1000);
 8001a08:	f107 0110 	add.w	r1, r7, #16
 8001a0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a10:	2203      	movs	r2, #3
 8001a12:	481a      	ldr	r0, [pc, #104]	; (8001a7c <Ultrasonic_Feedback+0xb0>)
 8001a14:	f003 fb41 	bl	800509a <HAL_UART_Receive>
	Data=Data | (((uint32_t) (Rx_Buf[0]))<<16);
 8001a18:	7c3b      	ldrb	r3, [r7, #16]
 8001a1a:	041b      	lsls	r3, r3, #16
 8001a1c:	69fa      	ldr	r2, [r7, #28]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	61fb      	str	r3, [r7, #28]
	Data=Data | (((uint32_t) (Rx_Buf[1]))<<8);
 8001a22:	7c7b      	ldrb	r3, [r7, #17]
 8001a24:	021b      	lsls	r3, r3, #8
 8001a26:	69fa      	ldr	r2, [r7, #28]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	61fb      	str	r3, [r7, #28]
	Data=Data |((uint32_t) (Rx_Buf[2]));
 8001a2c:	7cbb      	ldrb	r3, [r7, #18]
 8001a2e:	461a      	mov	r2, r3
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	61fb      	str	r3, [r7, #28]
	//HAL_UART_Transmit(&huart1, (uint8_t *) &Data, 4, 0xFFFF);
	distance.front=Data/1000;
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	4a11      	ldr	r2, [pc, #68]	; (8001a80 <Ultrasonic_Feedback+0xb4>)
 8001a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a3e:	099b      	lsrs	r3, r3, #6
 8001a40:	ee07 3a90 	vmov	s15, r3
 8001a44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a48:	edc7 7a02 	vstr	s15, [r7, #8]
	return distance;
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	f107 0208 	add.w	r2, r7, #8
 8001a54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a58:	e883 0003 	stmia.w	r3, {r0, r1}
 8001a5c:	697a      	ldr	r2, [r7, #20]
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	ee07 2a10 	vmov	s14, r2
 8001a64:	ee07 3a90 	vmov	s15, r3
}
 8001a68:	eeb0 0a47 	vmov.f32	s0, s14
 8001a6c:	eef0 0a67 	vmov.f32	s1, s15
 8001a70:	3720      	adds	r7, #32
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	080088ac 	.word	0x080088ac
 8001a7c:	20004144 	.word	0x20004144
 8001a80:	10624dd3 	.word	0x10624dd3

08001a84 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
  {
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  	if (huart->Instance==USART2){
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a1b      	ldr	r2, [pc, #108]	; (8001b00 <HAL_UART_RxCpltCallback+0x7c>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d12f      	bne.n	8001af6 <HAL_UART_RxCpltCallback+0x72>
  		Camera_Data=0x0000;
 8001a96:	4b1b      	ldr	r3, [pc, #108]	; (8001b04 <HAL_UART_RxCpltCallback+0x80>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	801a      	strh	r2, [r3, #0]
  		Camera_Data=Camera_Data | (((uint16_t) (Rx_Buf[0]))<<8);
 8001a9c:	4b1a      	ldr	r3, [pc, #104]	; (8001b08 <HAL_UART_RxCpltCallback+0x84>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	021b      	lsls	r3, r3, #8
 8001aa4:	b21a      	sxth	r2, r3
 8001aa6:	4b17      	ldr	r3, [pc, #92]	; (8001b04 <HAL_UART_RxCpltCallback+0x80>)
 8001aa8:	881b      	ldrh	r3, [r3, #0]
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	b21b      	sxth	r3, r3
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	b21b      	sxth	r3, r3
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	4b13      	ldr	r3, [pc, #76]	; (8001b04 <HAL_UART_RxCpltCallback+0x80>)
 8001ab6:	801a      	strh	r2, [r3, #0]
  		Camera_Data=Camera_Data|((uint16_t) (Rx_Buf[1]));
 8001ab8:	4b13      	ldr	r3, [pc, #76]	; (8001b08 <HAL_UART_RxCpltCallback+0x84>)
 8001aba:	785b      	ldrb	r3, [r3, #1]
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <HAL_UART_RxCpltCallback+0x80>)
 8001ac2:	881b      	ldrh	r3, [r3, #0]
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <HAL_UART_RxCpltCallback+0x80>)
 8001acc:	801a      	strh	r2, [r3, #0]
  		//Data=Data & (0x07F0);
  		//HAL_UART_Transmit(&huart1, (uint8_t*) &Data,2,10);
  		//HAL_UART_AbortReceive_IT(&huart1);
  		Rx_Buf[0]=0;
 8001ace:	4b0e      	ldr	r3, [pc, #56]	; (8001b08 <HAL_UART_RxCpltCallback+0x84>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
  		Rx_Buf[1]=0;
 8001ad4:	4b0c      	ldr	r3, [pc, #48]	; (8001b08 <HAL_UART_RxCpltCallback+0x84>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	705a      	strb	r2, [r3, #1]
  		//camera_ready_flag=1;
  		osSemaphoreRelease(CameraUARTSemHandle);
 8001ada:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <HAL_UART_RxCpltCallback+0x88>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f004 fa14 	bl	8005f0c <osSemaphoreRelease>
  		if(camera_recieve_IT_flag)
 8001ae4:	4b0a      	ldr	r3, [pc, #40]	; (8001b10 <HAL_UART_RxCpltCallback+0x8c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d004      	beq.n	8001af6 <HAL_UART_RxCpltCallback+0x72>
  		HAL_UART_Receive_IT(&huart2,(uint8_t*) &Rx_Buf,2);
 8001aec:	2202      	movs	r2, #2
 8001aee:	4906      	ldr	r1, [pc, #24]	; (8001b08 <HAL_UART_RxCpltCallback+0x84>)
 8001af0:	4808      	ldr	r0, [pc, #32]	; (8001b14 <HAL_UART_RxCpltCallback+0x90>)
 8001af2:	f003 fb74 	bl	80051de <HAL_UART_Receive_IT>
//  			Rx_Buf_Sonic[1]=0;
//  			Rx_Buf_Sonic[2]=0;
//  			HAL_UART_Receive_IT(&huart5,(uint8_t*) &Rx_Buf_Sonic,3);
//  			HAL_UART_Transmit(&huart5,(uint8_t*) &info,1,1000);
//  		}
  }
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40004400 	.word	0x40004400
 8001b04:	2000028a 	.word	0x2000028a
 8001b08:	20000288 	.word	0x20000288
 8001b0c:	200040f0 	.word	0x200040f0
 8001b10:	200002a4 	.word	0x200002a4
 8001b14:	20004228 	.word	0x20004228

08001b18 <State_Transition>:

uint8_t State_Transition(State* current_state)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
	State next_state = Unknow;
 8001b20:	2308      	movs	r3, #8
 8001b22:	73fb      	strb	r3, [r7, #15]
	switch(state)
 8001b24:	4b2f      	ldr	r3, [pc, #188]	; (8001be4 <State_Transition+0xcc>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	2b05      	cmp	r3, #5
 8001b2c:	d848      	bhi.n	8001bc0 <State_Transition+0xa8>
 8001b2e:	a201      	add	r2, pc, #4	; (adr r2, 8001b34 <State_Transition+0x1c>)
 8001b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b34:	08001b4d 	.word	0x08001b4d
 8001b38:	08001b53 	.word	0x08001b53
 8001b3c:	08001b67 	.word	0x08001b67
 8001b40:	08001b6d 	.word	0x08001b6d
 8001b44:	08001b8f 	.word	0x08001b8f
 8001b48:	08001bab 	.word	0x08001bab
	{
		case Initial:
					next_state = Go_Mile_1;
 8001b4c:	2305      	movs	r3, #5
 8001b4e:	73fb      	strb	r3, [r7, #15]
					break;
 8001b50:	e038      	b.n	8001bc4 <State_Transition+0xac>
		case Line_Search:
					if(distance_flag==0)
 8001b52:	4b25      	ldr	r3, [pc, #148]	; (8001be8 <State_Transition+0xd0>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d102      	bne.n	8001b60 <State_Transition+0x48>
						next_state = Line_Search;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	73fb      	strb	r3, [r7, #15]
					else
						next_state= TurnRight;
					break;
 8001b5e:	e031      	b.n	8001bc4 <State_Transition+0xac>
						next_state= TurnRight;
 8001b60:	2303      	movs	r3, #3
 8001b62:	73fb      	strb	r3, [r7, #15]
					break;
 8001b64:	e02e      	b.n	8001bc4 <State_Transition+0xac>
		case TurnRight:
					next_state = Go_Mile_1;
 8001b66:	2305      	movs	r3, #5
 8001b68:	73fb      	strb	r3, [r7, #15]
					break;
 8001b6a:	e02b      	b.n	8001bc4 <State_Transition+0xac>
		case GoStraight_Until_Barrier:
					osSemaphoreWait(CriticalDistanceSemHandle, osWaitForever);
 8001b6c:	4b1f      	ldr	r3, [pc, #124]	; (8001bec <State_Transition+0xd4>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f04f 31ff 	mov.w	r1, #4294967295
 8001b74:	4618      	mov	r0, r3
 8001b76:	f004 f97b 	bl	8005e70 <osSemaphoreWait>
					if(distance_flag==0)
 8001b7a:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <State_Transition+0xd0>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d102      	bne.n	8001b88 <State_Transition+0x70>
						next_state = GoStraight_Until_Barrier;
 8001b82:	2304      	movs	r3, #4
 8001b84:	73fb      	strb	r3, [r7, #15]
					else
						next_state = TurnRight;

					break;
 8001b86:	e01d      	b.n	8001bc4 <State_Transition+0xac>
						next_state = TurnRight;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	73fb      	strb	r3, [r7, #15]
					break;
 8001b8c:	e01a      	b.n	8001bc4 <State_Transition+0xac>
		case Go_Mile_1:
					if(*current_state == Mile_Adjust)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b06      	cmp	r3, #6
 8001b94:	d102      	bne.n	8001b9c <State_Transition+0x84>
						next_state = TurnRight;
 8001b96:	2303      	movs	r3, #3
 8001b98:	73fb      	strb	r3, [r7, #15]
					else
						{
						temp_state = *current_state;
						next_state = Mile_Adjust;
						}
					break;
 8001b9a:	e013      	b.n	8001bc4 <State_Transition+0xac>
						temp_state = *current_state;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	781a      	ldrb	r2, [r3, #0]
 8001ba0:	4b13      	ldr	r3, [pc, #76]	; (8001bf0 <State_Transition+0xd8>)
 8001ba2:	701a      	strb	r2, [r3, #0]
						next_state = Mile_Adjust;
 8001ba4:	2306      	movs	r3, #6
 8001ba6:	73fb      	strb	r3, [r7, #15]
					break;
 8001ba8:	e00c      	b.n	8001bc4 <State_Transition+0xac>
		case Mile_Adjust:
					switch (temp_state)
 8001baa:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <State_Transition+0xd8>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2b05      	cmp	r3, #5
 8001bb0:	d103      	bne.n	8001bba <State_Transition+0xa2>
					{
					case Go_Mile_1:
						next_state = TurnRight;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	73fb      	strb	r3, [r7, #15]
						break;
 8001bb6:	bf00      	nop
					default:
						next_state = Initial;
					}
					//temp_state = Mile_Adjust;
					break;
 8001bb8:	e004      	b.n	8001bc4 <State_Transition+0xac>
						next_state = Initial;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	73fb      	strb	r3, [r7, #15]
					break;
 8001bbe:	e001      	b.n	8001bc4 <State_Transition+0xac>
		default:
					next_state = Initial;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	73fb      	strb	r3, [r7, #15]
	}
	if (next_state == *current_state)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	7bfa      	ldrb	r2, [r7, #15]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d101      	bne.n	8001bd2 <State_Transition+0xba>
		return 1;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e003      	b.n	8001bda <State_Transition+0xc2>
	else
	{

		*current_state=next_state;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	7bfa      	ldrb	r2, [r7, #15]
 8001bd6:	701a      	strb	r2, [r3, #0]
		return 0;
 8001bd8:	2300      	movs	r3, #0
	}
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20004140 	.word	0x20004140
 8001be8:	200002a0 	.word	0x200002a0
 8001bec:	20004010 	.word	0x20004010
 8001bf0:	200041d4 	.word	0x200041d4

08001bf4 <PWM_SET_LEFT>:

void PWM_SET_LEFT(int32_t duty)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
	if ( duty < 0 )
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	da11      	bge.n	8001c26 <PWM_SET_LEFT+0x32>
		{
		if (duty <= -2000)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8001c08:	dc02      	bgt.n	8001c10 <PWM_SET_LEFT+0x1c>
			duty = 1;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	e003      	b.n	8001c18 <PWM_SET_LEFT+0x24>
		else
			duty = 2000 + duty;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001c16:	607b      	str	r3, [r7, #4]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001c18:	2201      	movs	r2, #1
 8001c1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c1e:	480f      	ldr	r0, [pc, #60]	; (8001c5c <PWM_SET_LEFT+0x68>)
 8001c20:	f001 faf4 	bl	800320c <HAL_GPIO_WritePin>
 8001c24:	e00a      	b.n	8001c3c <PWM_SET_LEFT+0x48>
		}
	else
		{
			if (duty == 0)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d101      	bne.n	8001c30 <PWM_SET_LEFT+0x3c>
				duty = 1;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	607b      	str	r3, [r7, #4]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001c30:	2200      	movs	r2, #0
 8001c32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c36:	4809      	ldr	r0, [pc, #36]	; (8001c5c <PWM_SET_LEFT+0x68>)
 8001c38:	f001 fae8 	bl	800320c <HAL_GPIO_WritePin>
		}
	if (duty > 2000)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001c42:	dd02      	ble.n	8001c4a <PWM_SET_LEFT+0x56>
		duty = 2000;
 8001c44:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001c48:	607b      	str	r3, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,duty);
 8001c4a:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <PWM_SET_LEFT+0x6c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40020000 	.word	0x40020000
 8001c60:	200040f8 	.word	0x200040f8

08001c64 <PWM_SET_RIGHT>:

void PWM_SET_RIGHT(int32_t duty)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
	if ( duty < 0 )
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	da11      	bge.n	8001c96 <PWM_SET_RIGHT+0x32>
		{
		if (duty <= -2000)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8001c78:	dc02      	bgt.n	8001c80 <PWM_SET_RIGHT+0x1c>
			duty = 1;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	e003      	b.n	8001c88 <PWM_SET_RIGHT+0x24>
		else
			duty = 2000 + duty;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001c86:	607b      	str	r3, [r7, #4]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c8e:	480f      	ldr	r0, [pc, #60]	; (8001ccc <PWM_SET_RIGHT+0x68>)
 8001c90:	f001 fabc 	bl	800320c <HAL_GPIO_WritePin>
 8001c94:	e00a      	b.n	8001cac <PWM_SET_RIGHT+0x48>
		}
	else
		{
			if (duty == 0)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d101      	bne.n	8001ca0 <PWM_SET_RIGHT+0x3c>
				duty = 1;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	607b      	str	r3, [r7, #4]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ca6:	4809      	ldr	r0, [pc, #36]	; (8001ccc <PWM_SET_RIGHT+0x68>)
 8001ca8:	f001 fab0 	bl	800320c <HAL_GPIO_WritePin>
		}
	if (duty > 2000)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001cb2:	dd02      	ble.n	8001cba <PWM_SET_RIGHT+0x56>
		duty = 2000;
 8001cb4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001cb8:	607b      	str	r3, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,duty);
 8001cba:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <PWM_SET_RIGHT+0x6c>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40020c00 	.word	0x40020c00
 8001cd0:	20004060 	.word	0x20004060

08001cd4 <StreamTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StreamTask */
void StreamTask(void const * argument)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t Same_State_Flag=0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	73fb      	strb	r3, [r7, #15]
	uint32_t pulse_incremnet=0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60bb      	str	r3, [r7, #8]
	Car_Initial();
 8001ce4:	f7ff fc5e 	bl	80015a4 <Car_Initial>
	delay(1000);
 8001ce8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cec:	f7ff fc90 	bl	8001610 <delay>
  /* Infinite loop */
  for(;;)
  {

	  delay(50);
 8001cf0:	2032      	movs	r0, #50	; 0x32
 8001cf2:	f7ff fc8d 	bl	8001610 <delay>
	  //delay(10);
	  //PreviousWakeTime = osKernelSysTick()
	  //osDelayUntil(&PreviousWakeTime = osKernelSysTick(), 500);
	  //HAL_UART_Transmit(&huart5,(uint8_t*) &info,1,1000);

	  Same_State_Flag = State_Transition(&state);
 8001cf6:	4871      	ldr	r0, [pc, #452]	; (8001ebc <StreamTask+0x1e8>)
 8001cf8:	f7ff ff0e 	bl	8001b18 <State_Transition>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	73fb      	strb	r3, [r7, #15]
	  if(Same_State_Flag)
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	f040 80d7 	bne.w	8001eb6 <StreamTask+0x1e2>
		  continue;
	  switch(state)
 8001d08:	4b6c      	ldr	r3, [pc, #432]	; (8001ebc <StreamTask+0x1e8>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	2b06      	cmp	r3, #6
 8001d10:	f200 80ce 	bhi.w	8001eb0 <StreamTask+0x1dc>
 8001d14:	a201      	add	r2, pc, #4	; (adr r2, 8001d1c <StreamTask+0x48>)
 8001d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d1a:	bf00      	nop
 8001d1c:	08001d39 	.word	0x08001d39
 8001d20:	08001d53 	.word	0x08001d53
 8001d24:	08001d73 	.word	0x08001d73
 8001d28:	08001dd3 	.word	0x08001dd3
 8001d2c:	08001e17 	.word	0x08001e17
 8001d30:	08001e7d 	.word	0x08001e7d
 8001d34:	08001eab 	.word	0x08001eab
	  {
	  case Initial:
		  	  	  	  	  state= Idle;
 8001d38:	4b60      	ldr	r3, [pc, #384]	; (8001ebc <StreamTask+0x1e8>)
 8001d3a:	2207      	movs	r2, #7
 8001d3c:	701a      	strb	r2, [r3, #0]
		  	  	  	  	  delay(500);
 8001d3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d42:	f7ff fc65 	bl	8001610 <delay>
		  	  	  	      state= Initial;
 8001d46:	4b5d      	ldr	r3, [pc, #372]	; (8001ebc <StreamTask+0x1e8>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	701a      	strb	r2, [r3, #0]
		  	  	  	  	  Car_Initial();
 8001d4c:	f7ff fc2a 	bl	80015a4 <Car_Initial>
		  	  	  	  	  break;
 8001d50:	e0b2      	b.n	8001eb8 <StreamTask+0x1e4>
	  case Line_Search:
		  	  	  	  	  state= Idle;
 8001d52:	4b5a      	ldr	r3, [pc, #360]	; (8001ebc <StreamTask+0x1e8>)
 8001d54:	2207      	movs	r2, #7
 8001d56:	701a      	strb	r2, [r3, #0]
		  		  	  	  delay(500);
 8001d58:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d5c:	f7ff fc58 	bl	8001610 <delay>
		  		  	  	  state= Line_Search;
 8001d60:	4b56      	ldr	r3, [pc, #344]	; (8001ebc <StreamTask+0x1e8>)
 8001d62:	2202      	movs	r2, #2
 8001d64:	701a      	strb	r2, [r3, #0]
		  	  	  	  	  vTaskResume(PIDCameraHandle);
 8001d66:	4b56      	ldr	r3, [pc, #344]	; (8001ec0 <StreamTask+0x1ec>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f005 fa1e 	bl	80071ac <vTaskResume>
		  	  	  	  	  //vTaskResume(GyroReceiveHandle);
		  	  	  	  	  break;
 8001d70:	e0a2      	b.n	8001eb8 <StreamTask+0x1e4>
	  case TurnRight:
	  	  	  	  	  	  //state= Idle;
	  	  	  	  	  	  Car_Stop();
 8001d72:	f7ff fc43 	bl	80015fc <Car_Stop>
	  	  	  	  	  	  vTaskSuspend(PIDCameraHandle);
 8001d76:	4b52      	ldr	r3, [pc, #328]	; (8001ec0 <StreamTask+0x1ec>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f005 f952 	bl	8007024 <vTaskSuspend>
	  	  	  	  	  	  vTaskSuspend(DistanceCheckHandle);
 8001d80:	4b50      	ldr	r3, [pc, #320]	; (8001ec4 <StreamTask+0x1f0>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f005 f94d 	bl	8007024 <vTaskSuspend>
	  	  	  	  	  	  camera_recieve_IT_flag=0;
 8001d8a:	4b4f      	ldr	r3, [pc, #316]	; (8001ec8 <StreamTask+0x1f4>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
	  	  	  	  	  	  delay(50);
 8001d90:	2032      	movs	r0, #50	; 0x32
 8001d92:	f7ff fc3d 	bl	8001610 <delay>
	  	  	  	  	  	  state= TurnRight;
 8001d96:	4b49      	ldr	r3, [pc, #292]	; (8001ebc <StreamTask+0x1e8>)
 8001d98:	2203      	movs	r2, #3
 8001d9a:	701a      	strb	r2, [r3, #0]
	  	  	  	  	  	  distance_flag=0;
 8001d9c:	4b4b      	ldr	r3, [pc, #300]	; (8001ecc <StreamTask+0x1f8>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
		  	  	  	  	  vTaskResume(GyroReceiveHandle);
 8001da2:	4b4b      	ldr	r3, [pc, #300]	; (8001ed0 <StreamTask+0x1fc>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f005 fa00 	bl	80071ac <vTaskResume>
		  	  	  	  	  PID_Turning(-90,1.5);
 8001dac:	eef7 0a08 	vmov.f32	s1, #120	; 0x3fc00000  1.5
 8001db0:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8001ed4 <StreamTask+0x200>
 8001db4:	f7ff fca4 	bl	8001700 <PID_Turning>
		  	  	  	  	  vTaskSuspend(GyroReceiveHandle);
 8001db8:	4b45      	ldr	r3, [pc, #276]	; (8001ed0 <StreamTask+0x1fc>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f005 f931 	bl	8007024 <vTaskSuspend>
		  	  	  	  	  vTaskResume(DistanceCheckHandle);
 8001dc2:	4b40      	ldr	r3, [pc, #256]	; (8001ec4 <StreamTask+0x1f0>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f005 f9f0 	bl	80071ac <vTaskResume>
		  	  	  	  	  Car_Stop();
 8001dcc:	f7ff fc16 	bl	80015fc <Car_Stop>
		  		  	  	  break;
 8001dd0:	e072      	b.n	8001eb8 <StreamTask+0x1e4>
	  case GoStraight_Until_Barrier:
		  	  	  	  	  //state= Idle;
		  	  	  	  	  vTaskSuspend(PIDCameraHandle);
 8001dd2:	4b3b      	ldr	r3, [pc, #236]	; (8001ec0 <StreamTask+0x1ec>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f005 f924 	bl	8007024 <vTaskSuspend>
		  	  	  	  	  vTaskSuspend(GyroReceiveHandle);
 8001ddc:	4b3c      	ldr	r3, [pc, #240]	; (8001ed0 <StreamTask+0x1fc>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f005 f91f 	bl	8007024 <vTaskSuspend>
		  	  	  	  	  camera_recieve_IT_flag=0;
 8001de6:	4b38      	ldr	r3, [pc, #224]	; (8001ec8 <StreamTask+0x1f4>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
		  	  	  	  	  delay(500);
 8001dec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001df0:	f7ff fc0e 	bl	8001610 <delay>
		  	  	  	  	  //state= GoStraight;
		  	  	  	  	  critical_distance.front=350;
 8001df4:	4b38      	ldr	r3, [pc, #224]	; (8001ed8 <StreamTask+0x204>)
 8001df6:	4a39      	ldr	r2, [pc, #228]	; (8001edc <StreamTask+0x208>)
 8001df8:	601a      	str	r2, [r3, #0]
		  	  	  	  	  vTaskResume(DistanceCheckHandle);
 8001dfa:	4b32      	ldr	r3, [pc, #200]	; (8001ec4 <StreamTask+0x1f0>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f005 f9d4 	bl	80071ac <vTaskResume>
		  	  	  	  	  PWM_SET_LEFT(PWM_Mid);
 8001e04:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001e08:	f7ff fef4 	bl	8001bf4 <PWM_SET_LEFT>
		  	  	  	  	  PWM_SET_RIGHT(PWM_Mid);
 8001e0c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001e10:	f7ff ff28 	bl	8001c64 <PWM_SET_RIGHT>
		  	  	  	  	  //osSemaphoreWait(CriticalDistanceSemHandle, osWaitForever);
		  	  	  	  	  //HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);
		  	  	  	  	  break;
 8001e14:	e050      	b.n	8001eb8 <StreamTask+0x1e4>
	  case Go_Mile_1:
						  osSemaphoreWait(MileageSemHandle, osWaitForever);
 8001e16:	4b32      	ldr	r3, [pc, #200]	; (8001ee0 <StreamTask+0x20c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f04f 31ff 	mov.w	r1, #4294967295
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f004 f826 	bl	8005e70 <osSemaphoreWait>
		  	  	  	  	  pulse_incremnet=2300;
 8001e24:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8001e28:	60bb      	str	r3, [r7, #8]
		  	  	  	  	  critical_pulses=pulse_incremnet+number_of_pulses;
 8001e2a:	4b2e      	ldr	r3, [pc, #184]	; (8001ee4 <StreamTask+0x210>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	4413      	add	r3, r2
 8001e34:	461a      	mov	r2, r3
 8001e36:	4b2c      	ldr	r3, [pc, #176]	; (8001ee8 <StreamTask+0x214>)
 8001e38:	601a      	str	r2, [r3, #0]
		  	  	  	  	  vTaskSuspend(PIDCameraHandle);
 8001e3a:	4b21      	ldr	r3, [pc, #132]	; (8001ec0 <StreamTask+0x1ec>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f005 f8f0 	bl	8007024 <vTaskSuspend>
		  	  	  	  	  vTaskSuspend(GyroReceiveHandle);
 8001e44:	4b22      	ldr	r3, [pc, #136]	; (8001ed0 <StreamTask+0x1fc>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f005 f8eb 	bl	8007024 <vTaskSuspend>
		  	  	  	  	  vTaskResume(MileageHandle);
 8001e4e:	4b27      	ldr	r3, [pc, #156]	; (8001eec <StreamTask+0x218>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f005 f9aa 	bl	80071ac <vTaskResume>
		  	  	  	  	  PWM_SET_LEFT(PWM_Mid);
 8001e58:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001e5c:	f7ff feca 	bl	8001bf4 <PWM_SET_LEFT>
		  	  	  	      PWM_SET_RIGHT(PWM_Mid);
 8001e60:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001e64:	f7ff fefe 	bl	8001c64 <PWM_SET_RIGHT>
		  	  	  	      osSemaphoreWait(MileageSemHandle, osWaitForever);
 8001e68:	4b1d      	ldr	r3, [pc, #116]	; (8001ee0 <StreamTask+0x20c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e70:	4618      	mov	r0, r3
 8001e72:	f003 fffd 	bl	8005e70 <osSemaphoreWait>
		  	  	  		  Car_Stop();
 8001e76:	f7ff fbc1 	bl	80015fc <Car_Stop>
		  	  	  	  	  break;
 8001e7a:	e01d      	b.n	8001eb8 <StreamTask+0x1e4>
	  case Mile_Adjust:
		  	  	  	  	  osSemaphoreWait(MileageNegSemHandle, osWaitForever);
 8001e7c:	4b1c      	ldr	r3, [pc, #112]	; (8001ef0 <StreamTask+0x21c>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f04f 31ff 	mov.w	r1, #4294967295
 8001e84:	4618      	mov	r0, r3
 8001e86:	f003 fff3 	bl	8005e70 <osSemaphoreWait>
		  	  	  	  	  PWM_SET_LEFT(-PWM_Lowest);
 8001e8a:	481a      	ldr	r0, [pc, #104]	; (8001ef4 <StreamTask+0x220>)
 8001e8c:	f7ff feb2 	bl	8001bf4 <PWM_SET_LEFT>
		  	  	  		  PWM_SET_RIGHT(-PWM_Lowest);
 8001e90:	4818      	ldr	r0, [pc, #96]	; (8001ef4 <StreamTask+0x220>)
 8001e92:	f7ff fee7 	bl	8001c64 <PWM_SET_RIGHT>
		  	  	  		  osSemaphoreWait(MileageNegSemHandle, osWaitForever);
 8001e96:	4b16      	ldr	r3, [pc, #88]	; (8001ef0 <StreamTask+0x21c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f04f 31ff 	mov.w	r1, #4294967295
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f003 ffe6 	bl	8005e70 <osSemaphoreWait>
		  	  	  		  Car_Stop();
 8001ea4:	f7ff fbaa 	bl	80015fc <Car_Stop>
		  	  	  	  	  break;
 8001ea8:	e006      	b.n	8001eb8 <StreamTask+0x1e4>
	  case Idle:
		  	  	  	  	  Car_Stop();
 8001eaa:	f7ff fba7 	bl	80015fc <Car_Stop>
		  	  	  	  	  break;
 8001eae:	e003      	b.n	8001eb8 <StreamTask+0x1e4>
	  default :
		  	  	  	  	  Car_Initial();
 8001eb0:	f7ff fb78 	bl	80015a4 <Car_Initial>
 8001eb4:	e71c      	b.n	8001cf0 <StreamTask+0x1c>
		  continue;
 8001eb6:	bf00      	nop
	  delay(50);
 8001eb8:	e71a      	b.n	8001cf0 <StreamTask+0x1c>
 8001eba:	bf00      	nop
 8001ebc:	20004140 	.word	0x20004140
 8001ec0:	200040ec 	.word	0x200040ec
 8001ec4:	200040f4 	.word	0x200040f4
 8001ec8:	200002a4 	.word	0x200002a4
 8001ecc:	200002a0 	.word	0x200002a0
 8001ed0:	2000426c 	.word	0x2000426c
 8001ed4:	c2b40000 	.word	0xc2b40000
 8001ed8:	20000298 	.word	0x20000298
 8001edc:	43af0000 	.word	0x43af0000
 8001ee0:	200041d0 	.word	0x200041d0
 8001ee4:	200002a8 	.word	0x200002a8
 8001ee8:	200002ac 	.word	0x200002ac
 8001eec:	20004014 	.word	0x20004014
 8001ef0:	200041dc 	.word	0x200041dc
 8001ef4:	fffffdc6 	.word	0xfffffdc6

08001ef8 <PIDCameraTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PIDCameraTask */
void PIDCameraTask(void const * argument)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b088      	sub	sp, #32
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PIDCameraTask */
		vTaskSuspend(PIDCameraHandle);
 8001f00:	4b5e      	ldr	r3, [pc, #376]	; (800207c <PIDCameraTask+0x184>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f005 f88d 	bl	8007024 <vTaskSuspend>
		float PID_Error_Last=0;
 8001f0a:	f04f 0300 	mov.w	r3, #0
 8001f0e:	61fb      	str	r3, [r7, #28]
		float PID_Output=0;                    // PWM输出占空
 8001f10:	f04f 0300 	mov.w	r3, #0
 8001f14:	61bb      	str	r3, [r7, #24]
		float Error = 0, Error_Total=0;
 8001f16:	f04f 0300 	mov.w	r3, #0
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	f04f 0300 	mov.w	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]
		int32_t PID_Input=0;
 8001f22:	2300      	movs	r3, #0
 8001f24:	60fb      	str	r3, [r7, #12]
		camera_recieve_IT_flag=1;
 8001f26:	4b56      	ldr	r3, [pc, #344]	; (8002080 <PIDCameraTask+0x188>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2,(uint8_t*) &Rx_Buf,2);
 8001f2c:	2202      	movs	r2, #2
 8001f2e:	4955      	ldr	r1, [pc, #340]	; (8002084 <PIDCameraTask+0x18c>)
 8001f30:	4855      	ldr	r0, [pc, #340]	; (8002088 <PIDCameraTask+0x190>)
 8001f32:	f003 f954 	bl	80051de <HAL_UART_Receive_IT>
	  /* Infinite loop */
	  for(;;)
	  {
		  if(state == Idle)
 8001f36:	4b55      	ldr	r3, [pc, #340]	; (800208c <PIDCameraTask+0x194>)
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	2b07      	cmp	r3, #7
 8001f3c:	d105      	bne.n	8001f4a <PIDCameraTask+0x52>
		  {
			  vTaskSuspend(PIDCameraHandle);
 8001f3e:	4b4f      	ldr	r3, [pc, #316]	; (800207c <PIDCameraTask+0x184>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f005 f86e 	bl	8007024 <vTaskSuspend>
			  continue;
 8001f48:	e097      	b.n	800207a <PIDCameraTask+0x182>
		  }
//		  	 if(camera_ready_flag==0)
//		  		 continue;
//		  	 camera_ready_flag=0;
		  	 osSemaphoreWait(CameraUARTSemHandle, osWaitForever);
 8001f4a:	4b51      	ldr	r3, [pc, #324]	; (8002090 <PIDCameraTask+0x198>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f04f 31ff 	mov.w	r1, #4294967295
 8001f52:	4618      	mov	r0, r3
 8001f54:	f003 ff8c 	bl	8005e70 <osSemaphoreWait>
		  	 HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);//Green LED
 8001f58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f5c:	484d      	ldr	r0, [pc, #308]	; (8002094 <PIDCameraTask+0x19c>)
 8001f5e:	f001 f96e 	bl	800323e <HAL_GPIO_TogglePin>
		  	 //delay(10);
		  	 //Data=0x03E8;
		  	 //PID_Input=-300;
		  	 PID_Input = (Camera_Data & (0x07FF))-1000;
 8001f62:	4b4d      	ldr	r3, [pc, #308]	; (8002098 <PIDCameraTask+0x1a0>)
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f6c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001f70:	60fb      	str	r3, [r7, #12]
		  	 if (PID_Input == -1000)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8001f78:	d07e      	beq.n	8002078 <PIDCameraTask+0x180>
		  		 continue;
		  	 Error = PID_Target - PID_Input;		  // 偏差 = 目标 - 实际
 8001f7a:	4b48      	ldr	r3, [pc, #288]	; (800209c <PIDCameraTask+0x1a4>)
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	461a      	mov	r2, r3
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	ee07 3a90 	vmov	s15, r3
 8001f8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f8e:	edc7 7a04 	vstr	s15, [r7, #16]
		  	 PID_Output = Kp * Error  +
 8001f92:	4b43      	ldr	r3, [pc, #268]	; (80020a0 <PIDCameraTask+0x1a8>)
 8001f94:	ed93 7a00 	vldr	s14, [r3]
 8001f98:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f9c:	ee27 7a27 	vmul.f32	s14, s14, s15
		  				  Kd * (Error - PID_Error_Last ) +
 8001fa0:	edd7 6a04 	vldr	s13, [r7, #16]
 8001fa4:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fa8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001fac:	4b3d      	ldr	r3, [pc, #244]	; (80020a4 <PIDCameraTask+0x1ac>)
 8001fae:	edd3 7a00 	vldr	s15, [r3]
 8001fb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
		  	 PID_Output = Kp * Error  +
 8001fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fba:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fc2:	edc7 7a06 	vstr	s15, [r7, #24]
		  				  Error_Total;
		  	 Error_Total=Error_Total+Ki*Error;
 8001fc6:	4b38      	ldr	r3, [pc, #224]	; (80020a8 <PIDCameraTask+0x1b0>)
 8001fc8:	ed93 7a00 	vldr	s14, [r3]
 8001fcc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fd4:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fdc:	edc7 7a05 	vstr	s15, [r7, #20]
		  	 PID_Error_Last = Error;
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	61fb      	str	r3, [r7, #28]
		  	 if(PID_Output < 0)
 8001fe4:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fe8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ff0:	d508      	bpl.n	8002004 <PIDCameraTask+0x10c>
		  		 PID_Output-=PWM_Lowest;
 8001ff2:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ff6:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80020ac <PIDCameraTask+0x1b4>
 8001ffa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ffe:	edc7 7a06 	vstr	s15, [r7, #24]
 8002002:	e007      	b.n	8002014 <PIDCameraTask+0x11c>
		  	 else
		  		 PID_Output+=PWM_Lowest;
 8002004:	edd7 7a06 	vldr	s15, [r7, #24]
 8002008:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80020ac <PIDCameraTask+0x1b4>
 800200c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002010:	edc7 7a06 	vstr	s15, [r7, #24]
		     if(PID_Output > PWM_Higest-PWM_Mid) 			PID_Output =	2000-PWM_Mid;	    // 限幅
 8002014:	edd7 7a06 	vldr	s15, [r7, #24]
 8002018:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80020b0 <PIDCameraTask+0x1b8>
 800201c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002024:	dd02      	ble.n	800202c <PIDCameraTask+0x134>
 8002026:	4b23      	ldr	r3, [pc, #140]	; (80020b4 <PIDCameraTask+0x1bc>)
 8002028:	61bb      	str	r3, [r7, #24]
 800202a:	e00a      	b.n	8002042 <PIDCameraTask+0x14a>
		     else if(PID_Output <-(PWM_Higest-PWM_Mid)) 	PID_Output = 	-(2000-PWM_Mid);
 800202c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002030:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80020b8 <PIDCameraTask+0x1c0>
 8002034:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800203c:	d501      	bpl.n	8002042 <PIDCameraTask+0x14a>
 800203e:	4b1f      	ldr	r3, [pc, #124]	; (80020bc <PIDCameraTask+0x1c4>)
 8002040:	61bb      	str	r3, [r7, #24]
		     taskENTER_CRITICAL();
 8002042:	f006 f87f 	bl	8008144 <vPortEnterCritical>
		     PWM_SET_RIGHT ((PWM_Mid + (int32_t) PID_Output));
 8002046:	edd7 7a06 	vldr	s15, [r7, #24]
 800204a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800204e:	ee17 3a90 	vmov	r3, s15
 8002052:	f503 7348 	add.w	r3, r3, #800	; 0x320
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff fe04 	bl	8001c64 <PWM_SET_RIGHT>
		     PWM_SET_LEFT  ((PWM_Mid - (int32_t) PID_Output));
 800205c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002060:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002064:	ee17 3a90 	vmov	r3, s15
 8002068:	f5c3 7348 	rsb	r3, r3, #800	; 0x320
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff fdc1 	bl	8001bf4 <PWM_SET_LEFT>
		     taskEXIT_CRITICAL();
 8002072:	f006 f897 	bl	80081a4 <vPortExitCritical>
 8002076:	e75e      	b.n	8001f36 <PIDCameraTask+0x3e>
		  		 continue;
 8002078:	bf00      	nop
		  if(state == Idle)
 800207a:	e75c      	b.n	8001f36 <PIDCameraTask+0x3e>
 800207c:	200040ec 	.word	0x200040ec
 8002080:	200002a4 	.word	0x200002a4
 8002084:	20000288 	.word	0x20000288
 8002088:	20004228 	.word	0x20004228
 800208c:	20004140 	.word	0x20004140
 8002090:	200040f0 	.word	0x200040f0
 8002094:	40021400 	.word	0x40021400
 8002098:	2000028a 	.word	0x2000028a
 800209c:	200002b0 	.word	0x200002b0
 80020a0:	20000004 	.word	0x20000004
 80020a4:	200002b8 	.word	0x200002b8
 80020a8:	200002b4 	.word	0x200002b4
 80020ac:	440e8000 	.word	0x440e8000
 80020b0:	43480000 	.word	0x43480000
 80020b4:	44960000 	.word	0x44960000
 80020b8:	c3480000 	.word	0xc3480000
 80020bc:	c4960000 	.word	0xc4960000

080020c0 <GyroReceiveTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GyroReceiveTask */
void GyroReceiveTask(void const * argument)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08e      	sub	sp, #56	; 0x38
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GyroReceiveTask */
	vTaskSuspend(GyroReceiveHandle);
 80020c8:	4ba1      	ldr	r3, [pc, #644]	; (8002350 <GyroReceiveTask+0x290>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f004 ffa9 	bl	8007024 <vTaskSuspend>
  /* Infinite loop */
  for(;;)
  {
	  delay(100);
 80020d2:	2064      	movs	r0, #100	; 0x64
 80020d4:	f7ff fa9c 	bl	8001610 <delay>
	  uint8_t AxH=0, AxL=0;
 80020d8:	2300      	movs	r3, #0
 80020da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80020de:	2300      	movs	r3, #0
 80020e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	  int16_t Ax=0;
 80020e4:	2300      	movs	r3, #0
 80020e6:	853b      	strh	r3, [r7, #40]	; 0x28

	  uint8_t AyH=0,AyL=0;
 80020e8:	2300      	movs	r3, #0
 80020ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80020ee:	2300      	movs	r3, #0
 80020f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  int16_t Ay=0;
 80020f4:	2300      	movs	r3, #0
 80020f6:	84bb      	strh	r3, [r7, #36]	; 0x24

	  uint8_t YawH=0,YawL=0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80020fe:	2300      	movs	r3, #0
 8002100:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  int16_t Yaw=0;
 8002104:	2300      	movs	r3, #0
 8002106:	843b      	strh	r3, [r7, #32]

	  uint8_t sum=0;
 8002108:	2300      	movs	r3, #0
 800210a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  int i=0;
 800210e:	2300      	movs	r3, #0
 8002110:	633b      	str	r3, [r7, #48]	; 0x30
	  int h=0;
 8002112:	2300      	movs	r3, #0
 8002114:	62fb      	str	r3, [r7, #44]	; 0x2c
	  uint8_t GyroData[21]={0};
 8002116:	2300      	movs	r3, #0
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	f107 030c 	add.w	r3, r7, #12
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	605a      	str	r2, [r3, #4]
 8002124:	609a      	str	r2, [r3, #8]
 8002126:	60da      	str	r2, [r3, #12]
 8002128:	741a      	strb	r2, [r3, #16]
	  taskENTER_CRITICAL();
 800212a:	f006 f80b 	bl	8008144 <vPortEnterCritical>
	  HAL_UART_Receive(&huart3, (uint8_t *) &GyroData, sizeof(GyroData), 300);
 800212e:	f107 0108 	add.w	r1, r7, #8
 8002132:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002136:	2215      	movs	r2, #21
 8002138:	4886      	ldr	r0, [pc, #536]	; (8002354 <GyroReceiveTask+0x294>)
 800213a:	f002 ffae 	bl	800509a <HAL_UART_Receive>
	  taskEXIT_CRITICAL();
 800213e:	f006 f831 	bl	80081a4 <vPortExitCritical>
	  while(h<14)
 8002142:	e009      	b.n	8002158 <GyroReceiveTask+0x98>
	  {
		  if(GyroData[h]==0x55)
 8002144:	f107 0208 	add.w	r2, r7, #8
 8002148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800214a:	4413      	add	r3, r2
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	2b55      	cmp	r3, #85	; 0x55
 8002150:	d006      	beq.n	8002160 <GyroReceiveTask+0xa0>
			  break;
		  h++;
 8002152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002154:	3301      	adds	r3, #1
 8002156:	62fb      	str	r3, [r7, #44]	; 0x2c
	  while(h<14)
 8002158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800215a:	2b0d      	cmp	r3, #13
 800215c:	ddf2      	ble.n	8002144 <GyroReceiveTask+0x84>
 800215e:	e000      	b.n	8002162 <GyroReceiveTask+0xa2>
			  break;
 8002160:	bf00      	nop
	  }
	  if(GyroData[h]!=0x55)
 8002162:	f107 0208 	add.w	r2, r7, #8
 8002166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002168:	4413      	add	r3, r2
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b55      	cmp	r3, #85	; 0x55
 800216e:	f040 80e9 	bne.w	8002344 <GyroReceiveTask+0x284>
		  continue;
	  if(GyroData[h+1]!=0x53)
 8002172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002174:	3301      	adds	r3, #1
 8002176:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800217a:	4413      	add	r3, r2
 800217c:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8002180:	2b53      	cmp	r3, #83	; 0x53
 8002182:	f040 80e1 	bne.w	8002348 <GyroReceiveTask+0x288>
		  continue;
	  i=0;
 8002186:	2300      	movs	r3, #0
 8002188:	633b      	str	r3, [r7, #48]	; 0x30
	  sum=0;
 800218a:	2300      	movs	r3, #0
 800218c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  while(i<10)
 8002190:	e00f      	b.n	80021b2 <GyroReceiveTask+0xf2>
	  {
		  sum=sum+GyroData[h+i];
 8002192:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002196:	4413      	add	r3, r2
 8002198:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800219c:	4413      	add	r3, r2
 800219e:	f813 2c30 	ldrb.w	r2, [r3, #-48]
 80021a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80021a6:	4413      	add	r3, r2
 80021a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		  i++;
 80021ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021ae:	3301      	adds	r3, #1
 80021b0:	633b      	str	r3, [r7, #48]	; 0x30
	  while(i<10)
 80021b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021b4:	2b09      	cmp	r3, #9
 80021b6:	ddec      	ble.n	8002192 <GyroReceiveTask+0xd2>
	  }
	  	  if (sum!=GyroData[h+10])
 80021b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ba:	330a      	adds	r3, #10
 80021bc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80021c0:	4413      	add	r3, r2
 80021c2:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80021c6:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80021ca:	429a      	cmp	r2, r3
 80021cc:	f040 80be 	bne.w	800234c <GyroReceiveTask+0x28c>
	  		  continue;
	  AxL=GyroData[h+2];
 80021d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021d2:	3302      	adds	r3, #2
 80021d4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80021d8:	4413      	add	r3, r2
 80021da:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80021de:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	  AxH=GyroData[h+3];
 80021e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e4:	3303      	adds	r3, #3
 80021e6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80021ea:	4413      	add	r3, r2
 80021ec:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80021f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	  AyL=GyroData[h+4];
 80021f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021f6:	3304      	adds	r3, #4
 80021f8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80021fc:	4413      	add	r3, r2
 80021fe:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8002202:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  AyH=GyroData[h+5];
 8002206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002208:	3305      	adds	r3, #5
 800220a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800220e:	4413      	add	r3, r2
 8002210:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8002214:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	  YawL=GyroData[h+6];
 8002218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800221a:	3306      	adds	r3, #6
 800221c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002220:	4413      	add	r3, r2
 8002222:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8002226:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  YawH=GyroData[h+7];
 800222a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800222c:	3307      	adds	r3, #7
 800222e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002232:	4413      	add	r3, r2
 8002234:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8002238:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	  Ax=((((int16_t) AxH)<<8) | AxL);
 800223c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002240:	021b      	lsls	r3, r3, #8
 8002242:	b21a      	sxth	r2, r3
 8002244:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002248:	b21b      	sxth	r3, r3
 800224a:	4313      	orrs	r3, r2
 800224c:	853b      	strh	r3, [r7, #40]	; 0x28
	  Ay=((((int16_t) AyH)<<8) | AyL);
 800224e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002252:	021b      	lsls	r3, r3, #8
 8002254:	b21a      	sxth	r2, r3
 8002256:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800225a:	b21b      	sxth	r3, r3
 800225c:	4313      	orrs	r3, r2
 800225e:	84bb      	strh	r3, [r7, #36]	; 0x24
	  Yaw=((((int16_t) YawH)<<8) | YawL);
 8002260:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002264:	021b      	lsls	r3, r3, #8
 8002266:	b21a      	sxth	r2, r3
 8002268:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800226c:	b21b      	sxth	r3, r3
 800226e:	4313      	orrs	r3, r2
 8002270:	843b      	strh	r3, [r7, #32]

	  //taskENTER_CRITICAL();
	  //HAL_UART_Transmit(&huart1, (uint8_t *) &Yaw, sizeof(Yaw), 0xFFFF);
	  //taskEXIT_CRITICAL();
	  angle.x=(((float)Ax) / 32768.0 * 180.0);
 8002272:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8002276:	ee07 3a90 	vmov	s15, r3
 800227a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800227e:	ee17 0a90 	vmov	r0, s15
 8002282:	f7fe f909 	bl	8000498 <__aeabi_f2d>
 8002286:	f04f 0200 	mov.w	r2, #0
 800228a:	4b33      	ldr	r3, [pc, #204]	; (8002358 <GyroReceiveTask+0x298>)
 800228c:	f7fe fa86 	bl	800079c <__aeabi_ddiv>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	4610      	mov	r0, r2
 8002296:	4619      	mov	r1, r3
 8002298:	f04f 0200 	mov.w	r2, #0
 800229c:	4b2f      	ldr	r3, [pc, #188]	; (800235c <GyroReceiveTask+0x29c>)
 800229e:	f7fe f953 	bl	8000548 <__aeabi_dmul>
 80022a2:	4602      	mov	r2, r0
 80022a4:	460b      	mov	r3, r1
 80022a6:	4610      	mov	r0, r2
 80022a8:	4619      	mov	r1, r3
 80022aa:	f7fe fb5f 	bl	800096c <__aeabi_d2f>
 80022ae:	4603      	mov	r3, r0
 80022b0:	4a2b      	ldr	r2, [pc, #172]	; (8002360 <GyroReceiveTask+0x2a0>)
 80022b2:	6013      	str	r3, [r2, #0]
	  angle.y=(((float)Ay) / 32768.0 * 180.0);
 80022b4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80022b8:	ee07 3a90 	vmov	s15, r3
 80022bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022c0:	ee17 0a90 	vmov	r0, s15
 80022c4:	f7fe f8e8 	bl	8000498 <__aeabi_f2d>
 80022c8:	f04f 0200 	mov.w	r2, #0
 80022cc:	4b22      	ldr	r3, [pc, #136]	; (8002358 <GyroReceiveTask+0x298>)
 80022ce:	f7fe fa65 	bl	800079c <__aeabi_ddiv>
 80022d2:	4602      	mov	r2, r0
 80022d4:	460b      	mov	r3, r1
 80022d6:	4610      	mov	r0, r2
 80022d8:	4619      	mov	r1, r3
 80022da:	f04f 0200 	mov.w	r2, #0
 80022de:	4b1f      	ldr	r3, [pc, #124]	; (800235c <GyroReceiveTask+0x29c>)
 80022e0:	f7fe f932 	bl	8000548 <__aeabi_dmul>
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	4610      	mov	r0, r2
 80022ea:	4619      	mov	r1, r3
 80022ec:	f7fe fb3e 	bl	800096c <__aeabi_d2f>
 80022f0:	4603      	mov	r3, r0
 80022f2:	4a1b      	ldr	r2, [pc, #108]	; (8002360 <GyroReceiveTask+0x2a0>)
 80022f4:	6053      	str	r3, [r2, #4]
	  angle.z=(((float)Yaw) / 32768.0 * 180.0);
 80022f6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80022fa:	ee07 3a90 	vmov	s15, r3
 80022fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002302:	ee17 0a90 	vmov	r0, s15
 8002306:	f7fe f8c7 	bl	8000498 <__aeabi_f2d>
 800230a:	f04f 0200 	mov.w	r2, #0
 800230e:	4b12      	ldr	r3, [pc, #72]	; (8002358 <GyroReceiveTask+0x298>)
 8002310:	f7fe fa44 	bl	800079c <__aeabi_ddiv>
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
 8002318:	4610      	mov	r0, r2
 800231a:	4619      	mov	r1, r3
 800231c:	f04f 0200 	mov.w	r2, #0
 8002320:	4b0e      	ldr	r3, [pc, #56]	; (800235c <GyroReceiveTask+0x29c>)
 8002322:	f7fe f911 	bl	8000548 <__aeabi_dmul>
 8002326:	4602      	mov	r2, r0
 8002328:	460b      	mov	r3, r1
 800232a:	4610      	mov	r0, r2
 800232c:	4619      	mov	r1, r3
 800232e:	f7fe fb1d 	bl	800096c <__aeabi_d2f>
 8002332:	4603      	mov	r3, r0
 8002334:	4a0a      	ldr	r2, [pc, #40]	; (8002360 <GyroReceiveTask+0x2a0>)
 8002336:	6093      	str	r3, [r2, #8]

	  //gyro_ready_flag=1;
	  //xSemaphoreGive(GyroReadySemHandle)
	  osSemaphoreRelease(GyroReadySemHandle);
 8002338:	4b0a      	ldr	r3, [pc, #40]	; (8002364 <GyroReceiveTask+0x2a4>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f003 fde5 	bl	8005f0c <osSemaphoreRelease>
 8002342:	e6c6      	b.n	80020d2 <GyroReceiveTask+0x12>
		  continue;
 8002344:	bf00      	nop
 8002346:	e6c4      	b.n	80020d2 <GyroReceiveTask+0x12>
		  continue;
 8002348:	bf00      	nop
 800234a:	e6c2      	b.n	80020d2 <GyroReceiveTask+0x12>
	  		  continue;
 800234c:	bf00      	nop
  {
 800234e:	e6c0      	b.n	80020d2 <GyroReceiveTask+0x12>
 8002350:	2000426c 	.word	0x2000426c
 8002354:	200040a8 	.word	0x200040a8
 8002358:	40e00000 	.word	0x40e00000
 800235c:	40668000 	.word	0x40668000
 8002360:	2000028c 	.word	0x2000028c
 8002364:	200041d8 	.word	0x200041d8

08002368 <DistanceCheckTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DistanceCheckTask */
void DistanceCheckTask(void const * argument)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b088      	sub	sp, #32
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN DistanceCheckTask */
	vTaskSuspend(DistanceCheckHandle);
 8002370:	4b26      	ldr	r3, [pc, #152]	; (800240c <DistanceCheckTask+0xa4>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	f004 fe55 	bl	8007024 <vTaskSuspend>
//	  if(state == Idle)
//	  	  {
//	  	  	  vTaskSuspend(DistanceCheckHandle);
//	  	  	  continue;
//	  	  }
	  Distance distance={0.0,0.0};
 800237a:	f04f 0300 	mov.w	r3, #0
 800237e:	617b      	str	r3, [r7, #20]
 8002380:	f04f 0300 	mov.w	r3, #0
 8002384:	61bb      	str	r3, [r7, #24]
	  Distance temp=Ultrasonic_Feedback();
 8002386:	f7ff fb21 	bl	80019cc <Ultrasonic_Feedback>
 800238a:	eeb0 7a40 	vmov.f32	s14, s0
 800238e:	eef0 7a60 	vmov.f32	s15, s1
 8002392:	ed87 7a03 	vstr	s14, [r7, #12]
 8002396:	edc7 7a04 	vstr	s15, [r7, #16]

	  //Distance temp=distance;
	  for(int i=0;i<1;i++)
 800239a:	2300      	movs	r3, #0
 800239c:	61fb      	str	r3, [r7, #28]
 800239e:	e00d      	b.n	80023bc <DistanceCheckTask+0x54>
	  {
		  distance.front+=temp.front;
 80023a0:	ed97 7a05 	vldr	s14, [r7, #20]
 80023a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80023a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ac:	edc7 7a05 	vstr	s15, [r7, #20]
	  	  delay(100);
 80023b0:	2064      	movs	r0, #100	; 0x64
 80023b2:	f7ff f92d 	bl	8001610 <delay>
	  for(int i=0;i<1;i++)
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	3301      	adds	r3, #1
 80023ba:	61fb      	str	r3, [r7, #28]
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	ddee      	ble.n	80023a0 <DistanceCheckTask+0x38>
	  }
	  distance.front/=1;
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	617b      	str	r3, [r7, #20]
	  if(distance.front < critical_distance.front)
 80023c6:	ed97 7a05 	vldr	s14, [r7, #20]
 80023ca:	4b11      	ldr	r3, [pc, #68]	; (8002410 <DistanceCheckTask+0xa8>)
 80023cc:	edd3 7a00 	vldr	s15, [r3]
 80023d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d8:	d50e      	bpl.n	80023f8 <DistanceCheckTask+0x90>
	  {
		  distance_flag=1;
 80023da:	4b0e      	ldr	r3, [pc, #56]	; (8002414 <DistanceCheckTask+0xac>)
 80023dc:	2201      	movs	r2, #1
 80023de:	601a      	str	r2, [r3, #0]
		  osSemaphoreRelease(CriticalDistanceSemHandle);
 80023e0:	4b0d      	ldr	r3, [pc, #52]	; (8002418 <DistanceCheckTask+0xb0>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f003 fd91 	bl	8005f0c <osSemaphoreRelease>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_SET);
 80023ea:	2201      	movs	r2, #1
 80023ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023f0:	480a      	ldr	r0, [pc, #40]	; (800241c <DistanceCheckTask+0xb4>)
 80023f2:	f000 ff0b 	bl	800320c <HAL_GPIO_WritePin>
 80023f6:	e7c0      	b.n	800237a <DistanceCheckTask+0x12>
	  }
	  else
	  {
		  distance_flag=0;
 80023f8:	4b06      	ldr	r3, [pc, #24]	; (8002414 <DistanceCheckTask+0xac>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	601a      	str	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_RESET);
 80023fe:	2200      	movs	r2, #0
 8002400:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002404:	4805      	ldr	r0, [pc, #20]	; (800241c <DistanceCheckTask+0xb4>)
 8002406:	f000 ff01 	bl	800320c <HAL_GPIO_WritePin>
  {
 800240a:	e7b6      	b.n	800237a <DistanceCheckTask+0x12>
 800240c:	200040f4 	.word	0x200040f4
 8002410:	20000298 	.word	0x20000298
 8002414:	200002a0 	.word	0x200002a0
 8002418:	20004010 	.word	0x20004010
 800241c:	40021400 	.word	0x40021400

08002420 <MileageTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MileageTask */
void MileageTask(void const * argument)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MileageTask */
	//uint8_t mileage_counter;
	vTaskSuspend(MileageHandle);
 8002428:	4b15      	ldr	r3, [pc, #84]	; (8002480 <MileageTask+0x60>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4618      	mov	r0, r3
 800242e:	f004 fdf9 	bl	8007024 <vTaskSuspend>
  /* Infinite loop */
  for(;;)
  {
	  taskENTER_CRITICAL();
 8002432:	f005 fe87 	bl	8008144 <vPortEnterCritical>
	  //mileage_counter=__HAL_TIM_GET_COUNTER(&htim2);
	  //number_of_pulses=1000*(mileage_IT_number-1)+mileage_counter;
	  number_of_pulses=5000*mileage_IT_number+__HAL_TIM_GET_COUNTER(&htim2);
 8002436:	4b13      	ldr	r3, [pc, #76]	; (8002484 <MileageTask+0x64>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f241 3288 	movw	r2, #5000	; 0x1388
 800243e:	fb02 f303 	mul.w	r3, r2, r3
 8002442:	461a      	mov	r2, r3
 8002444:	4b10      	ldr	r3, [pc, #64]	; (8002488 <MileageTask+0x68>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	4413      	add	r3, r2
 800244c:	461a      	mov	r2, r3
 800244e:	4b0f      	ldr	r3, [pc, #60]	; (800248c <MileageTask+0x6c>)
 8002450:	601a      	str	r2, [r3, #0]
	  taskEXIT_CRITICAL();
 8002452:	f005 fea7 	bl	80081a4 <vPortExitCritical>
	  //HAL_UART_Transmit(&huart1, &number_of_pulses, sizeof(number_of_pulses), 1000);
	  if (number_of_pulses>critical_pulses)
 8002456:	4b0d      	ldr	r3, [pc, #52]	; (800248c <MileageTask+0x6c>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	4b0d      	ldr	r3, [pc, #52]	; (8002490 <MileageTask+0x70>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	429a      	cmp	r2, r3
 8002460:	dd05      	ble.n	800246e <MileageTask+0x4e>
		  osSemaphoreRelease(MileageSemHandle);
 8002462:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <MileageTask+0x74>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	f003 fd50 	bl	8005f0c <osSemaphoreRelease>
 800246c:	e004      	b.n	8002478 <MileageTask+0x58>
	  else
		  osSemaphoreRelease(MileageNegSemHandle);
 800246e:	4b0a      	ldr	r3, [pc, #40]	; (8002498 <MileageTask+0x78>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f003 fd4a 	bl	8005f0c <osSemaphoreRelease>
	  delay(5);
 8002478:	2005      	movs	r0, #5
 800247a:	f7ff f8c9 	bl	8001610 <delay>
	  taskENTER_CRITICAL();
 800247e:	e7d8      	b.n	8002432 <MileageTask+0x12>
 8002480:	20004014 	.word	0x20004014
 8002484:	20000000 	.word	0x20000000
 8002488:	200041e0 	.word	0x200041e0
 800248c:	200002a8 	.word	0x200002a8
 8002490:	200002ac 	.word	0x200002ac
 8002494:	200041d0 	.word	0x200041d0
 8002498:	200041dc 	.word	0x200041dc

0800249c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a0c      	ldr	r2, [pc, #48]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d102      	bne.n	80024b4 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 80024ae:	f000 fb7d 	bl	8002bac <HAL_IncTick>
  		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);//Green LED
  		//HAL_UART_Transmit(&huart1, (uint8_t*)&number, sizeof(number), 1000);
  		// __HAL_TIM_CLEAR_IT(&htim4, TIM_IT_UPDATE);
  	}
  /* USER CODE END Callback 1 */
}
 80024b2:	e00e      	b.n	80024d2 <HAL_TIM_PeriodElapsedCallback+0x36>
  else if(htim->Instance==TIM2)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024bc:	d109      	bne.n	80024d2 <HAL_TIM_PeriodElapsedCallback+0x36>
  		mileage_IT_number++;
 80024be:	4b08      	ldr	r3, [pc, #32]	; (80024e0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	3301      	adds	r3, #1
 80024c4:	4a06      	ldr	r2, [pc, #24]	; (80024e0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80024c6:	6013      	str	r3, [r2, #0]
  		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);//Green LED
 80024c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024cc:	4805      	ldr	r0, [pc, #20]	; (80024e4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80024ce:	f000 feb6 	bl	800323e <HAL_GPIO_TogglePin>
}
 80024d2:	bf00      	nop
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40010000 	.word	0x40010000
 80024e0:	20000000 	.word	0x20000000
 80024e4:	40021400 	.word	0x40021400

080024e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024ec:	b672      	cpsid	i
}
 80024ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024f0:	e7fe      	b.n	80024f0 <Error_Handler+0x8>
	...

080024f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	607b      	str	r3, [r7, #4]
 80024fe:	4b12      	ldr	r3, [pc, #72]	; (8002548 <HAL_MspInit+0x54>)
 8002500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002502:	4a11      	ldr	r2, [pc, #68]	; (8002548 <HAL_MspInit+0x54>)
 8002504:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002508:	6453      	str	r3, [r2, #68]	; 0x44
 800250a:	4b0f      	ldr	r3, [pc, #60]	; (8002548 <HAL_MspInit+0x54>)
 800250c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800250e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002512:	607b      	str	r3, [r7, #4]
 8002514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	603b      	str	r3, [r7, #0]
 800251a:	4b0b      	ldr	r3, [pc, #44]	; (8002548 <HAL_MspInit+0x54>)
 800251c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251e:	4a0a      	ldr	r2, [pc, #40]	; (8002548 <HAL_MspInit+0x54>)
 8002520:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002524:	6413      	str	r3, [r2, #64]	; 0x40
 8002526:	4b08      	ldr	r3, [pc, #32]	; (8002548 <HAL_MspInit+0x54>)
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800252e:	603b      	str	r3, [r7, #0]
 8002530:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002532:	2200      	movs	r2, #0
 8002534:	210f      	movs	r1, #15
 8002536:	f06f 0001 	mvn.w	r0, #1
 800253a:	f000 fc0f 	bl	8002d5c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800253e:	bf00      	nop
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	40023800 	.word	0x40023800

0800254c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b08c      	sub	sp, #48	; 0x30
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002554:	f107 031c 	add.w	r3, r7, #28
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	605a      	str	r2, [r3, #4]
 800255e:	609a      	str	r2, [r3, #8]
 8002560:	60da      	str	r2, [r3, #12]
 8002562:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800256c:	d134      	bne.n	80025d8 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800256e:	2300      	movs	r3, #0
 8002570:	61bb      	str	r3, [r7, #24]
 8002572:	4b34      	ldr	r3, [pc, #208]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002576:	4a33      	ldr	r2, [pc, #204]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	6413      	str	r3, [r2, #64]	; 0x40
 800257e:	4b31      	ldr	r3, [pc, #196]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	61bb      	str	r3, [r7, #24]
 8002588:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800258a:	2300      	movs	r3, #0
 800258c:	617b      	str	r3, [r7, #20]
 800258e:	4b2d      	ldr	r3, [pc, #180]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002592:	4a2c      	ldr	r2, [pc, #176]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002594:	f043 0301 	orr.w	r3, r3, #1
 8002598:	6313      	str	r3, [r2, #48]	; 0x30
 800259a:	4b2a      	ldr	r3, [pc, #168]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80025a6:	2322      	movs	r3, #34	; 0x22
 80025a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025aa:	2302      	movs	r3, #2
 80025ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ae:	2300      	movs	r3, #0
 80025b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b2:	2300      	movs	r3, #0
 80025b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025b6:	2301      	movs	r3, #1
 80025b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ba:	f107 031c 	add.w	r3, r7, #28
 80025be:	4619      	mov	r1, r3
 80025c0:	4821      	ldr	r0, [pc, #132]	; (8002648 <HAL_TIM_Encoder_MspInit+0xfc>)
 80025c2:	f000 fc87 	bl	8002ed4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80025c6:	2200      	movs	r2, #0
 80025c8:	2105      	movs	r1, #5
 80025ca:	201c      	movs	r0, #28
 80025cc:	f000 fbc6 	bl	8002d5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80025d0:	201c      	movs	r0, #28
 80025d2:	f000 fbdf 	bl	8002d94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80025d6:	e030      	b.n	800263a <HAL_TIM_Encoder_MspInit+0xee>
  else if(htim_encoder->Instance==TIM8)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a1b      	ldr	r2, [pc, #108]	; (800264c <HAL_TIM_Encoder_MspInit+0x100>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d12b      	bne.n	800263a <HAL_TIM_Encoder_MspInit+0xee>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80025e2:	2300      	movs	r3, #0
 80025e4:	613b      	str	r3, [r7, #16]
 80025e6:	4b17      	ldr	r3, [pc, #92]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 80025e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ea:	4a16      	ldr	r2, [pc, #88]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 80025ec:	f043 0302 	orr.w	r3, r3, #2
 80025f0:	6453      	str	r3, [r2, #68]	; 0x44
 80025f2:	4b14      	ldr	r3, [pc, #80]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 80025f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f6:	f003 0302 	and.w	r3, r3, #2
 80025fa:	613b      	str	r3, [r7, #16]
 80025fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025fe:	2300      	movs	r3, #0
 8002600:	60fb      	str	r3, [r7, #12]
 8002602:	4b10      	ldr	r3, [pc, #64]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	4a0f      	ldr	r2, [pc, #60]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002608:	f043 0304 	orr.w	r3, r3, #4
 800260c:	6313      	str	r3, [r2, #48]	; 0x30
 800260e:	4b0d      	ldr	r3, [pc, #52]	; (8002644 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002612:	f003 0304 	and.w	r3, r3, #4
 8002616:	60fb      	str	r3, [r7, #12]
 8002618:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800261a:	23c0      	movs	r3, #192	; 0xc0
 800261c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261e:	2302      	movs	r3, #2
 8002620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002622:	2300      	movs	r3, #0
 8002624:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002626:	2300      	movs	r3, #0
 8002628:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800262a:	2303      	movs	r3, #3
 800262c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800262e:	f107 031c 	add.w	r3, r7, #28
 8002632:	4619      	mov	r1, r3
 8002634:	4806      	ldr	r0, [pc, #24]	; (8002650 <HAL_TIM_Encoder_MspInit+0x104>)
 8002636:	f000 fc4d 	bl	8002ed4 <HAL_GPIO_Init>
}
 800263a:	bf00      	nop
 800263c:	3730      	adds	r7, #48	; 0x30
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40023800 	.word	0x40023800
 8002648:	40020000 	.word	0x40020000
 800264c:	40010400 	.word	0x40010400
 8002650:	40020800 	.word	0x40020800

08002654 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a15      	ldr	r2, [pc, #84]	; (80026b8 <HAL_TIM_Base_MspInit+0x64>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d10e      	bne.n	8002684 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	4b14      	ldr	r3, [pc, #80]	; (80026bc <HAL_TIM_Base_MspInit+0x68>)
 800266c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266e:	4a13      	ldr	r2, [pc, #76]	; (80026bc <HAL_TIM_Base_MspInit+0x68>)
 8002670:	f043 0302 	orr.w	r3, r3, #2
 8002674:	6413      	str	r3, [r2, #64]	; 0x40
 8002676:	4b11      	ldr	r3, [pc, #68]	; (80026bc <HAL_TIM_Base_MspInit+0x68>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002682:	e012      	b.n	80026aa <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a0d      	ldr	r2, [pc, #52]	; (80026c0 <HAL_TIM_Base_MspInit+0x6c>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d10d      	bne.n	80026aa <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	60bb      	str	r3, [r7, #8]
 8002692:	4b0a      	ldr	r3, [pc, #40]	; (80026bc <HAL_TIM_Base_MspInit+0x68>)
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	4a09      	ldr	r2, [pc, #36]	; (80026bc <HAL_TIM_Base_MspInit+0x68>)
 8002698:	f043 0304 	orr.w	r3, r3, #4
 800269c:	6413      	str	r3, [r2, #64]	; 0x40
 800269e:	4b07      	ldr	r3, [pc, #28]	; (80026bc <HAL_TIM_Base_MspInit+0x68>)
 80026a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a2:	f003 0304 	and.w	r3, r3, #4
 80026a6:	60bb      	str	r3, [r7, #8]
 80026a8:	68bb      	ldr	r3, [r7, #8]
}
 80026aa:	bf00      	nop
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40000400 	.word	0x40000400
 80026bc:	40023800 	.word	0x40023800
 80026c0:	40000800 	.word	0x40000800

080026c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08a      	sub	sp, #40	; 0x28
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026cc:	f107 0314 	add.w	r3, r7, #20
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
 80026da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a24      	ldr	r2, [pc, #144]	; (8002774 <HAL_TIM_MspPostInit+0xb0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d11e      	bne.n	8002724 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	613b      	str	r3, [r7, #16]
 80026ea:	4b23      	ldr	r3, [pc, #140]	; (8002778 <HAL_TIM_MspPostInit+0xb4>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	4a22      	ldr	r2, [pc, #136]	; (8002778 <HAL_TIM_MspPostInit+0xb4>)
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	6313      	str	r3, [r2, #48]	; 0x30
 80026f6:	4b20      	ldr	r3, [pc, #128]	; (8002778 <HAL_TIM_MspPostInit+0xb4>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	613b      	str	r3, [r7, #16]
 8002700:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = leftPWM_Pin;
 8002702:	2340      	movs	r3, #64	; 0x40
 8002704:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002706:	2302      	movs	r3, #2
 8002708:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270a:	2300      	movs	r3, #0
 800270c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270e:	2300      	movs	r3, #0
 8002710:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002712:	2302      	movs	r3, #2
 8002714:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(leftPWM_GPIO_Port, &GPIO_InitStruct);
 8002716:	f107 0314 	add.w	r3, r7, #20
 800271a:	4619      	mov	r1, r3
 800271c:	4817      	ldr	r0, [pc, #92]	; (800277c <HAL_TIM_MspPostInit+0xb8>)
 800271e:	f000 fbd9 	bl	8002ed4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002722:	e023      	b.n	800276c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a15      	ldr	r2, [pc, #84]	; (8002780 <HAL_TIM_MspPostInit+0xbc>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d11e      	bne.n	800276c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	4b11      	ldr	r3, [pc, #68]	; (8002778 <HAL_TIM_MspPostInit+0xb4>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002736:	4a10      	ldr	r2, [pc, #64]	; (8002778 <HAL_TIM_MspPostInit+0xb4>)
 8002738:	f043 0308 	orr.w	r3, r3, #8
 800273c:	6313      	str	r3, [r2, #48]	; 0x30
 800273e:	4b0e      	ldr	r3, [pc, #56]	; (8002778 <HAL_TIM_MspPostInit+0xb4>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	f003 0308 	and.w	r3, r3, #8
 8002746:	60fb      	str	r3, [r7, #12]
 8002748:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = rightPWM_Pin;
 800274a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800274e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002750:	2302      	movs	r3, #2
 8002752:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002754:	2300      	movs	r3, #0
 8002756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002758:	2300      	movs	r3, #0
 800275a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800275c:	2302      	movs	r3, #2
 800275e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(rightPWM_GPIO_Port, &GPIO_InitStruct);
 8002760:	f107 0314 	add.w	r3, r7, #20
 8002764:	4619      	mov	r1, r3
 8002766:	4807      	ldr	r0, [pc, #28]	; (8002784 <HAL_TIM_MspPostInit+0xc0>)
 8002768:	f000 fbb4 	bl	8002ed4 <HAL_GPIO_Init>
}
 800276c:	bf00      	nop
 800276e:	3728      	adds	r7, #40	; 0x28
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40000400 	.word	0x40000400
 8002778:	40023800 	.word	0x40023800
 800277c:	40020000 	.word	0x40020000
 8002780:	40000800 	.word	0x40000800
 8002784:	40020c00 	.word	0x40020c00

08002788 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b090      	sub	sp, #64	; 0x40
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002790:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	605a      	str	r2, [r3, #4]
 800279a:	609a      	str	r2, [r3, #8]
 800279c:	60da      	str	r2, [r3, #12]
 800279e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a7c      	ldr	r2, [pc, #496]	; (8002998 <HAL_UART_MspInit+0x210>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d14b      	bne.n	8002842 <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80027ae:	4b7b      	ldr	r3, [pc, #492]	; (800299c <HAL_UART_MspInit+0x214>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	4a7a      	ldr	r2, [pc, #488]	; (800299c <HAL_UART_MspInit+0x214>)
 80027b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027b8:	6413      	str	r3, [r2, #64]	; 0x40
 80027ba:	4b78      	ldr	r3, [pc, #480]	; (800299c <HAL_UART_MspInit+0x214>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80027c4:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027c6:	2300      	movs	r3, #0
 80027c8:	627b      	str	r3, [r7, #36]	; 0x24
 80027ca:	4b74      	ldr	r3, [pc, #464]	; (800299c <HAL_UART_MspInit+0x214>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ce:	4a73      	ldr	r2, [pc, #460]	; (800299c <HAL_UART_MspInit+0x214>)
 80027d0:	f043 0304 	orr.w	r3, r3, #4
 80027d4:	6313      	str	r3, [r2, #48]	; 0x30
 80027d6:	4b71      	ldr	r3, [pc, #452]	; (800299c <HAL_UART_MspInit+0x214>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027da:	f003 0304 	and.w	r3, r3, #4
 80027de:	627b      	str	r3, [r7, #36]	; 0x24
 80027e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	623b      	str	r3, [r7, #32]
 80027e6:	4b6d      	ldr	r3, [pc, #436]	; (800299c <HAL_UART_MspInit+0x214>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	4a6c      	ldr	r2, [pc, #432]	; (800299c <HAL_UART_MspInit+0x214>)
 80027ec:	f043 0308 	orr.w	r3, r3, #8
 80027f0:	6313      	str	r3, [r2, #48]	; 0x30
 80027f2:	4b6a      	ldr	r3, [pc, #424]	; (800299c <HAL_UART_MspInit+0x214>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	623b      	str	r3, [r7, #32]
 80027fc:	6a3b      	ldr	r3, [r7, #32]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80027fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002802:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002804:	2302      	movs	r3, #2
 8002806:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002808:	2301      	movs	r3, #1
 800280a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800280c:	2303      	movs	r3, #3
 800280e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002810:	2308      	movs	r3, #8
 8002812:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002814:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002818:	4619      	mov	r1, r3
 800281a:	4861      	ldr	r0, [pc, #388]	; (80029a0 <HAL_UART_MspInit+0x218>)
 800281c:	f000 fb5a 	bl	8002ed4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002820:	2304      	movs	r3, #4
 8002822:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002824:	2302      	movs	r3, #2
 8002826:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002828:	2301      	movs	r3, #1
 800282a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800282c:	2303      	movs	r3, #3
 800282e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002830:	2308      	movs	r3, #8
 8002832:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002834:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002838:	4619      	mov	r1, r3
 800283a:	485a      	ldr	r0, [pc, #360]	; (80029a4 <HAL_UART_MspInit+0x21c>)
 800283c:	f000 fb4a 	bl	8002ed4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002840:	e0a6      	b.n	8002990 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART1)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a58      	ldr	r2, [pc, #352]	; (80029a8 <HAL_UART_MspInit+0x220>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d135      	bne.n	80028b8 <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART1_CLK_ENABLE();
 800284c:	2300      	movs	r3, #0
 800284e:	61fb      	str	r3, [r7, #28]
 8002850:	4b52      	ldr	r3, [pc, #328]	; (800299c <HAL_UART_MspInit+0x214>)
 8002852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002854:	4a51      	ldr	r2, [pc, #324]	; (800299c <HAL_UART_MspInit+0x214>)
 8002856:	f043 0310 	orr.w	r3, r3, #16
 800285a:	6453      	str	r3, [r2, #68]	; 0x44
 800285c:	4b4f      	ldr	r3, [pc, #316]	; (800299c <HAL_UART_MspInit+0x214>)
 800285e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002860:	f003 0310 	and.w	r3, r3, #16
 8002864:	61fb      	str	r3, [r7, #28]
 8002866:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002868:	2300      	movs	r3, #0
 800286a:	61bb      	str	r3, [r7, #24]
 800286c:	4b4b      	ldr	r3, [pc, #300]	; (800299c <HAL_UART_MspInit+0x214>)
 800286e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002870:	4a4a      	ldr	r2, [pc, #296]	; (800299c <HAL_UART_MspInit+0x214>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	6313      	str	r3, [r2, #48]	; 0x30
 8002878:	4b48      	ldr	r3, [pc, #288]	; (800299c <HAL_UART_MspInit+0x214>)
 800287a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	61bb      	str	r3, [r7, #24]
 8002882:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002884:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002888:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288a:	2302      	movs	r3, #2
 800288c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288e:	2300      	movs	r3, #0
 8002890:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002892:	2303      	movs	r3, #3
 8002894:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002896:	2307      	movs	r3, #7
 8002898:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800289e:	4619      	mov	r1, r3
 80028a0:	4842      	ldr	r0, [pc, #264]	; (80029ac <HAL_UART_MspInit+0x224>)
 80028a2:	f000 fb17 	bl	8002ed4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80028a6:	2200      	movs	r2, #0
 80028a8:	2105      	movs	r1, #5
 80028aa:	2025      	movs	r0, #37	; 0x25
 80028ac:	f000 fa56 	bl	8002d5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80028b0:	2025      	movs	r0, #37	; 0x25
 80028b2:	f000 fa6f 	bl	8002d94 <HAL_NVIC_EnableIRQ>
}
 80028b6:	e06b      	b.n	8002990 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART2)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a3c      	ldr	r2, [pc, #240]	; (80029b0 <HAL_UART_MspInit+0x228>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d134      	bne.n	800292c <HAL_UART_MspInit+0x1a4>
    __HAL_RCC_USART2_CLK_ENABLE();
 80028c2:	2300      	movs	r3, #0
 80028c4:	617b      	str	r3, [r7, #20]
 80028c6:	4b35      	ldr	r3, [pc, #212]	; (800299c <HAL_UART_MspInit+0x214>)
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	4a34      	ldr	r2, [pc, #208]	; (800299c <HAL_UART_MspInit+0x214>)
 80028cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028d0:	6413      	str	r3, [r2, #64]	; 0x40
 80028d2:	4b32      	ldr	r3, [pc, #200]	; (800299c <HAL_UART_MspInit+0x214>)
 80028d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028da:	617b      	str	r3, [r7, #20]
 80028dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	613b      	str	r3, [r7, #16]
 80028e2:	4b2e      	ldr	r3, [pc, #184]	; (800299c <HAL_UART_MspInit+0x214>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	4a2d      	ldr	r2, [pc, #180]	; (800299c <HAL_UART_MspInit+0x214>)
 80028e8:	f043 0301 	orr.w	r3, r3, #1
 80028ec:	6313      	str	r3, [r2, #48]	; 0x30
 80028ee:	4b2b      	ldr	r3, [pc, #172]	; (800299c <HAL_UART_MspInit+0x214>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028fa:	230c      	movs	r3, #12
 80028fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fe:	2302      	movs	r3, #2
 8002900:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002902:	2300      	movs	r3, #0
 8002904:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002906:	2303      	movs	r3, #3
 8002908:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800290a:	2307      	movs	r3, #7
 800290c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800290e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002912:	4619      	mov	r1, r3
 8002914:	4825      	ldr	r0, [pc, #148]	; (80029ac <HAL_UART_MspInit+0x224>)
 8002916:	f000 fadd 	bl	8002ed4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800291a:	2200      	movs	r2, #0
 800291c:	2105      	movs	r1, #5
 800291e:	2026      	movs	r0, #38	; 0x26
 8002920:	f000 fa1c 	bl	8002d5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002924:	2026      	movs	r0, #38	; 0x26
 8002926:	f000 fa35 	bl	8002d94 <HAL_NVIC_EnableIRQ>
}
 800292a:	e031      	b.n	8002990 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART3)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a20      	ldr	r2, [pc, #128]	; (80029b4 <HAL_UART_MspInit+0x22c>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d12c      	bne.n	8002990 <HAL_UART_MspInit+0x208>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002936:	2300      	movs	r3, #0
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	4b18      	ldr	r3, [pc, #96]	; (800299c <HAL_UART_MspInit+0x214>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	4a17      	ldr	r2, [pc, #92]	; (800299c <HAL_UART_MspInit+0x214>)
 8002940:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002944:	6413      	str	r3, [r2, #64]	; 0x40
 8002946:	4b15      	ldr	r3, [pc, #84]	; (800299c <HAL_UART_MspInit+0x214>)
 8002948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800294e:	60fb      	str	r3, [r7, #12]
 8002950:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	60bb      	str	r3, [r7, #8]
 8002956:	4b11      	ldr	r3, [pc, #68]	; (800299c <HAL_UART_MspInit+0x214>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295a:	4a10      	ldr	r2, [pc, #64]	; (800299c <HAL_UART_MspInit+0x214>)
 800295c:	f043 0302 	orr.w	r3, r3, #2
 8002960:	6313      	str	r3, [r2, #48]	; 0x30
 8002962:	4b0e      	ldr	r3, [pc, #56]	; (800299c <HAL_UART_MspInit+0x214>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	60bb      	str	r3, [r7, #8]
 800296c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800296e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002972:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002974:	2302      	movs	r3, #2
 8002976:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800297c:	2303      	movs	r3, #3
 800297e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002980:	2307      	movs	r3, #7
 8002982:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002984:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002988:	4619      	mov	r1, r3
 800298a:	480b      	ldr	r0, [pc, #44]	; (80029b8 <HAL_UART_MspInit+0x230>)
 800298c:	f000 faa2 	bl	8002ed4 <HAL_GPIO_Init>
}
 8002990:	bf00      	nop
 8002992:	3740      	adds	r7, #64	; 0x40
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40005000 	.word	0x40005000
 800299c:	40023800 	.word	0x40023800
 80029a0:	40020800 	.word	0x40020800
 80029a4:	40020c00 	.word	0x40020c00
 80029a8:	40011000 	.word	0x40011000
 80029ac:	40020000 	.word	0x40020000
 80029b0:	40004400 	.word	0x40004400
 80029b4:	40004800 	.word	0x40004800
 80029b8:	40020400 	.word	0x40020400

080029bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b08c      	sub	sp, #48	; 0x30
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80029c4:	2300      	movs	r3, #0
 80029c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80029c8:	2300      	movs	r3, #0
 80029ca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 80029cc:	2200      	movs	r2, #0
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	2019      	movs	r0, #25
 80029d2:	f000 f9c3 	bl	8002d5c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80029d6:	2019      	movs	r0, #25
 80029d8:	f000 f9dc 	bl	8002d94 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80029dc:	2300      	movs	r3, #0
 80029de:	60fb      	str	r3, [r7, #12]
 80029e0:	4b1f      	ldr	r3, [pc, #124]	; (8002a60 <HAL_InitTick+0xa4>)
 80029e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e4:	4a1e      	ldr	r2, [pc, #120]	; (8002a60 <HAL_InitTick+0xa4>)
 80029e6:	f043 0301 	orr.w	r3, r3, #1
 80029ea:	6453      	str	r3, [r2, #68]	; 0x44
 80029ec:	4b1c      	ldr	r3, [pc, #112]	; (8002a60 <HAL_InitTick+0xa4>)
 80029ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80029f8:	f107 0210 	add.w	r2, r7, #16
 80029fc:	f107 0314 	add.w	r3, r7, #20
 8002a00:	4611      	mov	r1, r2
 8002a02:	4618      	mov	r0, r3
 8002a04:	f001 f8b6 	bl	8003b74 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002a08:	f001 f8a0 	bl	8003b4c <HAL_RCC_GetPCLK2Freq>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a14:	4a13      	ldr	r2, [pc, #76]	; (8002a64 <HAL_InitTick+0xa8>)
 8002a16:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1a:	0c9b      	lsrs	r3, r3, #18
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002a20:	4b11      	ldr	r3, [pc, #68]	; (8002a68 <HAL_InitTick+0xac>)
 8002a22:	4a12      	ldr	r2, [pc, #72]	; (8002a6c <HAL_InitTick+0xb0>)
 8002a24:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002a26:	4b10      	ldr	r3, [pc, #64]	; (8002a68 <HAL_InitTick+0xac>)
 8002a28:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002a2c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002a2e:	4a0e      	ldr	r2, [pc, #56]	; (8002a68 <HAL_InitTick+0xac>)
 8002a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a32:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002a34:	4b0c      	ldr	r3, [pc, #48]	; (8002a68 <HAL_InitTick+0xac>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a3a:	4b0b      	ldr	r3, [pc, #44]	; (8002a68 <HAL_InitTick+0xac>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002a40:	4809      	ldr	r0, [pc, #36]	; (8002a68 <HAL_InitTick+0xac>)
 8002a42:	f001 f8e4 	bl	8003c0e <HAL_TIM_Base_Init>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d104      	bne.n	8002a56 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002a4c:	4806      	ldr	r0, [pc, #24]	; (8002a68 <HAL_InitTick+0xac>)
 8002a4e:	f001 f92d 	bl	8003cac <HAL_TIM_Base_Start_IT>
 8002a52:	4603      	mov	r3, r0
 8002a54:	e000      	b.n	8002a58 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3730      	adds	r7, #48	; 0x30
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40023800 	.word	0x40023800
 8002a64:	431bde83 	.word	0x431bde83
 8002a68:	20004270 	.word	0x20004270
 8002a6c:	40010000 	.word	0x40010000

08002a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8002a74:	f001 f8b0 	bl	8003bd8 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a78:	e7fe      	b.n	8002a78 <NMI_Handler+0x8>

08002a7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a7e:	e7fe      	b.n	8002a7e <HardFault_Handler+0x4>

08002a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a84:	e7fe      	b.n	8002a84 <MemManage_Handler+0x4>

08002a86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a86:	b480      	push	{r7}
 8002a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a8a:	e7fe      	b.n	8002a8a <BusFault_Handler+0x4>

08002a8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a90:	e7fe      	b.n	8002a90 <UsageFault_Handler+0x4>

08002a92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a92:	b480      	push	{r7}
 8002a94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a96:	bf00      	nop
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002aa4:	4802      	ldr	r0, [pc, #8]	; (8002ab0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002aa6:	f001 fbc7 	bl	8004238 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	20004270 	.word	0x20004270

08002ab4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ab8:	4802      	ldr	r0, [pc, #8]	; (8002ac4 <TIM2_IRQHandler+0x10>)
 8002aba:	f001 fbbd 	bl	8004238 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	200041e0 	.word	0x200041e0

08002ac8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002acc:	4802      	ldr	r0, [pc, #8]	; (8002ad8 <USART1_IRQHandler+0x10>)
 8002ace:	f002 fbb7 	bl	8005240 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ad2:	bf00      	nop
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	20004188 	.word	0x20004188

08002adc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ae0:	4802      	ldr	r0, [pc, #8]	; (8002aec <USART2_IRQHandler+0x10>)
 8002ae2:	f002 fbad 	bl	8005240 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	20004228 	.word	0x20004228

08002af0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002af4:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <SystemInit+0x20>)
 8002af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002afa:	4a05      	ldr	r2, [pc, #20]	; (8002b10 <SystemInit+0x20>)
 8002afc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b04:	bf00      	nop
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	e000ed00 	.word	0xe000ed00

08002b14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002b14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b18:	480d      	ldr	r0, [pc, #52]	; (8002b50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b1a:	490e      	ldr	r1, [pc, #56]	; (8002b54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b1c:	4a0e      	ldr	r2, [pc, #56]	; (8002b58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b20:	e002      	b.n	8002b28 <LoopCopyDataInit>

08002b22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b26:	3304      	adds	r3, #4

08002b28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b2c:	d3f9      	bcc.n	8002b22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b2e:	4a0b      	ldr	r2, [pc, #44]	; (8002b5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b30:	4c0b      	ldr	r4, [pc, #44]	; (8002b60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b34:	e001      	b.n	8002b3a <LoopFillZerobss>

08002b36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b38:	3204      	adds	r2, #4

08002b3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b3c:	d3fb      	bcc.n	8002b36 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002b3e:	f7ff ffd7 	bl	8002af0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b42:	f005 fe0b 	bl	800875c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b46:	f7fe f8f7 	bl	8000d38 <main>
  bx  lr    
 8002b4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002b4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b54:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8002b58:	080088e0 	.word	0x080088e0
  ldr r2, =_sbss
 8002b5c:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8002b60:	200042bc 	.word	0x200042bc

08002b64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b64:	e7fe      	b.n	8002b64 <ADC_IRQHandler>
	...

08002b68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b6c:	4b0e      	ldr	r3, [pc, #56]	; (8002ba8 <HAL_Init+0x40>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a0d      	ldr	r2, [pc, #52]	; (8002ba8 <HAL_Init+0x40>)
 8002b72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b78:	4b0b      	ldr	r3, [pc, #44]	; (8002ba8 <HAL_Init+0x40>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a0a      	ldr	r2, [pc, #40]	; (8002ba8 <HAL_Init+0x40>)
 8002b7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b84:	4b08      	ldr	r3, [pc, #32]	; (8002ba8 <HAL_Init+0x40>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a07      	ldr	r2, [pc, #28]	; (8002ba8 <HAL_Init+0x40>)
 8002b8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b90:	2003      	movs	r0, #3
 8002b92:	f000 f8d8 	bl	8002d46 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b96:	2000      	movs	r0, #0
 8002b98:	f7ff ff10 	bl	80029bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b9c:	f7ff fcaa 	bl	80024f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40023c00 	.word	0x40023c00

08002bac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bb0:	4b06      	ldr	r3, [pc, #24]	; (8002bcc <HAL_IncTick+0x20>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <HAL_IncTick+0x24>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4413      	add	r3, r2
 8002bbc:	4a04      	ldr	r2, [pc, #16]	; (8002bd0 <HAL_IncTick+0x24>)
 8002bbe:	6013      	str	r3, [r2, #0]
}
 8002bc0:	bf00      	nop
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	20000010 	.word	0x20000010
 8002bd0:	200042b8 	.word	0x200042b8

08002bd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8002bd8:	4b03      	ldr	r3, [pc, #12]	; (8002be8 <HAL_GetTick+0x14>)
 8002bda:	681b      	ldr	r3, [r3, #0]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	200042b8 	.word	0x200042b8

08002bec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f003 0307 	and.w	r3, r3, #7
 8002bfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bfc:	4b0c      	ldr	r3, [pc, #48]	; (8002c30 <__NVIC_SetPriorityGrouping+0x44>)
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c02:	68ba      	ldr	r2, [r7, #8]
 8002c04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c08:	4013      	ands	r3, r2
 8002c0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c1e:	4a04      	ldr	r2, [pc, #16]	; (8002c30 <__NVIC_SetPriorityGrouping+0x44>)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	60d3      	str	r3, [r2, #12]
}
 8002c24:	bf00      	nop
 8002c26:	3714      	adds	r7, #20
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	e000ed00 	.word	0xe000ed00

08002c34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c38:	4b04      	ldr	r3, [pc, #16]	; (8002c4c <__NVIC_GetPriorityGrouping+0x18>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	0a1b      	lsrs	r3, r3, #8
 8002c3e:	f003 0307 	and.w	r3, r3, #7
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	e000ed00 	.word	0xe000ed00

08002c50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	4603      	mov	r3, r0
 8002c58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	db0b      	blt.n	8002c7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c62:	79fb      	ldrb	r3, [r7, #7]
 8002c64:	f003 021f 	and.w	r2, r3, #31
 8002c68:	4907      	ldr	r1, [pc, #28]	; (8002c88 <__NVIC_EnableIRQ+0x38>)
 8002c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6e:	095b      	lsrs	r3, r3, #5
 8002c70:	2001      	movs	r0, #1
 8002c72:	fa00 f202 	lsl.w	r2, r0, r2
 8002c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c7a:	bf00      	nop
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	e000e100 	.word	0xe000e100

08002c8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	6039      	str	r1, [r7, #0]
 8002c96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	db0a      	blt.n	8002cb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	b2da      	uxtb	r2, r3
 8002ca4:	490c      	ldr	r1, [pc, #48]	; (8002cd8 <__NVIC_SetPriority+0x4c>)
 8002ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002caa:	0112      	lsls	r2, r2, #4
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	440b      	add	r3, r1
 8002cb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cb4:	e00a      	b.n	8002ccc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	b2da      	uxtb	r2, r3
 8002cba:	4908      	ldr	r1, [pc, #32]	; (8002cdc <__NVIC_SetPriority+0x50>)
 8002cbc:	79fb      	ldrb	r3, [r7, #7]
 8002cbe:	f003 030f 	and.w	r3, r3, #15
 8002cc2:	3b04      	subs	r3, #4
 8002cc4:	0112      	lsls	r2, r2, #4
 8002cc6:	b2d2      	uxtb	r2, r2
 8002cc8:	440b      	add	r3, r1
 8002cca:	761a      	strb	r2, [r3, #24]
}
 8002ccc:	bf00      	nop
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr
 8002cd8:	e000e100 	.word	0xe000e100
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b089      	sub	sp, #36	; 0x24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f003 0307 	and.w	r3, r3, #7
 8002cf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	f1c3 0307 	rsb	r3, r3, #7
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	bf28      	it	cs
 8002cfe:	2304      	movcs	r3, #4
 8002d00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	3304      	adds	r3, #4
 8002d06:	2b06      	cmp	r3, #6
 8002d08:	d902      	bls.n	8002d10 <NVIC_EncodePriority+0x30>
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	3b03      	subs	r3, #3
 8002d0e:	e000      	b.n	8002d12 <NVIC_EncodePriority+0x32>
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d14:	f04f 32ff 	mov.w	r2, #4294967295
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1e:	43da      	mvns	r2, r3
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	401a      	ands	r2, r3
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d28:	f04f 31ff 	mov.w	r1, #4294967295
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d32:	43d9      	mvns	r1, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d38:	4313      	orrs	r3, r2
         );
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3724      	adds	r7, #36	; 0x24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b082      	sub	sp, #8
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f7ff ff4c 	bl	8002bec <__NVIC_SetPriorityGrouping>
}
 8002d54:	bf00      	nop
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b086      	sub	sp, #24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
 8002d68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d6e:	f7ff ff61 	bl	8002c34 <__NVIC_GetPriorityGrouping>
 8002d72:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	68b9      	ldr	r1, [r7, #8]
 8002d78:	6978      	ldr	r0, [r7, #20]
 8002d7a:	f7ff ffb1 	bl	8002ce0 <NVIC_EncodePriority>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d84:	4611      	mov	r1, r2
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff ff80 	bl	8002c8c <__NVIC_SetPriority>
}
 8002d8c:	bf00      	nop
 8002d8e:	3718      	adds	r7, #24
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff ff54 	bl	8002c50 <__NVIC_EnableIRQ>
}
 8002da8:	bf00      	nop
 8002daa:	3708      	adds	r7, #8
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dbc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002dbe:	f7ff ff09 	bl	8002bd4 <HAL_GetTick>
 8002dc2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d008      	beq.n	8002de2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2280      	movs	r2, #128	; 0x80
 8002dd4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e052      	b.n	8002e88 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 0216 	bic.w	r2, r2, #22
 8002df0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	695a      	ldr	r2, [r3, #20]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e00:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d103      	bne.n	8002e12 <HAL_DMA_Abort+0x62>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d007      	beq.n	8002e22 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f022 0208 	bic.w	r2, r2, #8
 8002e20:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0201 	bic.w	r2, r2, #1
 8002e30:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e32:	e013      	b.n	8002e5c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e34:	f7ff fece 	bl	8002bd4 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b05      	cmp	r3, #5
 8002e40:	d90c      	bls.n	8002e5c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2220      	movs	r2, #32
 8002e46:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2203      	movs	r2, #3
 8002e54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e015      	b.n	8002e88 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1e4      	bne.n	8002e34 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e6e:	223f      	movs	r2, #63	; 0x3f
 8002e70:	409a      	lsls	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2201      	movs	r2, #1
 8002e82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d004      	beq.n	8002eae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2280      	movs	r2, #128	; 0x80
 8002ea8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e00c      	b.n	8002ec8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2205      	movs	r2, #5
 8002eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0201 	bic.w	r2, r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b089      	sub	sp, #36	; 0x24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eea:	2300      	movs	r3, #0
 8002eec:	61fb      	str	r3, [r7, #28]
 8002eee:	e16b      	b.n	80031c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	4013      	ands	r3, r2
 8002f02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	f040 815a 	bne.w	80031c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f003 0303 	and.w	r3, r3, #3
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d005      	beq.n	8002f26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d130      	bne.n	8002f88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	2203      	movs	r2, #3
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	43db      	mvns	r3, r3
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	68da      	ldr	r2, [r3, #12]
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	43db      	mvns	r3, r3
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	091b      	lsrs	r3, r3, #4
 8002f72:	f003 0201 	and.w	r2, r3, #1
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	69ba      	ldr	r2, [r7, #24]
 8002f86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f003 0303 	and.w	r3, r3, #3
 8002f90:	2b03      	cmp	r3, #3
 8002f92:	d017      	beq.n	8002fc4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	2203      	movs	r2, #3
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f003 0303 	and.w	r3, r3, #3
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d123      	bne.n	8003018 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	08da      	lsrs	r2, r3, #3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3208      	adds	r2, #8
 8002fd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	f003 0307 	and.w	r3, r3, #7
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	220f      	movs	r2, #15
 8002fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fec:	43db      	mvns	r3, r3
 8002fee:	69ba      	ldr	r2, [r7, #24]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	691a      	ldr	r2, [r3, #16]
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	f003 0307 	and.w	r3, r3, #7
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	4313      	orrs	r3, r2
 8003008:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	08da      	lsrs	r2, r3, #3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	3208      	adds	r2, #8
 8003012:	69b9      	ldr	r1, [r7, #24]
 8003014:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	2203      	movs	r2, #3
 8003024:	fa02 f303 	lsl.w	r3, r2, r3
 8003028:	43db      	mvns	r3, r3
 800302a:	69ba      	ldr	r2, [r7, #24]
 800302c:	4013      	ands	r3, r2
 800302e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f003 0203 	and.w	r2, r3, #3
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	69ba      	ldr	r2, [r7, #24]
 8003042:	4313      	orrs	r3, r2
 8003044:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003054:	2b00      	cmp	r3, #0
 8003056:	f000 80b4 	beq.w	80031c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800305a:	2300      	movs	r3, #0
 800305c:	60fb      	str	r3, [r7, #12]
 800305e:	4b60      	ldr	r3, [pc, #384]	; (80031e0 <HAL_GPIO_Init+0x30c>)
 8003060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003062:	4a5f      	ldr	r2, [pc, #380]	; (80031e0 <HAL_GPIO_Init+0x30c>)
 8003064:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003068:	6453      	str	r3, [r2, #68]	; 0x44
 800306a:	4b5d      	ldr	r3, [pc, #372]	; (80031e0 <HAL_GPIO_Init+0x30c>)
 800306c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003072:	60fb      	str	r3, [r7, #12]
 8003074:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003076:	4a5b      	ldr	r2, [pc, #364]	; (80031e4 <HAL_GPIO_Init+0x310>)
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	089b      	lsrs	r3, r3, #2
 800307c:	3302      	adds	r3, #2
 800307e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003082:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	220f      	movs	r2, #15
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	43db      	mvns	r3, r3
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	4013      	ands	r3, r2
 8003098:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a52      	ldr	r2, [pc, #328]	; (80031e8 <HAL_GPIO_Init+0x314>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d02b      	beq.n	80030fa <HAL_GPIO_Init+0x226>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a51      	ldr	r2, [pc, #324]	; (80031ec <HAL_GPIO_Init+0x318>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d025      	beq.n	80030f6 <HAL_GPIO_Init+0x222>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a50      	ldr	r2, [pc, #320]	; (80031f0 <HAL_GPIO_Init+0x31c>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d01f      	beq.n	80030f2 <HAL_GPIO_Init+0x21e>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a4f      	ldr	r2, [pc, #316]	; (80031f4 <HAL_GPIO_Init+0x320>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d019      	beq.n	80030ee <HAL_GPIO_Init+0x21a>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a4e      	ldr	r2, [pc, #312]	; (80031f8 <HAL_GPIO_Init+0x324>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d013      	beq.n	80030ea <HAL_GPIO_Init+0x216>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a4d      	ldr	r2, [pc, #308]	; (80031fc <HAL_GPIO_Init+0x328>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d00d      	beq.n	80030e6 <HAL_GPIO_Init+0x212>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a4c      	ldr	r2, [pc, #304]	; (8003200 <HAL_GPIO_Init+0x32c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d007      	beq.n	80030e2 <HAL_GPIO_Init+0x20e>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a4b      	ldr	r2, [pc, #300]	; (8003204 <HAL_GPIO_Init+0x330>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d101      	bne.n	80030de <HAL_GPIO_Init+0x20a>
 80030da:	2307      	movs	r3, #7
 80030dc:	e00e      	b.n	80030fc <HAL_GPIO_Init+0x228>
 80030de:	2308      	movs	r3, #8
 80030e0:	e00c      	b.n	80030fc <HAL_GPIO_Init+0x228>
 80030e2:	2306      	movs	r3, #6
 80030e4:	e00a      	b.n	80030fc <HAL_GPIO_Init+0x228>
 80030e6:	2305      	movs	r3, #5
 80030e8:	e008      	b.n	80030fc <HAL_GPIO_Init+0x228>
 80030ea:	2304      	movs	r3, #4
 80030ec:	e006      	b.n	80030fc <HAL_GPIO_Init+0x228>
 80030ee:	2303      	movs	r3, #3
 80030f0:	e004      	b.n	80030fc <HAL_GPIO_Init+0x228>
 80030f2:	2302      	movs	r3, #2
 80030f4:	e002      	b.n	80030fc <HAL_GPIO_Init+0x228>
 80030f6:	2301      	movs	r3, #1
 80030f8:	e000      	b.n	80030fc <HAL_GPIO_Init+0x228>
 80030fa:	2300      	movs	r3, #0
 80030fc:	69fa      	ldr	r2, [r7, #28]
 80030fe:	f002 0203 	and.w	r2, r2, #3
 8003102:	0092      	lsls	r2, r2, #2
 8003104:	4093      	lsls	r3, r2
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	4313      	orrs	r3, r2
 800310a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800310c:	4935      	ldr	r1, [pc, #212]	; (80031e4 <HAL_GPIO_Init+0x310>)
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	089b      	lsrs	r3, r3, #2
 8003112:	3302      	adds	r3, #2
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800311a:	4b3b      	ldr	r3, [pc, #236]	; (8003208 <HAL_GPIO_Init+0x334>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	43db      	mvns	r3, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4013      	ands	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	4313      	orrs	r3, r2
 800313c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800313e:	4a32      	ldr	r2, [pc, #200]	; (8003208 <HAL_GPIO_Init+0x334>)
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003144:	4b30      	ldr	r3, [pc, #192]	; (8003208 <HAL_GPIO_Init+0x334>)
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	43db      	mvns	r3, r3
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	4013      	ands	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d003      	beq.n	8003168 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	4313      	orrs	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003168:	4a27      	ldr	r2, [pc, #156]	; (8003208 <HAL_GPIO_Init+0x334>)
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800316e:	4b26      	ldr	r3, [pc, #152]	; (8003208 <HAL_GPIO_Init+0x334>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	43db      	mvns	r3, r3
 8003178:	69ba      	ldr	r2, [r7, #24]
 800317a:	4013      	ands	r3, r2
 800317c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d003      	beq.n	8003192 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800318a:	69ba      	ldr	r2, [r7, #24]
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	4313      	orrs	r3, r2
 8003190:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003192:	4a1d      	ldr	r2, [pc, #116]	; (8003208 <HAL_GPIO_Init+0x334>)
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003198:	4b1b      	ldr	r3, [pc, #108]	; (8003208 <HAL_GPIO_Init+0x334>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	43db      	mvns	r3, r3
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	4013      	ands	r3, r2
 80031a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d003      	beq.n	80031bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031bc:	4a12      	ldr	r2, [pc, #72]	; (8003208 <HAL_GPIO_Init+0x334>)
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	3301      	adds	r3, #1
 80031c6:	61fb      	str	r3, [r7, #28]
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	2b0f      	cmp	r3, #15
 80031cc:	f67f ae90 	bls.w	8002ef0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031d0:	bf00      	nop
 80031d2:	bf00      	nop
 80031d4:	3724      	adds	r7, #36	; 0x24
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	40023800 	.word	0x40023800
 80031e4:	40013800 	.word	0x40013800
 80031e8:	40020000 	.word	0x40020000
 80031ec:	40020400 	.word	0x40020400
 80031f0:	40020800 	.word	0x40020800
 80031f4:	40020c00 	.word	0x40020c00
 80031f8:	40021000 	.word	0x40021000
 80031fc:	40021400 	.word	0x40021400
 8003200:	40021800 	.word	0x40021800
 8003204:	40021c00 	.word	0x40021c00
 8003208:	40013c00 	.word	0x40013c00

0800320c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	460b      	mov	r3, r1
 8003216:	807b      	strh	r3, [r7, #2]
 8003218:	4613      	mov	r3, r2
 800321a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800321c:	787b      	ldrb	r3, [r7, #1]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003222:	887a      	ldrh	r2, [r7, #2]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003228:	e003      	b.n	8003232 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800322a:	887b      	ldrh	r3, [r7, #2]
 800322c:	041a      	lsls	r2, r3, #16
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	619a      	str	r2, [r3, #24]
}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800323e:	b480      	push	{r7}
 8003240:	b085      	sub	sp, #20
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
 8003246:	460b      	mov	r3, r1
 8003248:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003250:	887a      	ldrh	r2, [r7, #2]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	4013      	ands	r3, r2
 8003256:	041a      	lsls	r2, r3, #16
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	43d9      	mvns	r1, r3
 800325c:	887b      	ldrh	r3, [r7, #2]
 800325e:	400b      	ands	r3, r1
 8003260:	431a      	orrs	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	619a      	str	r2, [r3, #24]
}
 8003266:	bf00      	nop
 8003268:	3714      	adds	r7, #20
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
	...

08003274 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e264      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b00      	cmp	r3, #0
 8003290:	d075      	beq.n	800337e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003292:	4ba3      	ldr	r3, [pc, #652]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 030c 	and.w	r3, r3, #12
 800329a:	2b04      	cmp	r3, #4
 800329c:	d00c      	beq.n	80032b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800329e:	4ba0      	ldr	r3, [pc, #640]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80032a6:	2b08      	cmp	r3, #8
 80032a8:	d112      	bne.n	80032d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032aa:	4b9d      	ldr	r3, [pc, #628]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032b6:	d10b      	bne.n	80032d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b8:	4b99      	ldr	r3, [pc, #612]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d05b      	beq.n	800337c <HAL_RCC_OscConfig+0x108>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d157      	bne.n	800337c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e23f      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032d8:	d106      	bne.n	80032e8 <HAL_RCC_OscConfig+0x74>
 80032da:	4b91      	ldr	r3, [pc, #580]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a90      	ldr	r2, [pc, #576]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80032e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032e4:	6013      	str	r3, [r2, #0]
 80032e6:	e01d      	b.n	8003324 <HAL_RCC_OscConfig+0xb0>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032f0:	d10c      	bne.n	800330c <HAL_RCC_OscConfig+0x98>
 80032f2:	4b8b      	ldr	r3, [pc, #556]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a8a      	ldr	r2, [pc, #552]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80032f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032fc:	6013      	str	r3, [r2, #0]
 80032fe:	4b88      	ldr	r3, [pc, #544]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a87      	ldr	r2, [pc, #540]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003308:	6013      	str	r3, [r2, #0]
 800330a:	e00b      	b.n	8003324 <HAL_RCC_OscConfig+0xb0>
 800330c:	4b84      	ldr	r3, [pc, #528]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a83      	ldr	r2, [pc, #524]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003312:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003316:	6013      	str	r3, [r2, #0]
 8003318:	4b81      	ldr	r3, [pc, #516]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a80      	ldr	r2, [pc, #512]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 800331e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003322:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d013      	beq.n	8003354 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800332c:	f7ff fc52 	bl	8002bd4 <HAL_GetTick>
 8003330:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003332:	e008      	b.n	8003346 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003334:	f7ff fc4e 	bl	8002bd4 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b64      	cmp	r3, #100	; 0x64
 8003340:	d901      	bls.n	8003346 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e204      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003346:	4b76      	ldr	r3, [pc, #472]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d0f0      	beq.n	8003334 <HAL_RCC_OscConfig+0xc0>
 8003352:	e014      	b.n	800337e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003354:	f7ff fc3e 	bl	8002bd4 <HAL_GetTick>
 8003358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800335a:	e008      	b.n	800336e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800335c:	f7ff fc3a 	bl	8002bd4 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b64      	cmp	r3, #100	; 0x64
 8003368:	d901      	bls.n	800336e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e1f0      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800336e:	4b6c      	ldr	r3, [pc, #432]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d1f0      	bne.n	800335c <HAL_RCC_OscConfig+0xe8>
 800337a:	e000      	b.n	800337e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800337c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d063      	beq.n	8003452 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800338a:	4b65      	ldr	r3, [pc, #404]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f003 030c 	and.w	r3, r3, #12
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00b      	beq.n	80033ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003396:	4b62      	ldr	r3, [pc, #392]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800339e:	2b08      	cmp	r3, #8
 80033a0:	d11c      	bne.n	80033dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033a2:	4b5f      	ldr	r3, [pc, #380]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d116      	bne.n	80033dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ae:	4b5c      	ldr	r3, [pc, #368]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d005      	beq.n	80033c6 <HAL_RCC_OscConfig+0x152>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d001      	beq.n	80033c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e1c4      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033c6:	4b56      	ldr	r3, [pc, #344]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	4952      	ldr	r1, [pc, #328]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033da:	e03a      	b.n	8003452 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d020      	beq.n	8003426 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033e4:	4b4f      	ldr	r3, [pc, #316]	; (8003524 <HAL_RCC_OscConfig+0x2b0>)
 80033e6:	2201      	movs	r2, #1
 80033e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ea:	f7ff fbf3 	bl	8002bd4 <HAL_GetTick>
 80033ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033f0:	e008      	b.n	8003404 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033f2:	f7ff fbef 	bl	8002bd4 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d901      	bls.n	8003404 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e1a5      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003404:	4b46      	ldr	r3, [pc, #280]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0f0      	beq.n	80033f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003410:	4b43      	ldr	r3, [pc, #268]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	00db      	lsls	r3, r3, #3
 800341e:	4940      	ldr	r1, [pc, #256]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003420:	4313      	orrs	r3, r2
 8003422:	600b      	str	r3, [r1, #0]
 8003424:	e015      	b.n	8003452 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003426:	4b3f      	ldr	r3, [pc, #252]	; (8003524 <HAL_RCC_OscConfig+0x2b0>)
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342c:	f7ff fbd2 	bl	8002bd4 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003434:	f7ff fbce 	bl	8002bd4 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e184      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003446:	4b36      	ldr	r3, [pc, #216]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1f0      	bne.n	8003434 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0308 	and.w	r3, r3, #8
 800345a:	2b00      	cmp	r3, #0
 800345c:	d030      	beq.n	80034c0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d016      	beq.n	8003494 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003466:	4b30      	ldr	r3, [pc, #192]	; (8003528 <HAL_RCC_OscConfig+0x2b4>)
 8003468:	2201      	movs	r2, #1
 800346a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800346c:	f7ff fbb2 	bl	8002bd4 <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003472:	e008      	b.n	8003486 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003474:	f7ff fbae 	bl	8002bd4 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e164      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003486:	4b26      	ldr	r3, [pc, #152]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 8003488:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d0f0      	beq.n	8003474 <HAL_RCC_OscConfig+0x200>
 8003492:	e015      	b.n	80034c0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003494:	4b24      	ldr	r3, [pc, #144]	; (8003528 <HAL_RCC_OscConfig+0x2b4>)
 8003496:	2200      	movs	r2, #0
 8003498:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800349a:	f7ff fb9b 	bl	8002bd4 <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034a0:	e008      	b.n	80034b4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034a2:	f7ff fb97 	bl	8002bd4 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e14d      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034b4:	4b1a      	ldr	r3, [pc, #104]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80034b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d1f0      	bne.n	80034a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0304 	and.w	r3, r3, #4
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 80a0 	beq.w	800360e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ce:	2300      	movs	r3, #0
 80034d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034d2:	4b13      	ldr	r3, [pc, #76]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d10f      	bne.n	80034fe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034de:	2300      	movs	r3, #0
 80034e0:	60bb      	str	r3, [r7, #8]
 80034e2:	4b0f      	ldr	r3, [pc, #60]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	4a0e      	ldr	r2, [pc, #56]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80034e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034ec:	6413      	str	r3, [r2, #64]	; 0x40
 80034ee:	4b0c      	ldr	r3, [pc, #48]	; (8003520 <HAL_RCC_OscConfig+0x2ac>)
 80034f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034f6:	60bb      	str	r3, [r7, #8]
 80034f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034fa:	2301      	movs	r3, #1
 80034fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034fe:	4b0b      	ldr	r3, [pc, #44]	; (800352c <HAL_RCC_OscConfig+0x2b8>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003506:	2b00      	cmp	r3, #0
 8003508:	d121      	bne.n	800354e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800350a:	4b08      	ldr	r3, [pc, #32]	; (800352c <HAL_RCC_OscConfig+0x2b8>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a07      	ldr	r2, [pc, #28]	; (800352c <HAL_RCC_OscConfig+0x2b8>)
 8003510:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003514:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003516:	f7ff fb5d 	bl	8002bd4 <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800351c:	e011      	b.n	8003542 <HAL_RCC_OscConfig+0x2ce>
 800351e:	bf00      	nop
 8003520:	40023800 	.word	0x40023800
 8003524:	42470000 	.word	0x42470000
 8003528:	42470e80 	.word	0x42470e80
 800352c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003530:	f7ff fb50 	bl	8002bd4 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b02      	cmp	r3, #2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e106      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003542:	4b85      	ldr	r3, [pc, #532]	; (8003758 <HAL_RCC_OscConfig+0x4e4>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800354a:	2b00      	cmp	r3, #0
 800354c:	d0f0      	beq.n	8003530 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d106      	bne.n	8003564 <HAL_RCC_OscConfig+0x2f0>
 8003556:	4b81      	ldr	r3, [pc, #516]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 8003558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800355a:	4a80      	ldr	r2, [pc, #512]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 800355c:	f043 0301 	orr.w	r3, r3, #1
 8003560:	6713      	str	r3, [r2, #112]	; 0x70
 8003562:	e01c      	b.n	800359e <HAL_RCC_OscConfig+0x32a>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	2b05      	cmp	r3, #5
 800356a:	d10c      	bne.n	8003586 <HAL_RCC_OscConfig+0x312>
 800356c:	4b7b      	ldr	r3, [pc, #492]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 800356e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003570:	4a7a      	ldr	r2, [pc, #488]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 8003572:	f043 0304 	orr.w	r3, r3, #4
 8003576:	6713      	str	r3, [r2, #112]	; 0x70
 8003578:	4b78      	ldr	r3, [pc, #480]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 800357a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800357c:	4a77      	ldr	r2, [pc, #476]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 800357e:	f043 0301 	orr.w	r3, r3, #1
 8003582:	6713      	str	r3, [r2, #112]	; 0x70
 8003584:	e00b      	b.n	800359e <HAL_RCC_OscConfig+0x32a>
 8003586:	4b75      	ldr	r3, [pc, #468]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 8003588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800358a:	4a74      	ldr	r2, [pc, #464]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 800358c:	f023 0301 	bic.w	r3, r3, #1
 8003590:	6713      	str	r3, [r2, #112]	; 0x70
 8003592:	4b72      	ldr	r3, [pc, #456]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 8003594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003596:	4a71      	ldr	r2, [pc, #452]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 8003598:	f023 0304 	bic.w	r3, r3, #4
 800359c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d015      	beq.n	80035d2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a6:	f7ff fb15 	bl	8002bd4 <HAL_GetTick>
 80035aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ac:	e00a      	b.n	80035c4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035ae:	f7ff fb11 	bl	8002bd4 <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80035bc:	4293      	cmp	r3, r2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e0c5      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035c4:	4b65      	ldr	r3, [pc, #404]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 80035c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d0ee      	beq.n	80035ae <HAL_RCC_OscConfig+0x33a>
 80035d0:	e014      	b.n	80035fc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035d2:	f7ff faff 	bl	8002bd4 <HAL_GetTick>
 80035d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035d8:	e00a      	b.n	80035f0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035da:	f7ff fafb 	bl	8002bd4 <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d901      	bls.n	80035f0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e0af      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035f0:	4b5a      	ldr	r3, [pc, #360]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 80035f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f4:	f003 0302 	and.w	r3, r3, #2
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d1ee      	bne.n	80035da <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035fc:	7dfb      	ldrb	r3, [r7, #23]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d105      	bne.n	800360e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003602:	4b56      	ldr	r3, [pc, #344]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 8003604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003606:	4a55      	ldr	r2, [pc, #340]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 8003608:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800360c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	699b      	ldr	r3, [r3, #24]
 8003612:	2b00      	cmp	r3, #0
 8003614:	f000 809b 	beq.w	800374e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003618:	4b50      	ldr	r3, [pc, #320]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f003 030c 	and.w	r3, r3, #12
 8003620:	2b08      	cmp	r3, #8
 8003622:	d05c      	beq.n	80036de <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	2b02      	cmp	r3, #2
 800362a:	d141      	bne.n	80036b0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800362c:	4b4c      	ldr	r3, [pc, #304]	; (8003760 <HAL_RCC_OscConfig+0x4ec>)
 800362e:	2200      	movs	r2, #0
 8003630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003632:	f7ff facf 	bl	8002bd4 <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003638:	e008      	b.n	800364c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800363a:	f7ff facb 	bl	8002bd4 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b02      	cmp	r3, #2
 8003646:	d901      	bls.n	800364c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e081      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800364c:	4b43      	ldr	r3, [pc, #268]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d1f0      	bne.n	800363a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	69da      	ldr	r2, [r3, #28]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a1b      	ldr	r3, [r3, #32]
 8003660:	431a      	orrs	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003666:	019b      	lsls	r3, r3, #6
 8003668:	431a      	orrs	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366e:	085b      	lsrs	r3, r3, #1
 8003670:	3b01      	subs	r3, #1
 8003672:	041b      	lsls	r3, r3, #16
 8003674:	431a      	orrs	r2, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367a:	061b      	lsls	r3, r3, #24
 800367c:	4937      	ldr	r1, [pc, #220]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 800367e:	4313      	orrs	r3, r2
 8003680:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003682:	4b37      	ldr	r3, [pc, #220]	; (8003760 <HAL_RCC_OscConfig+0x4ec>)
 8003684:	2201      	movs	r2, #1
 8003686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003688:	f7ff faa4 	bl	8002bd4 <HAL_GetTick>
 800368c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800368e:	e008      	b.n	80036a2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003690:	f7ff faa0 	bl	8002bd4 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e056      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036a2:	4b2e      	ldr	r3, [pc, #184]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d0f0      	beq.n	8003690 <HAL_RCC_OscConfig+0x41c>
 80036ae:	e04e      	b.n	800374e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b0:	4b2b      	ldr	r3, [pc, #172]	; (8003760 <HAL_RCC_OscConfig+0x4ec>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b6:	f7ff fa8d 	bl	8002bd4 <HAL_GetTick>
 80036ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036bc:	e008      	b.n	80036d0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036be:	f7ff fa89 	bl	8002bd4 <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d901      	bls.n	80036d0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e03f      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036d0:	4b22      	ldr	r3, [pc, #136]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d1f0      	bne.n	80036be <HAL_RCC_OscConfig+0x44a>
 80036dc:	e037      	b.n	800374e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d101      	bne.n	80036ea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e032      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036ea:	4b1c      	ldr	r3, [pc, #112]	; (800375c <HAL_RCC_OscConfig+0x4e8>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d028      	beq.n	800374a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003702:	429a      	cmp	r2, r3
 8003704:	d121      	bne.n	800374a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003710:	429a      	cmp	r2, r3
 8003712:	d11a      	bne.n	800374a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800371a:	4013      	ands	r3, r2
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003720:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003722:	4293      	cmp	r3, r2
 8003724:	d111      	bne.n	800374a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003730:	085b      	lsrs	r3, r3, #1
 8003732:	3b01      	subs	r3, #1
 8003734:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003736:	429a      	cmp	r2, r3
 8003738:	d107      	bne.n	800374a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003744:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003746:	429a      	cmp	r2, r3
 8003748:	d001      	beq.n	800374e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e000      	b.n	8003750 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3718      	adds	r7, #24
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	40007000 	.word	0x40007000
 800375c:	40023800 	.word	0x40023800
 8003760:	42470060 	.word	0x42470060

08003764 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d101      	bne.n	8003778 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e0cc      	b.n	8003912 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003778:	4b68      	ldr	r3, [pc, #416]	; (800391c <HAL_RCC_ClockConfig+0x1b8>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0307 	and.w	r3, r3, #7
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	429a      	cmp	r2, r3
 8003784:	d90c      	bls.n	80037a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003786:	4b65      	ldr	r3, [pc, #404]	; (800391c <HAL_RCC_ClockConfig+0x1b8>)
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800378e:	4b63      	ldr	r3, [pc, #396]	; (800391c <HAL_RCC_ClockConfig+0x1b8>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0307 	and.w	r3, r3, #7
 8003796:	683a      	ldr	r2, [r7, #0]
 8003798:	429a      	cmp	r2, r3
 800379a:	d001      	beq.n	80037a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e0b8      	b.n	8003912 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d020      	beq.n	80037ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0304 	and.w	r3, r3, #4
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d005      	beq.n	80037c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037b8:	4b59      	ldr	r3, [pc, #356]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	4a58      	ldr	r2, [pc, #352]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 80037be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80037c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 0308 	and.w	r3, r3, #8
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d005      	beq.n	80037dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037d0:	4b53      	ldr	r3, [pc, #332]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	4a52      	ldr	r2, [pc, #328]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 80037d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80037da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037dc:	4b50      	ldr	r3, [pc, #320]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	494d      	ldr	r1, [pc, #308]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0301 	and.w	r3, r3, #1
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d044      	beq.n	8003884 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d107      	bne.n	8003812 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003802:	4b47      	ldr	r3, [pc, #284]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d119      	bne.n	8003842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e07f      	b.n	8003912 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	2b02      	cmp	r3, #2
 8003818:	d003      	beq.n	8003822 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800381e:	2b03      	cmp	r3, #3
 8003820:	d107      	bne.n	8003832 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003822:	4b3f      	ldr	r3, [pc, #252]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d109      	bne.n	8003842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e06f      	b.n	8003912 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003832:	4b3b      	ldr	r3, [pc, #236]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e067      	b.n	8003912 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003842:	4b37      	ldr	r3, [pc, #220]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f023 0203 	bic.w	r2, r3, #3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	4934      	ldr	r1, [pc, #208]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 8003850:	4313      	orrs	r3, r2
 8003852:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003854:	f7ff f9be 	bl	8002bd4 <HAL_GetTick>
 8003858:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800385a:	e00a      	b.n	8003872 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800385c:	f7ff f9ba 	bl	8002bd4 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	f241 3288 	movw	r2, #5000	; 0x1388
 800386a:	4293      	cmp	r3, r2
 800386c:	d901      	bls.n	8003872 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e04f      	b.n	8003912 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003872:	4b2b      	ldr	r3, [pc, #172]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f003 020c 	and.w	r2, r3, #12
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	429a      	cmp	r2, r3
 8003882:	d1eb      	bne.n	800385c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003884:	4b25      	ldr	r3, [pc, #148]	; (800391c <HAL_RCC_ClockConfig+0x1b8>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0307 	and.w	r3, r3, #7
 800388c:	683a      	ldr	r2, [r7, #0]
 800388e:	429a      	cmp	r2, r3
 8003890:	d20c      	bcs.n	80038ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003892:	4b22      	ldr	r3, [pc, #136]	; (800391c <HAL_RCC_ClockConfig+0x1b8>)
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800389a:	4b20      	ldr	r3, [pc, #128]	; (800391c <HAL_RCC_ClockConfig+0x1b8>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0307 	and.w	r3, r3, #7
 80038a2:	683a      	ldr	r2, [r7, #0]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d001      	beq.n	80038ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e032      	b.n	8003912 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d008      	beq.n	80038ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038b8:	4b19      	ldr	r3, [pc, #100]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	4916      	ldr	r1, [pc, #88]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0308 	and.w	r3, r3, #8
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d009      	beq.n	80038ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038d6:	4b12      	ldr	r3, [pc, #72]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	691b      	ldr	r3, [r3, #16]
 80038e2:	00db      	lsls	r3, r3, #3
 80038e4:	490e      	ldr	r1, [pc, #56]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038ea:	f000 f82d 	bl	8003948 <HAL_RCC_GetSysClockFreq>
 80038ee:	4602      	mov	r2, r0
 80038f0:	4b0b      	ldr	r3, [pc, #44]	; (8003920 <HAL_RCC_ClockConfig+0x1bc>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	091b      	lsrs	r3, r3, #4
 80038f6:	f003 030f 	and.w	r3, r3, #15
 80038fa:	490a      	ldr	r1, [pc, #40]	; (8003924 <HAL_RCC_ClockConfig+0x1c0>)
 80038fc:	5ccb      	ldrb	r3, [r1, r3]
 80038fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003902:	4a09      	ldr	r2, [pc, #36]	; (8003928 <HAL_RCC_ClockConfig+0x1c4>)
 8003904:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003906:	4b09      	ldr	r3, [pc, #36]	; (800392c <HAL_RCC_ClockConfig+0x1c8>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4618      	mov	r0, r3
 800390c:	f7ff f856 	bl	80029bc <HAL_InitTick>

  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40023c00 	.word	0x40023c00
 8003920:	40023800 	.word	0x40023800
 8003924:	080088b8 	.word	0x080088b8
 8003928:	20000008 	.word	0x20000008
 800392c:	2000000c 	.word	0x2000000c

08003930 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003934:	4b03      	ldr	r3, [pc, #12]	; (8003944 <HAL_RCC_EnableCSS+0x14>)
 8003936:	2201      	movs	r2, #1
 8003938:	601a      	str	r2, [r3, #0]
}
 800393a:	bf00      	nop
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	4247004c 	.word	0x4247004c

08003948 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003948:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800394c:	b084      	sub	sp, #16
 800394e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003950:	2300      	movs	r3, #0
 8003952:	607b      	str	r3, [r7, #4]
 8003954:	2300      	movs	r3, #0
 8003956:	60fb      	str	r3, [r7, #12]
 8003958:	2300      	movs	r3, #0
 800395a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003960:	4b67      	ldr	r3, [pc, #412]	; (8003b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f003 030c 	and.w	r3, r3, #12
 8003968:	2b08      	cmp	r3, #8
 800396a:	d00d      	beq.n	8003988 <HAL_RCC_GetSysClockFreq+0x40>
 800396c:	2b08      	cmp	r3, #8
 800396e:	f200 80bd 	bhi.w	8003aec <HAL_RCC_GetSysClockFreq+0x1a4>
 8003972:	2b00      	cmp	r3, #0
 8003974:	d002      	beq.n	800397c <HAL_RCC_GetSysClockFreq+0x34>
 8003976:	2b04      	cmp	r3, #4
 8003978:	d003      	beq.n	8003982 <HAL_RCC_GetSysClockFreq+0x3a>
 800397a:	e0b7      	b.n	8003aec <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800397c:	4b61      	ldr	r3, [pc, #388]	; (8003b04 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800397e:	60bb      	str	r3, [r7, #8]
       break;
 8003980:	e0b7      	b.n	8003af2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003982:	4b61      	ldr	r3, [pc, #388]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003984:	60bb      	str	r3, [r7, #8]
      break;
 8003986:	e0b4      	b.n	8003af2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003988:	4b5d      	ldr	r3, [pc, #372]	; (8003b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003990:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003992:	4b5b      	ldr	r3, [pc, #364]	; (8003b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d04d      	beq.n	8003a3a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800399e:	4b58      	ldr	r3, [pc, #352]	; (8003b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	099b      	lsrs	r3, r3, #6
 80039a4:	461a      	mov	r2, r3
 80039a6:	f04f 0300 	mov.w	r3, #0
 80039aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80039ae:	f04f 0100 	mov.w	r1, #0
 80039b2:	ea02 0800 	and.w	r8, r2, r0
 80039b6:	ea03 0901 	and.w	r9, r3, r1
 80039ba:	4640      	mov	r0, r8
 80039bc:	4649      	mov	r1, r9
 80039be:	f04f 0200 	mov.w	r2, #0
 80039c2:	f04f 0300 	mov.w	r3, #0
 80039c6:	014b      	lsls	r3, r1, #5
 80039c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80039cc:	0142      	lsls	r2, r0, #5
 80039ce:	4610      	mov	r0, r2
 80039d0:	4619      	mov	r1, r3
 80039d2:	ebb0 0008 	subs.w	r0, r0, r8
 80039d6:	eb61 0109 	sbc.w	r1, r1, r9
 80039da:	f04f 0200 	mov.w	r2, #0
 80039de:	f04f 0300 	mov.w	r3, #0
 80039e2:	018b      	lsls	r3, r1, #6
 80039e4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80039e8:	0182      	lsls	r2, r0, #6
 80039ea:	1a12      	subs	r2, r2, r0
 80039ec:	eb63 0301 	sbc.w	r3, r3, r1
 80039f0:	f04f 0000 	mov.w	r0, #0
 80039f4:	f04f 0100 	mov.w	r1, #0
 80039f8:	00d9      	lsls	r1, r3, #3
 80039fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80039fe:	00d0      	lsls	r0, r2, #3
 8003a00:	4602      	mov	r2, r0
 8003a02:	460b      	mov	r3, r1
 8003a04:	eb12 0208 	adds.w	r2, r2, r8
 8003a08:	eb43 0309 	adc.w	r3, r3, r9
 8003a0c:	f04f 0000 	mov.w	r0, #0
 8003a10:	f04f 0100 	mov.w	r1, #0
 8003a14:	0259      	lsls	r1, r3, #9
 8003a16:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003a1a:	0250      	lsls	r0, r2, #9
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4610      	mov	r0, r2
 8003a22:	4619      	mov	r1, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	461a      	mov	r2, r3
 8003a28:	f04f 0300 	mov.w	r3, #0
 8003a2c:	f7fc ffee 	bl	8000a0c <__aeabi_uldivmod>
 8003a30:	4602      	mov	r2, r0
 8003a32:	460b      	mov	r3, r1
 8003a34:	4613      	mov	r3, r2
 8003a36:	60fb      	str	r3, [r7, #12]
 8003a38:	e04a      	b.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a3a:	4b31      	ldr	r3, [pc, #196]	; (8003b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	099b      	lsrs	r3, r3, #6
 8003a40:	461a      	mov	r2, r3
 8003a42:	f04f 0300 	mov.w	r3, #0
 8003a46:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003a4a:	f04f 0100 	mov.w	r1, #0
 8003a4e:	ea02 0400 	and.w	r4, r2, r0
 8003a52:	ea03 0501 	and.w	r5, r3, r1
 8003a56:	4620      	mov	r0, r4
 8003a58:	4629      	mov	r1, r5
 8003a5a:	f04f 0200 	mov.w	r2, #0
 8003a5e:	f04f 0300 	mov.w	r3, #0
 8003a62:	014b      	lsls	r3, r1, #5
 8003a64:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003a68:	0142      	lsls	r2, r0, #5
 8003a6a:	4610      	mov	r0, r2
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	1b00      	subs	r0, r0, r4
 8003a70:	eb61 0105 	sbc.w	r1, r1, r5
 8003a74:	f04f 0200 	mov.w	r2, #0
 8003a78:	f04f 0300 	mov.w	r3, #0
 8003a7c:	018b      	lsls	r3, r1, #6
 8003a7e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003a82:	0182      	lsls	r2, r0, #6
 8003a84:	1a12      	subs	r2, r2, r0
 8003a86:	eb63 0301 	sbc.w	r3, r3, r1
 8003a8a:	f04f 0000 	mov.w	r0, #0
 8003a8e:	f04f 0100 	mov.w	r1, #0
 8003a92:	00d9      	lsls	r1, r3, #3
 8003a94:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a98:	00d0      	lsls	r0, r2, #3
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	1912      	adds	r2, r2, r4
 8003aa0:	eb45 0303 	adc.w	r3, r5, r3
 8003aa4:	f04f 0000 	mov.w	r0, #0
 8003aa8:	f04f 0100 	mov.w	r1, #0
 8003aac:	0299      	lsls	r1, r3, #10
 8003aae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003ab2:	0290      	lsls	r0, r2, #10
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	460b      	mov	r3, r1
 8003ab8:	4610      	mov	r0, r2
 8003aba:	4619      	mov	r1, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	f04f 0300 	mov.w	r3, #0
 8003ac4:	f7fc ffa2 	bl	8000a0c <__aeabi_uldivmod>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	460b      	mov	r3, r1
 8003acc:	4613      	mov	r3, r2
 8003ace:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ad0:	4b0b      	ldr	r3, [pc, #44]	; (8003b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	0c1b      	lsrs	r3, r3, #16
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	3301      	adds	r3, #1
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae8:	60bb      	str	r3, [r7, #8]
      break;
 8003aea:	e002      	b.n	8003af2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003aec:	4b05      	ldr	r3, [pc, #20]	; (8003b04 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003aee:	60bb      	str	r3, [r7, #8]
      break;
 8003af0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003af2:	68bb      	ldr	r3, [r7, #8]
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003afe:	bf00      	nop
 8003b00:	40023800 	.word	0x40023800
 8003b04:	00f42400 	.word	0x00f42400
 8003b08:	007a1200 	.word	0x007a1200

08003b0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b10:	4b03      	ldr	r3, [pc, #12]	; (8003b20 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b12:	681b      	ldr	r3, [r3, #0]
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop
 8003b20:	20000008 	.word	0x20000008

08003b24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003b28:	f7ff fff0 	bl	8003b0c <HAL_RCC_GetHCLKFreq>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	4b05      	ldr	r3, [pc, #20]	; (8003b44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	0a9b      	lsrs	r3, r3, #10
 8003b34:	f003 0307 	and.w	r3, r3, #7
 8003b38:	4903      	ldr	r1, [pc, #12]	; (8003b48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b3a:	5ccb      	ldrb	r3, [r1, r3]
 8003b3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	40023800 	.word	0x40023800
 8003b48:	080088c8 	.word	0x080088c8

08003b4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b50:	f7ff ffdc 	bl	8003b0c <HAL_RCC_GetHCLKFreq>
 8003b54:	4602      	mov	r2, r0
 8003b56:	4b05      	ldr	r3, [pc, #20]	; (8003b6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	0b5b      	lsrs	r3, r3, #13
 8003b5c:	f003 0307 	and.w	r3, r3, #7
 8003b60:	4903      	ldr	r1, [pc, #12]	; (8003b70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b62:	5ccb      	ldrb	r3, [r1, r3]
 8003b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	40023800 	.word	0x40023800
 8003b70:	080088c8 	.word	0x080088c8

08003b74 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	220f      	movs	r2, #15
 8003b82:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003b84:	4b12      	ldr	r3, [pc, #72]	; (8003bd0 <HAL_RCC_GetClockConfig+0x5c>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f003 0203 	and.w	r2, r3, #3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003b90:	4b0f      	ldr	r3, [pc, #60]	; (8003bd0 <HAL_RCC_GetClockConfig+0x5c>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003b9c:	4b0c      	ldr	r3, [pc, #48]	; (8003bd0 <HAL_RCC_GetClockConfig+0x5c>)
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003ba8:	4b09      	ldr	r3, [pc, #36]	; (8003bd0 <HAL_RCC_GetClockConfig+0x5c>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	08db      	lsrs	r3, r3, #3
 8003bae:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003bb6:	4b07      	ldr	r3, [pc, #28]	; (8003bd4 <HAL_RCC_GetClockConfig+0x60>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0207 	and.w	r2, r3, #7
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	601a      	str	r2, [r3, #0]
}
 8003bc2:	bf00      	nop
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	40023c00 	.word	0x40023c00

08003bd8 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003bdc:	4b06      	ldr	r3, [pc, #24]	; (8003bf8 <HAL_RCC_NMI_IRQHandler+0x20>)
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003be4:	2b80      	cmp	r3, #128	; 0x80
 8003be6:	d104      	bne.n	8003bf2 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003be8:	f000 f80a 	bl	8003c00 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003bec:	4b03      	ldr	r3, [pc, #12]	; (8003bfc <HAL_RCC_NMI_IRQHandler+0x24>)
 8003bee:	2280      	movs	r2, #128	; 0x80
 8003bf0:	701a      	strb	r2, [r3, #0]
  }
}
 8003bf2:	bf00      	nop
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	40023800 	.word	0x40023800
 8003bfc:	4002380e 	.word	0x4002380e

08003c00 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8003c04:	bf00      	nop
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b082      	sub	sp, #8
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d101      	bne.n	8003c20 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e041      	b.n	8003ca4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d106      	bne.n	8003c3a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f7fe fd0d 	bl	8002654 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2202      	movs	r2, #2
 8003c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	3304      	adds	r3, #4
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	4610      	mov	r0, r2
 8003c4e:	f000 fda5 	bl	800479c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2201      	movs	r2, #1
 8003c66:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2201      	movs	r2, #1
 8003c76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3708      	adds	r7, #8
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d001      	beq.n	8003cc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e04e      	b.n	8003d62 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f042 0201 	orr.w	r2, r2, #1
 8003cda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a23      	ldr	r2, [pc, #140]	; (8003d70 <HAL_TIM_Base_Start_IT+0xc4>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d022      	beq.n	8003d2c <HAL_TIM_Base_Start_IT+0x80>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cee:	d01d      	beq.n	8003d2c <HAL_TIM_Base_Start_IT+0x80>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a1f      	ldr	r2, [pc, #124]	; (8003d74 <HAL_TIM_Base_Start_IT+0xc8>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d018      	beq.n	8003d2c <HAL_TIM_Base_Start_IT+0x80>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a1e      	ldr	r2, [pc, #120]	; (8003d78 <HAL_TIM_Base_Start_IT+0xcc>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d013      	beq.n	8003d2c <HAL_TIM_Base_Start_IT+0x80>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a1c      	ldr	r2, [pc, #112]	; (8003d7c <HAL_TIM_Base_Start_IT+0xd0>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d00e      	beq.n	8003d2c <HAL_TIM_Base_Start_IT+0x80>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a1b      	ldr	r2, [pc, #108]	; (8003d80 <HAL_TIM_Base_Start_IT+0xd4>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d009      	beq.n	8003d2c <HAL_TIM_Base_Start_IT+0x80>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a19      	ldr	r2, [pc, #100]	; (8003d84 <HAL_TIM_Base_Start_IT+0xd8>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d004      	beq.n	8003d2c <HAL_TIM_Base_Start_IT+0x80>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a18      	ldr	r2, [pc, #96]	; (8003d88 <HAL_TIM_Base_Start_IT+0xdc>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d111      	bne.n	8003d50 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f003 0307 	and.w	r3, r3, #7
 8003d36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2b06      	cmp	r3, #6
 8003d3c:	d010      	beq.n	8003d60 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f042 0201 	orr.w	r2, r2, #1
 8003d4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d4e:	e007      	b.n	8003d60 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f042 0201 	orr.w	r2, r2, #1
 8003d5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3714      	adds	r7, #20
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	40010000 	.word	0x40010000
 8003d74:	40000400 	.word	0x40000400
 8003d78:	40000800 	.word	0x40000800
 8003d7c:	40000c00 	.word	0x40000c00
 8003d80:	40010400 	.word	0x40010400
 8003d84:	40014000 	.word	0x40014000
 8003d88:	40001800 	.word	0x40001800

08003d8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d101      	bne.n	8003d9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e041      	b.n	8003e22 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d106      	bne.n	8003db8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 f839 	bl	8003e2a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	3304      	adds	r3, #4
 8003dc8:	4619      	mov	r1, r3
 8003dca:	4610      	mov	r0, r2
 8003dcc:	f000 fce6 	bl	800479c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3708      	adds	r7, #8
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b083      	sub	sp, #12
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
	...

08003e40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d109      	bne.n	8003e64 <HAL_TIM_PWM_Start+0x24>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	bf14      	ite	ne
 8003e5c:	2301      	movne	r3, #1
 8003e5e:	2300      	moveq	r3, #0
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	e022      	b.n	8003eaa <HAL_TIM_PWM_Start+0x6a>
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	2b04      	cmp	r3, #4
 8003e68:	d109      	bne.n	8003e7e <HAL_TIM_PWM_Start+0x3e>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	bf14      	ite	ne
 8003e76:	2301      	movne	r3, #1
 8003e78:	2300      	moveq	r3, #0
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	e015      	b.n	8003eaa <HAL_TIM_PWM_Start+0x6a>
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	d109      	bne.n	8003e98 <HAL_TIM_PWM_Start+0x58>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	bf14      	ite	ne
 8003e90:	2301      	movne	r3, #1
 8003e92:	2300      	moveq	r3, #0
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	e008      	b.n	8003eaa <HAL_TIM_PWM_Start+0x6a>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	bf14      	ite	ne
 8003ea4:	2301      	movne	r3, #1
 8003ea6:	2300      	moveq	r3, #0
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d001      	beq.n	8003eb2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e07c      	b.n	8003fac <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d104      	bne.n	8003ec2 <HAL_TIM_PWM_Start+0x82>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ec0:	e013      	b.n	8003eea <HAL_TIM_PWM_Start+0xaa>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	2b04      	cmp	r3, #4
 8003ec6:	d104      	bne.n	8003ed2 <HAL_TIM_PWM_Start+0x92>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2202      	movs	r2, #2
 8003ecc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ed0:	e00b      	b.n	8003eea <HAL_TIM_PWM_Start+0xaa>
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	2b08      	cmp	r3, #8
 8003ed6:	d104      	bne.n	8003ee2 <HAL_TIM_PWM_Start+0xa2>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ee0:	e003      	b.n	8003eea <HAL_TIM_PWM_Start+0xaa>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	6839      	ldr	r1, [r7, #0]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 ff3c 	bl	8004d70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a2d      	ldr	r2, [pc, #180]	; (8003fb4 <HAL_TIM_PWM_Start+0x174>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d004      	beq.n	8003f0c <HAL_TIM_PWM_Start+0xcc>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a2c      	ldr	r2, [pc, #176]	; (8003fb8 <HAL_TIM_PWM_Start+0x178>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d101      	bne.n	8003f10 <HAL_TIM_PWM_Start+0xd0>
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e000      	b.n	8003f12 <HAL_TIM_PWM_Start+0xd2>
 8003f10:	2300      	movs	r3, #0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d007      	beq.n	8003f26 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f24:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a22      	ldr	r2, [pc, #136]	; (8003fb4 <HAL_TIM_PWM_Start+0x174>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d022      	beq.n	8003f76 <HAL_TIM_PWM_Start+0x136>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f38:	d01d      	beq.n	8003f76 <HAL_TIM_PWM_Start+0x136>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a1f      	ldr	r2, [pc, #124]	; (8003fbc <HAL_TIM_PWM_Start+0x17c>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d018      	beq.n	8003f76 <HAL_TIM_PWM_Start+0x136>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a1d      	ldr	r2, [pc, #116]	; (8003fc0 <HAL_TIM_PWM_Start+0x180>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d013      	beq.n	8003f76 <HAL_TIM_PWM_Start+0x136>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a1c      	ldr	r2, [pc, #112]	; (8003fc4 <HAL_TIM_PWM_Start+0x184>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d00e      	beq.n	8003f76 <HAL_TIM_PWM_Start+0x136>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a16      	ldr	r2, [pc, #88]	; (8003fb8 <HAL_TIM_PWM_Start+0x178>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d009      	beq.n	8003f76 <HAL_TIM_PWM_Start+0x136>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a18      	ldr	r2, [pc, #96]	; (8003fc8 <HAL_TIM_PWM_Start+0x188>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d004      	beq.n	8003f76 <HAL_TIM_PWM_Start+0x136>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a16      	ldr	r2, [pc, #88]	; (8003fcc <HAL_TIM_PWM_Start+0x18c>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d111      	bne.n	8003f9a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f003 0307 	and.w	r3, r3, #7
 8003f80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2b06      	cmp	r3, #6
 8003f86:	d010      	beq.n	8003faa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 0201 	orr.w	r2, r2, #1
 8003f96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f98:	e007      	b.n	8003faa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f042 0201 	orr.w	r2, r2, #1
 8003fa8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	40010000 	.word	0x40010000
 8003fb8:	40010400 	.word	0x40010400
 8003fbc:	40000400 	.word	0x40000400
 8003fc0:	40000800 	.word	0x40000800
 8003fc4:	40000c00 	.word	0x40000c00
 8003fc8:	40014000 	.word	0x40014000
 8003fcc:	40001800 	.word	0x40001800

08003fd0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e097      	b.n	8004114 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d106      	bne.n	8003ffe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7fe faa7 	bl	800254c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2202      	movs	r2, #2
 8004002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6812      	ldr	r2, [r2, #0]
 8004010:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004014:	f023 0307 	bic.w	r3, r3, #7
 8004018:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	3304      	adds	r3, #4
 8004022:	4619      	mov	r1, r3
 8004024:	4610      	mov	r0, r2
 8004026:	f000 fbb9 	bl	800479c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	4313      	orrs	r3, r2
 800404a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004052:	f023 0303 	bic.w	r3, r3, #3
 8004056:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	689a      	ldr	r2, [r3, #8]
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	021b      	lsls	r3, r3, #8
 8004062:	4313      	orrs	r3, r2
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	4313      	orrs	r3, r2
 8004068:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004070:	f023 030c 	bic.w	r3, r3, #12
 8004074:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800407c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004080:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	68da      	ldr	r2, [r3, #12]
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	69db      	ldr	r3, [r3, #28]
 800408a:	021b      	lsls	r3, r3, #8
 800408c:	4313      	orrs	r3, r2
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	4313      	orrs	r3, r2
 8004092:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	011a      	lsls	r2, r3, #4
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	6a1b      	ldr	r3, [r3, #32]
 800409e:	031b      	lsls	r3, r3, #12
 80040a0:	4313      	orrs	r3, r2
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80040ae:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80040b6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	4313      	orrs	r3, r2
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	697a      	ldr	r2, [r7, #20]
 80040d0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2201      	movs	r2, #1
 80040e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2201      	movs	r2, #1
 80040ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800412c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004134:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800413c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004144:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d110      	bne.n	800416e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800414c:	7bfb      	ldrb	r3, [r7, #15]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d102      	bne.n	8004158 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004152:	7b7b      	ldrb	r3, [r7, #13]
 8004154:	2b01      	cmp	r3, #1
 8004156:	d001      	beq.n	800415c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e069      	b.n	8004230 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2202      	movs	r2, #2
 8004160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2202      	movs	r2, #2
 8004168:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800416c:	e031      	b.n	80041d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	2b04      	cmp	r3, #4
 8004172:	d110      	bne.n	8004196 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004174:	7bbb      	ldrb	r3, [r7, #14]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d102      	bne.n	8004180 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800417a:	7b3b      	ldrb	r3, [r7, #12]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d001      	beq.n	8004184 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e055      	b.n	8004230 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2202      	movs	r2, #2
 8004188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004194:	e01d      	b.n	80041d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004196:	7bfb      	ldrb	r3, [r7, #15]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d108      	bne.n	80041ae <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800419c:	7bbb      	ldrb	r3, [r7, #14]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d105      	bne.n	80041ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041a2:	7b7b      	ldrb	r3, [r7, #13]
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d102      	bne.n	80041ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041a8:	7b3b      	ldrb	r3, [r7, #12]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d001      	beq.n	80041b2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e03e      	b.n	8004230 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2202      	movs	r2, #2
 80041b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2202      	movs	r2, #2
 80041be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2202      	movs	r2, #2
 80041c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2202      	movs	r2, #2
 80041ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d003      	beq.n	80041e0 <HAL_TIM_Encoder_Start+0xc4>
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d008      	beq.n	80041f0 <HAL_TIM_Encoder_Start+0xd4>
 80041de:	e00f      	b.n	8004200 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2201      	movs	r2, #1
 80041e6:	2100      	movs	r1, #0
 80041e8:	4618      	mov	r0, r3
 80041ea:	f000 fdc1 	bl	8004d70 <TIM_CCxChannelCmd>
      break;
 80041ee:	e016      	b.n	800421e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2201      	movs	r2, #1
 80041f6:	2104      	movs	r1, #4
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 fdb9 	bl	8004d70 <TIM_CCxChannelCmd>
      break;
 80041fe:	e00e      	b.n	800421e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2201      	movs	r2, #1
 8004206:	2100      	movs	r1, #0
 8004208:	4618      	mov	r0, r3
 800420a:	f000 fdb1 	bl	8004d70 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2201      	movs	r2, #1
 8004214:	2104      	movs	r1, #4
 8004216:	4618      	mov	r0, r3
 8004218:	f000 fdaa 	bl	8004d70 <TIM_CCxChannelCmd>
      break;
 800421c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f042 0201 	orr.w	r2, r2, #1
 800422c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800422e:	2300      	movs	r3, #0
}
 8004230:	4618      	mov	r0, r3
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b02      	cmp	r3, #2
 800424c:	d122      	bne.n	8004294 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b02      	cmp	r3, #2
 800425a:	d11b      	bne.n	8004294 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f06f 0202 	mvn.w	r2, #2
 8004264:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2201      	movs	r2, #1
 800426a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	f003 0303 	and.w	r3, r3, #3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d003      	beq.n	8004282 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 fa70 	bl	8004760 <HAL_TIM_IC_CaptureCallback>
 8004280:	e005      	b.n	800428e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 fa62 	bl	800474c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 fa73 	bl	8004774 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	f003 0304 	and.w	r3, r3, #4
 800429e:	2b04      	cmp	r3, #4
 80042a0:	d122      	bne.n	80042e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	f003 0304 	and.w	r3, r3, #4
 80042ac:	2b04      	cmp	r3, #4
 80042ae:	d11b      	bne.n	80042e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f06f 0204 	mvn.w	r2, #4
 80042b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2202      	movs	r2, #2
 80042be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d003      	beq.n	80042d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 fa46 	bl	8004760 <HAL_TIM_IC_CaptureCallback>
 80042d4:	e005      	b.n	80042e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 fa38 	bl	800474c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f000 fa49 	bl	8004774 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	f003 0308 	and.w	r3, r3, #8
 80042f2:	2b08      	cmp	r3, #8
 80042f4:	d122      	bne.n	800433c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	f003 0308 	and.w	r3, r3, #8
 8004300:	2b08      	cmp	r3, #8
 8004302:	d11b      	bne.n	800433c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f06f 0208 	mvn.w	r2, #8
 800430c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2204      	movs	r2, #4
 8004312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	69db      	ldr	r3, [r3, #28]
 800431a:	f003 0303 	and.w	r3, r3, #3
 800431e:	2b00      	cmp	r3, #0
 8004320:	d003      	beq.n	800432a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 fa1c 	bl	8004760 <HAL_TIM_IC_CaptureCallback>
 8004328:	e005      	b.n	8004336 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 fa0e 	bl	800474c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f000 fa1f 	bl	8004774 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	f003 0310 	and.w	r3, r3, #16
 8004346:	2b10      	cmp	r3, #16
 8004348:	d122      	bne.n	8004390 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	f003 0310 	and.w	r3, r3, #16
 8004354:	2b10      	cmp	r3, #16
 8004356:	d11b      	bne.n	8004390 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f06f 0210 	mvn.w	r2, #16
 8004360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2208      	movs	r2, #8
 8004366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	69db      	ldr	r3, [r3, #28]
 800436e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 f9f2 	bl	8004760 <HAL_TIM_IC_CaptureCallback>
 800437c:	e005      	b.n	800438a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 f9e4 	bl	800474c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 f9f5 	bl	8004774 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b01      	cmp	r3, #1
 800439c:	d10e      	bne.n	80043bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	f003 0301 	and.w	r3, r3, #1
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d107      	bne.n	80043bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f06f 0201 	mvn.w	r2, #1
 80043b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f7fe f870 	bl	800249c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	691b      	ldr	r3, [r3, #16]
 80043c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043c6:	2b80      	cmp	r3, #128	; 0x80
 80043c8:	d10e      	bne.n	80043e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d4:	2b80      	cmp	r3, #128	; 0x80
 80043d6:	d107      	bne.n	80043e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80043e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 fd70 	bl	8004ec8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f2:	2b40      	cmp	r3, #64	; 0x40
 80043f4:	d10e      	bne.n	8004414 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004400:	2b40      	cmp	r3, #64	; 0x40
 8004402:	d107      	bne.n	8004414 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800440c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f9ba 	bl	8004788 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	f003 0320 	and.w	r3, r3, #32
 800441e:	2b20      	cmp	r3, #32
 8004420:	d10e      	bne.n	8004440 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	f003 0320 	and.w	r3, r3, #32
 800442c:	2b20      	cmp	r3, #32
 800442e:	d107      	bne.n	8004440 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f06f 0220 	mvn.w	r2, #32
 8004438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 fd3a 	bl	8004eb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004440:	bf00      	nop
 8004442:	3708      	adds	r7, #8
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b084      	sub	sp, #16
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800445a:	2b01      	cmp	r3, #1
 800445c:	d101      	bne.n	8004462 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800445e:	2302      	movs	r3, #2
 8004460:	e0ac      	b.n	80045bc <HAL_TIM_PWM_ConfigChannel+0x174>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2201      	movs	r2, #1
 8004466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2b0c      	cmp	r3, #12
 800446e:	f200 809f 	bhi.w	80045b0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004472:	a201      	add	r2, pc, #4	; (adr r2, 8004478 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004478:	080044ad 	.word	0x080044ad
 800447c:	080045b1 	.word	0x080045b1
 8004480:	080045b1 	.word	0x080045b1
 8004484:	080045b1 	.word	0x080045b1
 8004488:	080044ed 	.word	0x080044ed
 800448c:	080045b1 	.word	0x080045b1
 8004490:	080045b1 	.word	0x080045b1
 8004494:	080045b1 	.word	0x080045b1
 8004498:	0800452f 	.word	0x0800452f
 800449c:	080045b1 	.word	0x080045b1
 80044a0:	080045b1 	.word	0x080045b1
 80044a4:	080045b1 	.word	0x080045b1
 80044a8:	0800456f 	.word	0x0800456f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68b9      	ldr	r1, [r7, #8]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 fa12 	bl	80048dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	699a      	ldr	r2, [r3, #24]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f042 0208 	orr.w	r2, r2, #8
 80044c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	699a      	ldr	r2, [r3, #24]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f022 0204 	bic.w	r2, r2, #4
 80044d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6999      	ldr	r1, [r3, #24]
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	691a      	ldr	r2, [r3, #16]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	430a      	orrs	r2, r1
 80044e8:	619a      	str	r2, [r3, #24]
      break;
 80044ea:	e062      	b.n	80045b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68b9      	ldr	r1, [r7, #8]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f000 fa62 	bl	80049bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	699a      	ldr	r2, [r3, #24]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	699a      	ldr	r2, [r3, #24]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6999      	ldr	r1, [r3, #24]
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	021a      	lsls	r2, r3, #8
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	430a      	orrs	r2, r1
 800452a:	619a      	str	r2, [r3, #24]
      break;
 800452c:	e041      	b.n	80045b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68b9      	ldr	r1, [r7, #8]
 8004534:	4618      	mov	r0, r3
 8004536:	f000 fab7 	bl	8004aa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	69da      	ldr	r2, [r3, #28]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f042 0208 	orr.w	r2, r2, #8
 8004548:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	69da      	ldr	r2, [r3, #28]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f022 0204 	bic.w	r2, r2, #4
 8004558:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	69d9      	ldr	r1, [r3, #28]
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	691a      	ldr	r2, [r3, #16]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	430a      	orrs	r2, r1
 800456a:	61da      	str	r2, [r3, #28]
      break;
 800456c:	e021      	b.n	80045b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68b9      	ldr	r1, [r7, #8]
 8004574:	4618      	mov	r0, r3
 8004576:	f000 fb0b 	bl	8004b90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	69da      	ldr	r2, [r3, #28]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004588:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	69da      	ldr	r2, [r3, #28]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004598:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	69d9      	ldr	r1, [r3, #28]
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	691b      	ldr	r3, [r3, #16]
 80045a4:	021a      	lsls	r2, r3, #8
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	61da      	str	r2, [r3, #28]
      break;
 80045ae:	e000      	b.n	80045b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80045b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3710      	adds	r7, #16
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d101      	bne.n	80045dc <HAL_TIM_ConfigClockSource+0x18>
 80045d8:	2302      	movs	r3, #2
 80045da:	e0b3      	b.n	8004744 <HAL_TIM_ConfigClockSource+0x180>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2202      	movs	r2, #2
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80045fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004602:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68fa      	ldr	r2, [r7, #12]
 800460a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004614:	d03e      	beq.n	8004694 <HAL_TIM_ConfigClockSource+0xd0>
 8004616:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800461a:	f200 8087 	bhi.w	800472c <HAL_TIM_ConfigClockSource+0x168>
 800461e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004622:	f000 8085 	beq.w	8004730 <HAL_TIM_ConfigClockSource+0x16c>
 8004626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800462a:	d87f      	bhi.n	800472c <HAL_TIM_ConfigClockSource+0x168>
 800462c:	2b70      	cmp	r3, #112	; 0x70
 800462e:	d01a      	beq.n	8004666 <HAL_TIM_ConfigClockSource+0xa2>
 8004630:	2b70      	cmp	r3, #112	; 0x70
 8004632:	d87b      	bhi.n	800472c <HAL_TIM_ConfigClockSource+0x168>
 8004634:	2b60      	cmp	r3, #96	; 0x60
 8004636:	d050      	beq.n	80046da <HAL_TIM_ConfigClockSource+0x116>
 8004638:	2b60      	cmp	r3, #96	; 0x60
 800463a:	d877      	bhi.n	800472c <HAL_TIM_ConfigClockSource+0x168>
 800463c:	2b50      	cmp	r3, #80	; 0x50
 800463e:	d03c      	beq.n	80046ba <HAL_TIM_ConfigClockSource+0xf6>
 8004640:	2b50      	cmp	r3, #80	; 0x50
 8004642:	d873      	bhi.n	800472c <HAL_TIM_ConfigClockSource+0x168>
 8004644:	2b40      	cmp	r3, #64	; 0x40
 8004646:	d058      	beq.n	80046fa <HAL_TIM_ConfigClockSource+0x136>
 8004648:	2b40      	cmp	r3, #64	; 0x40
 800464a:	d86f      	bhi.n	800472c <HAL_TIM_ConfigClockSource+0x168>
 800464c:	2b30      	cmp	r3, #48	; 0x30
 800464e:	d064      	beq.n	800471a <HAL_TIM_ConfigClockSource+0x156>
 8004650:	2b30      	cmp	r3, #48	; 0x30
 8004652:	d86b      	bhi.n	800472c <HAL_TIM_ConfigClockSource+0x168>
 8004654:	2b20      	cmp	r3, #32
 8004656:	d060      	beq.n	800471a <HAL_TIM_ConfigClockSource+0x156>
 8004658:	2b20      	cmp	r3, #32
 800465a:	d867      	bhi.n	800472c <HAL_TIM_ConfigClockSource+0x168>
 800465c:	2b00      	cmp	r3, #0
 800465e:	d05c      	beq.n	800471a <HAL_TIM_ConfigClockSource+0x156>
 8004660:	2b10      	cmp	r3, #16
 8004662:	d05a      	beq.n	800471a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004664:	e062      	b.n	800472c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6818      	ldr	r0, [r3, #0]
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	6899      	ldr	r1, [r3, #8]
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	f000 fb5b 	bl	8004d30 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004688:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	609a      	str	r2, [r3, #8]
      break;
 8004692:	e04e      	b.n	8004732 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6818      	ldr	r0, [r3, #0]
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	6899      	ldr	r1, [r3, #8]
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685a      	ldr	r2, [r3, #4]
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	f000 fb44 	bl	8004d30 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	689a      	ldr	r2, [r3, #8]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046b6:	609a      	str	r2, [r3, #8]
      break;
 80046b8:	e03b      	b.n	8004732 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6818      	ldr	r0, [r3, #0]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	6859      	ldr	r1, [r3, #4]
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	461a      	mov	r2, r3
 80046c8:	f000 fab8 	bl	8004c3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2150      	movs	r1, #80	; 0x50
 80046d2:	4618      	mov	r0, r3
 80046d4:	f000 fb11 	bl	8004cfa <TIM_ITRx_SetConfig>
      break;
 80046d8:	e02b      	b.n	8004732 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6818      	ldr	r0, [r3, #0]
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	6859      	ldr	r1, [r3, #4]
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	461a      	mov	r2, r3
 80046e8:	f000 fad7 	bl	8004c9a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2160      	movs	r1, #96	; 0x60
 80046f2:	4618      	mov	r0, r3
 80046f4:	f000 fb01 	bl	8004cfa <TIM_ITRx_SetConfig>
      break;
 80046f8:	e01b      	b.n	8004732 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6818      	ldr	r0, [r3, #0]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	6859      	ldr	r1, [r3, #4]
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	461a      	mov	r2, r3
 8004708:	f000 fa98 	bl	8004c3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	2140      	movs	r1, #64	; 0x40
 8004712:	4618      	mov	r0, r3
 8004714:	f000 faf1 	bl	8004cfa <TIM_ITRx_SetConfig>
      break;
 8004718:	e00b      	b.n	8004732 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4619      	mov	r1, r3
 8004724:	4610      	mov	r0, r2
 8004726:	f000 fae8 	bl	8004cfa <TIM_ITRx_SetConfig>
        break;
 800472a:	e002      	b.n	8004732 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800472c:	bf00      	nop
 800472e:	e000      	b.n	8004732 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004730:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}

0800474c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800479c:	b480      	push	{r7}
 800479e:	b085      	sub	sp, #20
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a40      	ldr	r2, [pc, #256]	; (80048b0 <TIM_Base_SetConfig+0x114>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d013      	beq.n	80047dc <TIM_Base_SetConfig+0x40>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ba:	d00f      	beq.n	80047dc <TIM_Base_SetConfig+0x40>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a3d      	ldr	r2, [pc, #244]	; (80048b4 <TIM_Base_SetConfig+0x118>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d00b      	beq.n	80047dc <TIM_Base_SetConfig+0x40>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a3c      	ldr	r2, [pc, #240]	; (80048b8 <TIM_Base_SetConfig+0x11c>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d007      	beq.n	80047dc <TIM_Base_SetConfig+0x40>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a3b      	ldr	r2, [pc, #236]	; (80048bc <TIM_Base_SetConfig+0x120>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d003      	beq.n	80047dc <TIM_Base_SetConfig+0x40>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a3a      	ldr	r2, [pc, #232]	; (80048c0 <TIM_Base_SetConfig+0x124>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d108      	bne.n	80047ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a2f      	ldr	r2, [pc, #188]	; (80048b0 <TIM_Base_SetConfig+0x114>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d02b      	beq.n	800484e <TIM_Base_SetConfig+0xb2>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047fc:	d027      	beq.n	800484e <TIM_Base_SetConfig+0xb2>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a2c      	ldr	r2, [pc, #176]	; (80048b4 <TIM_Base_SetConfig+0x118>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d023      	beq.n	800484e <TIM_Base_SetConfig+0xb2>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a2b      	ldr	r2, [pc, #172]	; (80048b8 <TIM_Base_SetConfig+0x11c>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d01f      	beq.n	800484e <TIM_Base_SetConfig+0xb2>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a2a      	ldr	r2, [pc, #168]	; (80048bc <TIM_Base_SetConfig+0x120>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d01b      	beq.n	800484e <TIM_Base_SetConfig+0xb2>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a29      	ldr	r2, [pc, #164]	; (80048c0 <TIM_Base_SetConfig+0x124>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d017      	beq.n	800484e <TIM_Base_SetConfig+0xb2>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a28      	ldr	r2, [pc, #160]	; (80048c4 <TIM_Base_SetConfig+0x128>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d013      	beq.n	800484e <TIM_Base_SetConfig+0xb2>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a27      	ldr	r2, [pc, #156]	; (80048c8 <TIM_Base_SetConfig+0x12c>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d00f      	beq.n	800484e <TIM_Base_SetConfig+0xb2>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a26      	ldr	r2, [pc, #152]	; (80048cc <TIM_Base_SetConfig+0x130>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d00b      	beq.n	800484e <TIM_Base_SetConfig+0xb2>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a25      	ldr	r2, [pc, #148]	; (80048d0 <TIM_Base_SetConfig+0x134>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d007      	beq.n	800484e <TIM_Base_SetConfig+0xb2>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a24      	ldr	r2, [pc, #144]	; (80048d4 <TIM_Base_SetConfig+0x138>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d003      	beq.n	800484e <TIM_Base_SetConfig+0xb2>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a23      	ldr	r2, [pc, #140]	; (80048d8 <TIM_Base_SetConfig+0x13c>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d108      	bne.n	8004860 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	4313      	orrs	r3, r2
 800485e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	4313      	orrs	r3, r2
 800486c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a0a      	ldr	r2, [pc, #40]	; (80048b0 <TIM_Base_SetConfig+0x114>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d003      	beq.n	8004894 <TIM_Base_SetConfig+0xf8>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a0c      	ldr	r2, [pc, #48]	; (80048c0 <TIM_Base_SetConfig+0x124>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d103      	bne.n	800489c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	691a      	ldr	r2, [r3, #16]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	615a      	str	r2, [r3, #20]
}
 80048a2:	bf00      	nop
 80048a4:	3714      	adds	r7, #20
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	40010000 	.word	0x40010000
 80048b4:	40000400 	.word	0x40000400
 80048b8:	40000800 	.word	0x40000800
 80048bc:	40000c00 	.word	0x40000c00
 80048c0:	40010400 	.word	0x40010400
 80048c4:	40014000 	.word	0x40014000
 80048c8:	40014400 	.word	0x40014400
 80048cc:	40014800 	.word	0x40014800
 80048d0:	40001800 	.word	0x40001800
 80048d4:	40001c00 	.word	0x40001c00
 80048d8:	40002000 	.word	0x40002000

080048dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048dc:	b480      	push	{r7}
 80048de:	b087      	sub	sp, #28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	f023 0201 	bic.w	r2, r3, #1
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f023 0303 	bic.w	r3, r3, #3
 8004912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	4313      	orrs	r3, r2
 800491c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	f023 0302 	bic.w	r3, r3, #2
 8004924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	697a      	ldr	r2, [r7, #20]
 800492c:	4313      	orrs	r3, r2
 800492e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a20      	ldr	r2, [pc, #128]	; (80049b4 <TIM_OC1_SetConfig+0xd8>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d003      	beq.n	8004940 <TIM_OC1_SetConfig+0x64>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a1f      	ldr	r2, [pc, #124]	; (80049b8 <TIM_OC1_SetConfig+0xdc>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d10c      	bne.n	800495a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	f023 0308 	bic.w	r3, r3, #8
 8004946:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	697a      	ldr	r2, [r7, #20]
 800494e:	4313      	orrs	r3, r2
 8004950:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	f023 0304 	bic.w	r3, r3, #4
 8004958:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a15      	ldr	r2, [pc, #84]	; (80049b4 <TIM_OC1_SetConfig+0xd8>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d003      	beq.n	800496a <TIM_OC1_SetConfig+0x8e>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a14      	ldr	r2, [pc, #80]	; (80049b8 <TIM_OC1_SetConfig+0xdc>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d111      	bne.n	800498e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004970:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004978:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	4313      	orrs	r3, r2
 8004982:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	693a      	ldr	r2, [r7, #16]
 800498a:	4313      	orrs	r3, r2
 800498c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	693a      	ldr	r2, [r7, #16]
 8004992:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	68fa      	ldr	r2, [r7, #12]
 8004998:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	621a      	str	r2, [r3, #32]
}
 80049a8:	bf00      	nop
 80049aa:	371c      	adds	r7, #28
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr
 80049b4:	40010000 	.word	0x40010000
 80049b8:	40010400 	.word	0x40010400

080049bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049bc:	b480      	push	{r7}
 80049be:	b087      	sub	sp, #28
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	f023 0210 	bic.w	r2, r3, #16
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a1b      	ldr	r3, [r3, #32]
 80049d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	699b      	ldr	r3, [r3, #24]
 80049e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	021b      	lsls	r3, r3, #8
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	f023 0320 	bic.w	r3, r3, #32
 8004a06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	011b      	lsls	r3, r3, #4
 8004a0e:	697a      	ldr	r2, [r7, #20]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a22      	ldr	r2, [pc, #136]	; (8004aa0 <TIM_OC2_SetConfig+0xe4>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d003      	beq.n	8004a24 <TIM_OC2_SetConfig+0x68>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a21      	ldr	r2, [pc, #132]	; (8004aa4 <TIM_OC2_SetConfig+0xe8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d10d      	bne.n	8004a40 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	011b      	lsls	r3, r3, #4
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	4313      	orrs	r3, r2
 8004a36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a3e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a17      	ldr	r2, [pc, #92]	; (8004aa0 <TIM_OC2_SetConfig+0xe4>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d003      	beq.n	8004a50 <TIM_OC2_SetConfig+0x94>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a16      	ldr	r2, [pc, #88]	; (8004aa4 <TIM_OC2_SetConfig+0xe8>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d113      	bne.n	8004a78 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	695b      	ldr	r3, [r3, #20]
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	693a      	ldr	r2, [r7, #16]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	699b      	ldr	r3, [r3, #24]
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	693a      	ldr	r2, [r7, #16]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	685a      	ldr	r2, [r3, #4]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	697a      	ldr	r2, [r7, #20]
 8004a90:	621a      	str	r2, [r3, #32]
}
 8004a92:	bf00      	nop
 8004a94:	371c      	adds	r7, #28
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	40010000 	.word	0x40010000
 8004aa4:	40010400 	.word	0x40010400

08004aa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	69db      	ldr	r3, [r3, #28]
 8004ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f023 0303 	bic.w	r3, r3, #3
 8004ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	021b      	lsls	r3, r3, #8
 8004af8:	697a      	ldr	r2, [r7, #20]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a21      	ldr	r2, [pc, #132]	; (8004b88 <TIM_OC3_SetConfig+0xe0>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d003      	beq.n	8004b0e <TIM_OC3_SetConfig+0x66>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a20      	ldr	r2, [pc, #128]	; (8004b8c <TIM_OC3_SetConfig+0xe4>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d10d      	bne.n	8004b2a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	021b      	lsls	r3, r3, #8
 8004b1c:	697a      	ldr	r2, [r7, #20]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a16      	ldr	r2, [pc, #88]	; (8004b88 <TIM_OC3_SetConfig+0xe0>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d003      	beq.n	8004b3a <TIM_OC3_SetConfig+0x92>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a15      	ldr	r2, [pc, #84]	; (8004b8c <TIM_OC3_SetConfig+0xe4>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d113      	bne.n	8004b62 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	011b      	lsls	r3, r3, #4
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	693a      	ldr	r2, [r7, #16]
 8004b66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	685a      	ldr	r2, [r3, #4]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	697a      	ldr	r2, [r7, #20]
 8004b7a:	621a      	str	r2, [r3, #32]
}
 8004b7c:	bf00      	nop
 8004b7e:	371c      	adds	r7, #28
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr
 8004b88:	40010000 	.word	0x40010000
 8004b8c:	40010400 	.word	0x40010400

08004b90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	69db      	ldr	r3, [r3, #28]
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	021b      	lsls	r3, r3, #8
 8004bce:	68fa      	ldr	r2, [r7, #12]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	031b      	lsls	r3, r3, #12
 8004be2:	693a      	ldr	r2, [r7, #16]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a12      	ldr	r2, [pc, #72]	; (8004c34 <TIM_OC4_SetConfig+0xa4>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d003      	beq.n	8004bf8 <TIM_OC4_SetConfig+0x68>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a11      	ldr	r2, [pc, #68]	; (8004c38 <TIM_OC4_SetConfig+0xa8>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d109      	bne.n	8004c0c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004bfe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	695b      	ldr	r3, [r3, #20]
 8004c04:	019b      	lsls	r3, r3, #6
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685a      	ldr	r2, [r3, #4]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	693a      	ldr	r2, [r7, #16]
 8004c24:	621a      	str	r2, [r3, #32]
}
 8004c26:	bf00      	nop
 8004c28:	371c      	adds	r7, #28
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	40010000 	.word	0x40010000
 8004c38:	40010400 	.word	0x40010400

08004c3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b087      	sub	sp, #28
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	f023 0201 	bic.w	r2, r3, #1
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	011b      	lsls	r3, r3, #4
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f023 030a 	bic.w	r3, r3, #10
 8004c78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	697a      	ldr	r2, [r7, #20]
 8004c8c:	621a      	str	r2, [r3, #32]
}
 8004c8e:	bf00      	nop
 8004c90:	371c      	adds	r7, #28
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr

08004c9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c9a:	b480      	push	{r7}
 8004c9c:	b087      	sub	sp, #28
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	60f8      	str	r0, [r7, #12]
 8004ca2:	60b9      	str	r1, [r7, #8]
 8004ca4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	f023 0210 	bic.w	r2, r3, #16
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	699b      	ldr	r3, [r3, #24]
 8004cb6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6a1b      	ldr	r3, [r3, #32]
 8004cbc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004cc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	031b      	lsls	r3, r3, #12
 8004cca:	697a      	ldr	r2, [r7, #20]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004cd6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	011b      	lsls	r3, r3, #4
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	697a      	ldr	r2, [r7, #20]
 8004ce6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	621a      	str	r2, [r3, #32]
}
 8004cee:	bf00      	nop
 8004cf0:	371c      	adds	r7, #28
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr

08004cfa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cfa:	b480      	push	{r7}
 8004cfc:	b085      	sub	sp, #20
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
 8004d02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d12:	683a      	ldr	r2, [r7, #0]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	f043 0307 	orr.w	r3, r3, #7
 8004d1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	609a      	str	r2, [r3, #8]
}
 8004d24:	bf00      	nop
 8004d26:	3714      	adds	r7, #20
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b087      	sub	sp, #28
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
 8004d3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	021a      	lsls	r2, r3, #8
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	431a      	orrs	r2, r3
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	609a      	str	r2, [r3, #8]
}
 8004d64:	bf00      	nop
 8004d66:	371c      	adds	r7, #28
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b087      	sub	sp, #28
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	f003 031f 	and.w	r3, r3, #31
 8004d82:	2201      	movs	r2, #1
 8004d84:	fa02 f303 	lsl.w	r3, r2, r3
 8004d88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6a1a      	ldr	r2, [r3, #32]
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	43db      	mvns	r3, r3
 8004d92:	401a      	ands	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6a1a      	ldr	r2, [r3, #32]
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	f003 031f 	and.w	r3, r3, #31
 8004da2:	6879      	ldr	r1, [r7, #4]
 8004da4:	fa01 f303 	lsl.w	r3, r1, r3
 8004da8:	431a      	orrs	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	621a      	str	r2, [r3, #32]
}
 8004dae:	bf00      	nop
 8004db0:	371c      	adds	r7, #28
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
	...

08004dbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b085      	sub	sp, #20
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d101      	bne.n	8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004dd0:	2302      	movs	r3, #2
 8004dd2:	e05a      	b.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2202      	movs	r2, #2
 8004de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68fa      	ldr	r2, [r7, #12]
 8004e0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a21      	ldr	r2, [pc, #132]	; (8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d022      	beq.n	8004e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e20:	d01d      	beq.n	8004e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a1d      	ldr	r2, [pc, #116]	; (8004e9c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d018      	beq.n	8004e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a1b      	ldr	r2, [pc, #108]	; (8004ea0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d013      	beq.n	8004e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a1a      	ldr	r2, [pc, #104]	; (8004ea4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d00e      	beq.n	8004e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a18      	ldr	r2, [pc, #96]	; (8004ea8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d009      	beq.n	8004e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a17      	ldr	r2, [pc, #92]	; (8004eac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d004      	beq.n	8004e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a15      	ldr	r2, [pc, #84]	; (8004eb0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d10c      	bne.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	68ba      	ldr	r2, [r7, #8]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3714      	adds	r7, #20
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	40010000 	.word	0x40010000
 8004e9c:	40000400 	.word	0x40000400
 8004ea0:	40000800 	.word	0x40000800
 8004ea4:	40000c00 	.word	0x40000c00
 8004ea8:	40010400 	.word	0x40010400
 8004eac:	40014000 	.word	0x40014000
 8004eb0:	40001800 	.word	0x40001800

08004eb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ebc:	bf00      	nop
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ed0:	bf00      	nop
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d101      	bne.n	8004eee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e03f      	b.n	8004f6e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d106      	bne.n	8004f08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f7fd fc40 	bl	8002788 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2224      	movs	r2, #36	; 0x24
 8004f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68da      	ldr	r2, [r3, #12]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f000 fd1d 	bl	8005960 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	691a      	ldr	r2, [r3, #16]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	695a      	ldr	r2, [r3, #20]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68da      	ldr	r2, [r3, #12]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2220      	movs	r2, #32
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2220      	movs	r2, #32
 8004f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3708      	adds	r7, #8
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}

08004f76 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f76:	b580      	push	{r7, lr}
 8004f78:	b08a      	sub	sp, #40	; 0x28
 8004f7a:	af02      	add	r7, sp, #8
 8004f7c:	60f8      	str	r0, [r7, #12]
 8004f7e:	60b9      	str	r1, [r7, #8]
 8004f80:	603b      	str	r3, [r7, #0]
 8004f82:	4613      	mov	r3, r2
 8004f84:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f86:	2300      	movs	r3, #0
 8004f88:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b20      	cmp	r3, #32
 8004f94:	d17c      	bne.n	8005090 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d002      	beq.n	8004fa2 <HAL_UART_Transmit+0x2c>
 8004f9c:	88fb      	ldrh	r3, [r7, #6]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e075      	b.n	8005092 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d101      	bne.n	8004fb4 <HAL_UART_Transmit+0x3e>
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	e06e      	b.n	8005092 <HAL_UART_Transmit+0x11c>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2221      	movs	r2, #33	; 0x21
 8004fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fca:	f7fd fe03 	bl	8002bd4 <HAL_GetTick>
 8004fce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	88fa      	ldrh	r2, [r7, #6]
 8004fd4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	88fa      	ldrh	r2, [r7, #6]
 8004fda:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fe4:	d108      	bne.n	8004ff8 <HAL_UART_Transmit+0x82>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d104      	bne.n	8004ff8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	61bb      	str	r3, [r7, #24]
 8004ff6:	e003      	b.n	8005000 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005008:	e02a      	b.n	8005060 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	9300      	str	r3, [sp, #0]
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	2200      	movs	r2, #0
 8005012:	2180      	movs	r1, #128	; 0x80
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	f000 fadf 	bl	80055d8 <UART_WaitOnFlagUntilTimeout>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e036      	b.n	8005092 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10b      	bne.n	8005042 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800502a:	69bb      	ldr	r3, [r7, #24]
 800502c:	881b      	ldrh	r3, [r3, #0]
 800502e:	461a      	mov	r2, r3
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005038:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	3302      	adds	r3, #2
 800503e:	61bb      	str	r3, [r7, #24]
 8005040:	e007      	b.n	8005052 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	781a      	ldrb	r2, [r3, #0]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	3301      	adds	r3, #1
 8005050:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005056:	b29b      	uxth	r3, r3
 8005058:	3b01      	subs	r3, #1
 800505a:	b29a      	uxth	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005064:	b29b      	uxth	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1cf      	bne.n	800500a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2200      	movs	r2, #0
 8005072:	2140      	movs	r1, #64	; 0x40
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 faaf 	bl	80055d8 <UART_WaitOnFlagUntilTimeout>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d001      	beq.n	8005084 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005080:	2303      	movs	r3, #3
 8005082:	e006      	b.n	8005092 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2220      	movs	r2, #32
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800508c:	2300      	movs	r3, #0
 800508e:	e000      	b.n	8005092 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005090:	2302      	movs	r3, #2
  }
}
 8005092:	4618      	mov	r0, r3
 8005094:	3720      	adds	r7, #32
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}

0800509a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b08a      	sub	sp, #40	; 0x28
 800509e:	af02      	add	r7, sp, #8
 80050a0:	60f8      	str	r0, [r7, #12]
 80050a2:	60b9      	str	r1, [r7, #8]
 80050a4:	603b      	str	r3, [r7, #0]
 80050a6:	4613      	mov	r3, r2
 80050a8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050aa:	2300      	movs	r3, #0
 80050ac:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b20      	cmp	r3, #32
 80050b8:	f040 808c 	bne.w	80051d4 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <HAL_UART_Receive+0x2e>
 80050c2:	88fb      	ldrh	r3, [r7, #6]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d101      	bne.n	80050cc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e084      	b.n	80051d6 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d101      	bne.n	80050da <HAL_UART_Receive+0x40>
 80050d6:	2302      	movs	r3, #2
 80050d8:	e07d      	b.n	80051d6 <HAL_UART_Receive+0x13c>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2200      	movs	r2, #0
 80050e6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2222      	movs	r2, #34	; 0x22
 80050ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2200      	movs	r2, #0
 80050f4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050f6:	f7fd fd6d 	bl	8002bd4 <HAL_GetTick>
 80050fa:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	88fa      	ldrh	r2, [r7, #6]
 8005100:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	88fa      	ldrh	r2, [r7, #6]
 8005106:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005110:	d108      	bne.n	8005124 <HAL_UART_Receive+0x8a>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	691b      	ldr	r3, [r3, #16]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d104      	bne.n	8005124 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800511a:	2300      	movs	r3, #0
 800511c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	61bb      	str	r3, [r7, #24]
 8005122:	e003      	b.n	800512c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005128:	2300      	movs	r3, #0
 800512a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005134:	e043      	b.n	80051be <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	2200      	movs	r2, #0
 800513e:	2120      	movs	r1, #32
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 fa49 	bl	80055d8 <UART_WaitOnFlagUntilTimeout>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e042      	b.n	80051d6 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10c      	bne.n	8005170 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	b29b      	uxth	r3, r3
 800515e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005162:	b29a      	uxth	r2, r3
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	3302      	adds	r3, #2
 800516c:	61bb      	str	r3, [r7, #24]
 800516e:	e01f      	b.n	80051b0 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005178:	d007      	beq.n	800518a <HAL_UART_Receive+0xf0>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10a      	bne.n	8005198 <HAL_UART_Receive+0xfe>
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d106      	bne.n	8005198 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	b2da      	uxtb	r2, r3
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	701a      	strb	r2, [r3, #0]
 8005196:	e008      	b.n	80051aa <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051a4:	b2da      	uxtb	r2, r3
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	3301      	adds	r3, #1
 80051ae:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	3b01      	subs	r3, #1
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1b6      	bne.n	8005136 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2220      	movs	r2, #32
 80051cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80051d0:	2300      	movs	r3, #0
 80051d2:	e000      	b.n	80051d6 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80051d4:	2302      	movs	r3, #2
  }
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3720      	adds	r7, #32
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051de:	b580      	push	{r7, lr}
 80051e0:	b084      	sub	sp, #16
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	60f8      	str	r0, [r7, #12]
 80051e6:	60b9      	str	r1, [r7, #8]
 80051e8:	4613      	mov	r3, r2
 80051ea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	2b20      	cmp	r3, #32
 80051f6:	d11d      	bne.n	8005234 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d002      	beq.n	8005204 <HAL_UART_Receive_IT+0x26>
 80051fe:	88fb      	ldrh	r3, [r7, #6]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d101      	bne.n	8005208 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e016      	b.n	8005236 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800520e:	2b01      	cmp	r3, #1
 8005210:	d101      	bne.n	8005216 <HAL_UART_Receive_IT+0x38>
 8005212:	2302      	movs	r3, #2
 8005214:	e00f      	b.n	8005236 <HAL_UART_Receive_IT+0x58>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2201      	movs	r2, #1
 800521a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2200      	movs	r2, #0
 8005222:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005224:	88fb      	ldrh	r3, [r7, #6]
 8005226:	461a      	mov	r2, r3
 8005228:	68b9      	ldr	r1, [r7, #8]
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	f000 fa1e 	bl	800566c <UART_Start_Receive_IT>
 8005230:	4603      	mov	r3, r0
 8005232:	e000      	b.n	8005236 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005234:	2302      	movs	r3, #2
  }
}
 8005236:	4618      	mov	r0, r3
 8005238:	3710      	adds	r7, #16
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
	...

08005240 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b08a      	sub	sp, #40	; 0x28
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005260:	2300      	movs	r3, #0
 8005262:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005264:	2300      	movs	r3, #0
 8005266:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526a:	f003 030f 	and.w	r3, r3, #15
 800526e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d10d      	bne.n	8005292 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005278:	f003 0320 	and.w	r3, r3, #32
 800527c:	2b00      	cmp	r3, #0
 800527e:	d008      	beq.n	8005292 <HAL_UART_IRQHandler+0x52>
 8005280:	6a3b      	ldr	r3, [r7, #32]
 8005282:	f003 0320 	and.w	r3, r3, #32
 8005286:	2b00      	cmp	r3, #0
 8005288:	d003      	beq.n	8005292 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 fad1 	bl	8005832 <UART_Receive_IT>
      return;
 8005290:	e17c      	b.n	800558c <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 80b1 	beq.w	80053fc <HAL_UART_IRQHandler+0x1bc>
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d105      	bne.n	80052b0 <HAL_UART_IRQHandler+0x70>
 80052a4:	6a3b      	ldr	r3, [r7, #32]
 80052a6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f000 80a6 	beq.w	80053fc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b2:	f003 0301 	and.w	r3, r3, #1
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00a      	beq.n	80052d0 <HAL_UART_IRQHandler+0x90>
 80052ba:	6a3b      	ldr	r3, [r7, #32]
 80052bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d005      	beq.n	80052d0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c8:	f043 0201 	orr.w	r2, r3, #1
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d2:	f003 0304 	and.w	r3, r3, #4
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00a      	beq.n	80052f0 <HAL_UART_IRQHandler+0xb0>
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	f003 0301 	and.w	r3, r3, #1
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d005      	beq.n	80052f0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e8:	f043 0202 	orr.w	r2, r3, #2
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00a      	beq.n	8005310 <HAL_UART_IRQHandler+0xd0>
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	f003 0301 	and.w	r3, r3, #1
 8005300:	2b00      	cmp	r3, #0
 8005302:	d005      	beq.n	8005310 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005308:	f043 0204 	orr.w	r2, r3, #4
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005312:	f003 0308 	and.w	r3, r3, #8
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00f      	beq.n	800533a <HAL_UART_IRQHandler+0xfa>
 800531a:	6a3b      	ldr	r3, [r7, #32]
 800531c:	f003 0320 	and.w	r3, r3, #32
 8005320:	2b00      	cmp	r3, #0
 8005322:	d104      	bne.n	800532e <HAL_UART_IRQHandler+0xee>
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b00      	cmp	r3, #0
 800532c:	d005      	beq.n	800533a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005332:	f043 0208 	orr.w	r2, r3, #8
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	2b00      	cmp	r3, #0
 8005340:	f000 811f 	beq.w	8005582 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005346:	f003 0320 	and.w	r3, r3, #32
 800534a:	2b00      	cmp	r3, #0
 800534c:	d007      	beq.n	800535e <HAL_UART_IRQHandler+0x11e>
 800534e:	6a3b      	ldr	r3, [r7, #32]
 8005350:	f003 0320 	and.w	r3, r3, #32
 8005354:	2b00      	cmp	r3, #0
 8005356:	d002      	beq.n	800535e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f000 fa6a 	bl	8005832 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	695b      	ldr	r3, [r3, #20]
 8005364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005368:	2b40      	cmp	r3, #64	; 0x40
 800536a:	bf0c      	ite	eq
 800536c:	2301      	moveq	r3, #1
 800536e:	2300      	movne	r3, #0
 8005370:	b2db      	uxtb	r3, r3
 8005372:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005378:	f003 0308 	and.w	r3, r3, #8
 800537c:	2b00      	cmp	r3, #0
 800537e:	d102      	bne.n	8005386 <HAL_UART_IRQHandler+0x146>
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d031      	beq.n	80053ea <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f9aa 	bl	80056e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	695b      	ldr	r3, [r3, #20]
 8005392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005396:	2b40      	cmp	r3, #64	; 0x40
 8005398:	d123      	bne.n	80053e2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	695a      	ldr	r2, [r3, #20]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053a8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d013      	beq.n	80053da <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b6:	4a77      	ldr	r2, [pc, #476]	; (8005594 <HAL_UART_IRQHandler+0x354>)
 80053b8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053be:	4618      	mov	r0, r3
 80053c0:	f7fd fd66 	bl	8002e90 <HAL_DMA_Abort_IT>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d016      	beq.n	80053f8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80053d4:	4610      	mov	r0, r2
 80053d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d8:	e00e      	b.n	80053f8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f8e6 	bl	80055ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e0:	e00a      	b.n	80053f8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 f8e2 	bl	80055ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e8:	e006      	b.n	80053f8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 f8de 	bl	80055ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80053f6:	e0c4      	b.n	8005582 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053f8:	bf00      	nop
    return;
 80053fa:	e0c2      	b.n	8005582 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005400:	2b01      	cmp	r3, #1
 8005402:	f040 80a2 	bne.w	800554a <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005408:	f003 0310 	and.w	r3, r3, #16
 800540c:	2b00      	cmp	r3, #0
 800540e:	f000 809c 	beq.w	800554a <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	f003 0310 	and.w	r3, r3, #16
 8005418:	2b00      	cmp	r3, #0
 800541a:	f000 8096 	beq.w	800554a <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800541e:	2300      	movs	r3, #0
 8005420:	60fb      	str	r3, [r7, #12]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	60fb      	str	r3, [r7, #12]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	60fb      	str	r3, [r7, #12]
 8005432:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800543e:	2b40      	cmp	r3, #64	; 0x40
 8005440:	d14f      	bne.n	80054e2 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800544c:	8a3b      	ldrh	r3, [r7, #16]
 800544e:	2b00      	cmp	r3, #0
 8005450:	f000 8099 	beq.w	8005586 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005458:	8a3a      	ldrh	r2, [r7, #16]
 800545a:	429a      	cmp	r2, r3
 800545c:	f080 8093 	bcs.w	8005586 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	8a3a      	ldrh	r2, [r7, #16]
 8005464:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546a:	69db      	ldr	r3, [r3, #28]
 800546c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005470:	d02b      	beq.n	80054ca <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68da      	ldr	r2, [r3, #12]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005480:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	695a      	ldr	r2, [r3, #20]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 0201 	bic.w	r2, r2, #1
 8005490:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	695a      	ldr	r2, [r3, #20]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054a0:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2220      	movs	r2, #32
 80054a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68da      	ldr	r2, [r3, #12]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f022 0210 	bic.w	r2, r2, #16
 80054be:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c4:	4618      	mov	r0, r3
 80054c6:	f7fd fc73 	bl	8002db0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	4619      	mov	r1, r3
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 f870 	bl	80055c0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80054e0:	e051      	b.n	8005586 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d047      	beq.n	800558a <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80054fa:	8a7b      	ldrh	r3, [r7, #18]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d044      	beq.n	800558a <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68da      	ldr	r2, [r3, #12]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800550e:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	695a      	ldr	r2, [r3, #20]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f022 0201 	bic.w	r2, r2, #1
 800551e:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2220      	movs	r2, #32
 8005524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68da      	ldr	r2, [r3, #12]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f022 0210 	bic.w	r2, r2, #16
 800553c:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800553e:	8a7b      	ldrh	r3, [r7, #18]
 8005540:	4619      	mov	r1, r3
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f83c 	bl	80055c0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005548:	e01f      	b.n	800558a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800554a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005550:	2b00      	cmp	r3, #0
 8005552:	d008      	beq.n	8005566 <HAL_UART_IRQHandler+0x326>
 8005554:	6a3b      	ldr	r3, [r7, #32]
 8005556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800555a:	2b00      	cmp	r3, #0
 800555c:	d003      	beq.n	8005566 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f8ff 	bl	8005762 <UART_Transmit_IT>
    return;
 8005564:	e012      	b.n	800558c <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00d      	beq.n	800558c <HAL_UART_IRQHandler+0x34c>
 8005570:	6a3b      	ldr	r3, [r7, #32]
 8005572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005576:	2b00      	cmp	r3, #0
 8005578:	d008      	beq.n	800558c <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f941 	bl	8005802 <UART_EndTransmit_IT>
    return;
 8005580:	e004      	b.n	800558c <HAL_UART_IRQHandler+0x34c>
    return;
 8005582:	bf00      	nop
 8005584:	e002      	b.n	800558c <HAL_UART_IRQHandler+0x34c>
      return;
 8005586:	bf00      	nop
 8005588:	e000      	b.n	800558c <HAL_UART_IRQHandler+0x34c>
      return;
 800558a:	bf00      	nop
  }
}
 800558c:	3728      	adds	r7, #40	; 0x28
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	0800573b 	.word	0x0800573b

08005598 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055b4:	bf00      	nop
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	460b      	mov	r3, r1
 80055ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055cc:	bf00      	nop
 80055ce:	370c      	adds	r7, #12
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr

080055d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	603b      	str	r3, [r7, #0]
 80055e4:	4613      	mov	r3, r2
 80055e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055e8:	e02c      	b.n	8005644 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f0:	d028      	beq.n	8005644 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d007      	beq.n	8005608 <UART_WaitOnFlagUntilTimeout+0x30>
 80055f8:	f7fd faec 	bl	8002bd4 <HAL_GetTick>
 80055fc:	4602      	mov	r2, r0
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	69ba      	ldr	r2, [r7, #24]
 8005604:	429a      	cmp	r2, r3
 8005606:	d21d      	bcs.n	8005644 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68da      	ldr	r2, [r3, #12]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005616:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	695a      	ldr	r2, [r3, #20]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 0201 	bic.w	r2, r2, #1
 8005626:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2220      	movs	r2, #32
 800562c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2220      	movs	r2, #32
 8005634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2200      	movs	r2, #0
 800563c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e00f      	b.n	8005664 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	4013      	ands	r3, r2
 800564e:	68ba      	ldr	r2, [r7, #8]
 8005650:	429a      	cmp	r2, r3
 8005652:	bf0c      	ite	eq
 8005654:	2301      	moveq	r3, #1
 8005656:	2300      	movne	r3, #0
 8005658:	b2db      	uxtb	r3, r3
 800565a:	461a      	mov	r2, r3
 800565c:	79fb      	ldrb	r3, [r7, #7]
 800565e:	429a      	cmp	r2, r3
 8005660:	d0c3      	beq.n	80055ea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	3710      	adds	r7, #16
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	4613      	mov	r3, r2
 8005678:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	88fa      	ldrh	r2, [r7, #6]
 8005684:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	88fa      	ldrh	r2, [r7, #6]
 800568a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2200      	movs	r2, #0
 8005690:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2222      	movs	r2, #34	; 0x22
 8005696:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68da      	ldr	r2, [r3, #12]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056b0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	695a      	ldr	r2, [r3, #20]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f042 0201 	orr.w	r2, r2, #1
 80056c0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	68da      	ldr	r2, [r3, #12]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f042 0220 	orr.w	r2, r2, #32
 80056d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3714      	adds	r7, #20
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68da      	ldr	r2, [r3, #12]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80056f6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	695a      	ldr	r2, [r3, #20]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f022 0201 	bic.w	r2, r2, #1
 8005706:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800570c:	2b01      	cmp	r3, #1
 800570e:	d107      	bne.n	8005720 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	68da      	ldr	r2, [r3, #12]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0210 	bic.w	r2, r2, #16
 800571e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2220      	movs	r2, #32
 8005724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800572e:	bf00      	nop
 8005730:	370c      	adds	r7, #12
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr

0800573a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800573a:	b580      	push	{r7, lr}
 800573c:	b084      	sub	sp, #16
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005746:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f7ff ff29 	bl	80055ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800575a:	bf00      	nop
 800575c:	3710      	adds	r7, #16
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}

08005762 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005762:	b480      	push	{r7}
 8005764:	b085      	sub	sp, #20
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b21      	cmp	r3, #33	; 0x21
 8005774:	d13e      	bne.n	80057f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800577e:	d114      	bne.n	80057aa <UART_Transmit_IT+0x48>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	691b      	ldr	r3, [r3, #16]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d110      	bne.n	80057aa <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6a1b      	ldr	r3, [r3, #32]
 800578c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	881b      	ldrh	r3, [r3, #0]
 8005792:	461a      	mov	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800579c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	1c9a      	adds	r2, r3, #2
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	621a      	str	r2, [r3, #32]
 80057a8:	e008      	b.n	80057bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a1b      	ldr	r3, [r3, #32]
 80057ae:	1c59      	adds	r1, r3, #1
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	6211      	str	r1, [r2, #32]
 80057b4:	781a      	ldrb	r2, [r3, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	3b01      	subs	r3, #1
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	4619      	mov	r1, r3
 80057ca:	84d1      	strh	r1, [r2, #38]	; 0x26
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d10f      	bne.n	80057f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68da      	ldr	r2, [r3, #12]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68da      	ldr	r2, [r3, #12]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80057f0:	2300      	movs	r3, #0
 80057f2:	e000      	b.n	80057f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80057f4:	2302      	movs	r3, #2
  }
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3714      	adds	r7, #20
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b082      	sub	sp, #8
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68da      	ldr	r2, [r3, #12]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005818:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2220      	movs	r2, #32
 800581e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f7ff feb8 	bl	8005598 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3708      	adds	r7, #8
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b084      	sub	sp, #16
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b22      	cmp	r3, #34	; 0x22
 8005844:	f040 8087 	bne.w	8005956 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005850:	d117      	bne.n	8005882 <UART_Receive_IT+0x50>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d113      	bne.n	8005882 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800585a:	2300      	movs	r3, #0
 800585c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005862:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	b29b      	uxth	r3, r3
 800586c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005870:	b29a      	uxth	r2, r3
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800587a:	1c9a      	adds	r2, r3, #2
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	629a      	str	r2, [r3, #40]	; 0x28
 8005880:	e026      	b.n	80058d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005886:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005888:	2300      	movs	r3, #0
 800588a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005894:	d007      	beq.n	80058a6 <UART_Receive_IT+0x74>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10a      	bne.n	80058b4 <UART_Receive_IT+0x82>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	691b      	ldr	r3, [r3, #16]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d106      	bne.n	80058b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	b2da      	uxtb	r2, r3
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	701a      	strb	r2, [r3, #0]
 80058b2:	e008      	b.n	80058c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058c0:	b2da      	uxtb	r2, r3
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ca:	1c5a      	adds	r2, r3, #1
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	3b01      	subs	r3, #1
 80058d8:	b29b      	uxth	r3, r3
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	4619      	mov	r1, r3
 80058de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d136      	bne.n	8005952 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68da      	ldr	r2, [r3, #12]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f022 0220 	bic.w	r2, r2, #32
 80058f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68da      	ldr	r2, [r3, #12]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005902:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	695a      	ldr	r2, [r3, #20]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f022 0201 	bic.w	r2, r2, #1
 8005912:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2220      	movs	r2, #32
 8005918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005920:	2b01      	cmp	r3, #1
 8005922:	d10e      	bne.n	8005942 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68da      	ldr	r2, [r3, #12]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 0210 	bic.w	r2, r2, #16
 8005932:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005938:	4619      	mov	r1, r3
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f7ff fe40 	bl	80055c0 <HAL_UARTEx_RxEventCallback>
 8005940:	e002      	b.n	8005948 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f7fc f89e 	bl	8001a84 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800594e:	2300      	movs	r3, #0
 8005950:	e002      	b.n	8005958 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8005952:	2300      	movs	r3, #0
 8005954:	e000      	b.n	8005958 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005956:	2302      	movs	r3, #2
  }
}
 8005958:	4618      	mov	r0, r3
 800595a:	3710      	adds	r7, #16
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005964:	b09f      	sub	sp, #124	; 0x7c
 8005966:	af00      	add	r7, sp, #0
 8005968:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800596a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005974:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005976:	68d9      	ldr	r1, [r3, #12]
 8005978:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	ea40 0301 	orr.w	r3, r0, r1
 8005980:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005982:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005984:	689a      	ldr	r2, [r3, #8]
 8005986:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005988:	691b      	ldr	r3, [r3, #16]
 800598a:	431a      	orrs	r2, r3
 800598c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800598e:	695b      	ldr	r3, [r3, #20]
 8005990:	431a      	orrs	r2, r3
 8005992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	4313      	orrs	r3, r2
 8005998:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800599a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80059a4:	f021 010c 	bic.w	r1, r1, #12
 80059a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059ae:	430b      	orrs	r3, r1
 80059b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	695b      	ldr	r3, [r3, #20]
 80059b8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80059bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059be:	6999      	ldr	r1, [r3, #24]
 80059c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	ea40 0301 	orr.w	r3, r0, r1
 80059c8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80059ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	4bc5      	ldr	r3, [pc, #788]	; (8005ce4 <UART_SetConfig+0x384>)
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d004      	beq.n	80059de <UART_SetConfig+0x7e>
 80059d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	4bc3      	ldr	r3, [pc, #780]	; (8005ce8 <UART_SetConfig+0x388>)
 80059da:	429a      	cmp	r2, r3
 80059dc:	d103      	bne.n	80059e6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80059de:	f7fe f8b5 	bl	8003b4c <HAL_RCC_GetPCLK2Freq>
 80059e2:	6778      	str	r0, [r7, #116]	; 0x74
 80059e4:	e002      	b.n	80059ec <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80059e6:	f7fe f89d 	bl	8003b24 <HAL_RCC_GetPCLK1Freq>
 80059ea:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ee:	69db      	ldr	r3, [r3, #28]
 80059f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059f4:	f040 80b6 	bne.w	8005b64 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80059f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059fa:	461c      	mov	r4, r3
 80059fc:	f04f 0500 	mov.w	r5, #0
 8005a00:	4622      	mov	r2, r4
 8005a02:	462b      	mov	r3, r5
 8005a04:	1891      	adds	r1, r2, r2
 8005a06:	6439      	str	r1, [r7, #64]	; 0x40
 8005a08:	415b      	adcs	r3, r3
 8005a0a:	647b      	str	r3, [r7, #68]	; 0x44
 8005a0c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a10:	1912      	adds	r2, r2, r4
 8005a12:	eb45 0303 	adc.w	r3, r5, r3
 8005a16:	f04f 0000 	mov.w	r0, #0
 8005a1a:	f04f 0100 	mov.w	r1, #0
 8005a1e:	00d9      	lsls	r1, r3, #3
 8005a20:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a24:	00d0      	lsls	r0, r2, #3
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	1911      	adds	r1, r2, r4
 8005a2c:	6639      	str	r1, [r7, #96]	; 0x60
 8005a2e:	416b      	adcs	r3, r5
 8005a30:	667b      	str	r3, [r7, #100]	; 0x64
 8005a32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	461a      	mov	r2, r3
 8005a38:	f04f 0300 	mov.w	r3, #0
 8005a3c:	1891      	adds	r1, r2, r2
 8005a3e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005a40:	415b      	adcs	r3, r3
 8005a42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005a48:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005a4c:	f7fa ffde 	bl	8000a0c <__aeabi_uldivmod>
 8005a50:	4602      	mov	r2, r0
 8005a52:	460b      	mov	r3, r1
 8005a54:	4ba5      	ldr	r3, [pc, #660]	; (8005cec <UART_SetConfig+0x38c>)
 8005a56:	fba3 2302 	umull	r2, r3, r3, r2
 8005a5a:	095b      	lsrs	r3, r3, #5
 8005a5c:	011e      	lsls	r6, r3, #4
 8005a5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a60:	461c      	mov	r4, r3
 8005a62:	f04f 0500 	mov.w	r5, #0
 8005a66:	4622      	mov	r2, r4
 8005a68:	462b      	mov	r3, r5
 8005a6a:	1891      	adds	r1, r2, r2
 8005a6c:	6339      	str	r1, [r7, #48]	; 0x30
 8005a6e:	415b      	adcs	r3, r3
 8005a70:	637b      	str	r3, [r7, #52]	; 0x34
 8005a72:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005a76:	1912      	adds	r2, r2, r4
 8005a78:	eb45 0303 	adc.w	r3, r5, r3
 8005a7c:	f04f 0000 	mov.w	r0, #0
 8005a80:	f04f 0100 	mov.w	r1, #0
 8005a84:	00d9      	lsls	r1, r3, #3
 8005a86:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a8a:	00d0      	lsls	r0, r2, #3
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	1911      	adds	r1, r2, r4
 8005a92:	65b9      	str	r1, [r7, #88]	; 0x58
 8005a94:	416b      	adcs	r3, r5
 8005a96:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	f04f 0300 	mov.w	r3, #0
 8005aa2:	1891      	adds	r1, r2, r2
 8005aa4:	62b9      	str	r1, [r7, #40]	; 0x28
 8005aa6:	415b      	adcs	r3, r3
 8005aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005aaa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005aae:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005ab2:	f7fa ffab 	bl	8000a0c <__aeabi_uldivmod>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	460b      	mov	r3, r1
 8005aba:	4b8c      	ldr	r3, [pc, #560]	; (8005cec <UART_SetConfig+0x38c>)
 8005abc:	fba3 1302 	umull	r1, r3, r3, r2
 8005ac0:	095b      	lsrs	r3, r3, #5
 8005ac2:	2164      	movs	r1, #100	; 0x64
 8005ac4:	fb01 f303 	mul.w	r3, r1, r3
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	00db      	lsls	r3, r3, #3
 8005acc:	3332      	adds	r3, #50	; 0x32
 8005ace:	4a87      	ldr	r2, [pc, #540]	; (8005cec <UART_SetConfig+0x38c>)
 8005ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad4:	095b      	lsrs	r3, r3, #5
 8005ad6:	005b      	lsls	r3, r3, #1
 8005ad8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005adc:	441e      	add	r6, r3
 8005ade:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f04f 0100 	mov.w	r1, #0
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	460b      	mov	r3, r1
 8005aea:	1894      	adds	r4, r2, r2
 8005aec:	623c      	str	r4, [r7, #32]
 8005aee:	415b      	adcs	r3, r3
 8005af0:	627b      	str	r3, [r7, #36]	; 0x24
 8005af2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005af6:	1812      	adds	r2, r2, r0
 8005af8:	eb41 0303 	adc.w	r3, r1, r3
 8005afc:	f04f 0400 	mov.w	r4, #0
 8005b00:	f04f 0500 	mov.w	r5, #0
 8005b04:	00dd      	lsls	r5, r3, #3
 8005b06:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b0a:	00d4      	lsls	r4, r2, #3
 8005b0c:	4622      	mov	r2, r4
 8005b0e:	462b      	mov	r3, r5
 8005b10:	1814      	adds	r4, r2, r0
 8005b12:	653c      	str	r4, [r7, #80]	; 0x50
 8005b14:	414b      	adcs	r3, r1
 8005b16:	657b      	str	r3, [r7, #84]	; 0x54
 8005b18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	f04f 0300 	mov.w	r3, #0
 8005b22:	1891      	adds	r1, r2, r2
 8005b24:	61b9      	str	r1, [r7, #24]
 8005b26:	415b      	adcs	r3, r3
 8005b28:	61fb      	str	r3, [r7, #28]
 8005b2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b2e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005b32:	f7fa ff6b 	bl	8000a0c <__aeabi_uldivmod>
 8005b36:	4602      	mov	r2, r0
 8005b38:	460b      	mov	r3, r1
 8005b3a:	4b6c      	ldr	r3, [pc, #432]	; (8005cec <UART_SetConfig+0x38c>)
 8005b3c:	fba3 1302 	umull	r1, r3, r3, r2
 8005b40:	095b      	lsrs	r3, r3, #5
 8005b42:	2164      	movs	r1, #100	; 0x64
 8005b44:	fb01 f303 	mul.w	r3, r1, r3
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	00db      	lsls	r3, r3, #3
 8005b4c:	3332      	adds	r3, #50	; 0x32
 8005b4e:	4a67      	ldr	r2, [pc, #412]	; (8005cec <UART_SetConfig+0x38c>)
 8005b50:	fba2 2303 	umull	r2, r3, r2, r3
 8005b54:	095b      	lsrs	r3, r3, #5
 8005b56:	f003 0207 	and.w	r2, r3, #7
 8005b5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4432      	add	r2, r6
 8005b60:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b62:	e0b9      	b.n	8005cd8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b66:	461c      	mov	r4, r3
 8005b68:	f04f 0500 	mov.w	r5, #0
 8005b6c:	4622      	mov	r2, r4
 8005b6e:	462b      	mov	r3, r5
 8005b70:	1891      	adds	r1, r2, r2
 8005b72:	6139      	str	r1, [r7, #16]
 8005b74:	415b      	adcs	r3, r3
 8005b76:	617b      	str	r3, [r7, #20]
 8005b78:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005b7c:	1912      	adds	r2, r2, r4
 8005b7e:	eb45 0303 	adc.w	r3, r5, r3
 8005b82:	f04f 0000 	mov.w	r0, #0
 8005b86:	f04f 0100 	mov.w	r1, #0
 8005b8a:	00d9      	lsls	r1, r3, #3
 8005b8c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005b90:	00d0      	lsls	r0, r2, #3
 8005b92:	4602      	mov	r2, r0
 8005b94:	460b      	mov	r3, r1
 8005b96:	eb12 0804 	adds.w	r8, r2, r4
 8005b9a:	eb43 0905 	adc.w	r9, r3, r5
 8005b9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f04f 0100 	mov.w	r1, #0
 8005ba8:	f04f 0200 	mov.w	r2, #0
 8005bac:	f04f 0300 	mov.w	r3, #0
 8005bb0:	008b      	lsls	r3, r1, #2
 8005bb2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005bb6:	0082      	lsls	r2, r0, #2
 8005bb8:	4640      	mov	r0, r8
 8005bba:	4649      	mov	r1, r9
 8005bbc:	f7fa ff26 	bl	8000a0c <__aeabi_uldivmod>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	4b49      	ldr	r3, [pc, #292]	; (8005cec <UART_SetConfig+0x38c>)
 8005bc6:	fba3 2302 	umull	r2, r3, r3, r2
 8005bca:	095b      	lsrs	r3, r3, #5
 8005bcc:	011e      	lsls	r6, r3, #4
 8005bce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f04f 0100 	mov.w	r1, #0
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	1894      	adds	r4, r2, r2
 8005bdc:	60bc      	str	r4, [r7, #8]
 8005bde:	415b      	adcs	r3, r3
 8005be0:	60fb      	str	r3, [r7, #12]
 8005be2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005be6:	1812      	adds	r2, r2, r0
 8005be8:	eb41 0303 	adc.w	r3, r1, r3
 8005bec:	f04f 0400 	mov.w	r4, #0
 8005bf0:	f04f 0500 	mov.w	r5, #0
 8005bf4:	00dd      	lsls	r5, r3, #3
 8005bf6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005bfa:	00d4      	lsls	r4, r2, #3
 8005bfc:	4622      	mov	r2, r4
 8005bfe:	462b      	mov	r3, r5
 8005c00:	1814      	adds	r4, r2, r0
 8005c02:	64bc      	str	r4, [r7, #72]	; 0x48
 8005c04:	414b      	adcs	r3, r1
 8005c06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f04f 0100 	mov.w	r1, #0
 8005c12:	f04f 0200 	mov.w	r2, #0
 8005c16:	f04f 0300 	mov.w	r3, #0
 8005c1a:	008b      	lsls	r3, r1, #2
 8005c1c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005c20:	0082      	lsls	r2, r0, #2
 8005c22:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005c26:	f7fa fef1 	bl	8000a0c <__aeabi_uldivmod>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	4b2f      	ldr	r3, [pc, #188]	; (8005cec <UART_SetConfig+0x38c>)
 8005c30:	fba3 1302 	umull	r1, r3, r3, r2
 8005c34:	095b      	lsrs	r3, r3, #5
 8005c36:	2164      	movs	r1, #100	; 0x64
 8005c38:	fb01 f303 	mul.w	r3, r1, r3
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	011b      	lsls	r3, r3, #4
 8005c40:	3332      	adds	r3, #50	; 0x32
 8005c42:	4a2a      	ldr	r2, [pc, #168]	; (8005cec <UART_SetConfig+0x38c>)
 8005c44:	fba2 2303 	umull	r2, r3, r2, r3
 8005c48:	095b      	lsrs	r3, r3, #5
 8005c4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c4e:	441e      	add	r6, r3
 8005c50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c52:	4618      	mov	r0, r3
 8005c54:	f04f 0100 	mov.w	r1, #0
 8005c58:	4602      	mov	r2, r0
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	1894      	adds	r4, r2, r2
 8005c5e:	603c      	str	r4, [r7, #0]
 8005c60:	415b      	adcs	r3, r3
 8005c62:	607b      	str	r3, [r7, #4]
 8005c64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c68:	1812      	adds	r2, r2, r0
 8005c6a:	eb41 0303 	adc.w	r3, r1, r3
 8005c6e:	f04f 0400 	mov.w	r4, #0
 8005c72:	f04f 0500 	mov.w	r5, #0
 8005c76:	00dd      	lsls	r5, r3, #3
 8005c78:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005c7c:	00d4      	lsls	r4, r2, #3
 8005c7e:	4622      	mov	r2, r4
 8005c80:	462b      	mov	r3, r5
 8005c82:	eb12 0a00 	adds.w	sl, r2, r0
 8005c86:	eb43 0b01 	adc.w	fp, r3, r1
 8005c8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f04f 0100 	mov.w	r1, #0
 8005c94:	f04f 0200 	mov.w	r2, #0
 8005c98:	f04f 0300 	mov.w	r3, #0
 8005c9c:	008b      	lsls	r3, r1, #2
 8005c9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005ca2:	0082      	lsls	r2, r0, #2
 8005ca4:	4650      	mov	r0, sl
 8005ca6:	4659      	mov	r1, fp
 8005ca8:	f7fa feb0 	bl	8000a0c <__aeabi_uldivmod>
 8005cac:	4602      	mov	r2, r0
 8005cae:	460b      	mov	r3, r1
 8005cb0:	4b0e      	ldr	r3, [pc, #56]	; (8005cec <UART_SetConfig+0x38c>)
 8005cb2:	fba3 1302 	umull	r1, r3, r3, r2
 8005cb6:	095b      	lsrs	r3, r3, #5
 8005cb8:	2164      	movs	r1, #100	; 0x64
 8005cba:	fb01 f303 	mul.w	r3, r1, r3
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	011b      	lsls	r3, r3, #4
 8005cc2:	3332      	adds	r3, #50	; 0x32
 8005cc4:	4a09      	ldr	r2, [pc, #36]	; (8005cec <UART_SetConfig+0x38c>)
 8005cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cca:	095b      	lsrs	r3, r3, #5
 8005ccc:	f003 020f 	and.w	r2, r3, #15
 8005cd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4432      	add	r2, r6
 8005cd6:	609a      	str	r2, [r3, #8]
}
 8005cd8:	bf00      	nop
 8005cda:	377c      	adds	r7, #124	; 0x7c
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ce2:	bf00      	nop
 8005ce4:	40011000 	.word	0x40011000
 8005ce8:	40011400 	.word	0x40011400
 8005cec:	51eb851f 	.word	0x51eb851f

08005cf0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005cfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d02:	2b84      	cmp	r3, #132	; 0x84
 8005d04:	d005      	beq.n	8005d12 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005d06:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	4413      	add	r3, r2
 8005d0e:	3303      	adds	r3, #3
 8005d10:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005d12:	68fb      	ldr	r3, [r7, #12]
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3714      	adds	r7, #20
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d26:	f3ef 8305 	mrs	r3, IPSR
 8005d2a:	607b      	str	r3, [r7, #4]
  return(result);
 8005d2c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	bf14      	ite	ne
 8005d32:	2301      	movne	r3, #1
 8005d34:	2300      	moveq	r3, #0
 8005d36:	b2db      	uxtb	r3, r3
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	370c      	adds	r7, #12
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr

08005d44 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005d48:	f001 fa8e 	bl	8007268 <vTaskStartScheduler>
  
  return osOK;
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8005d56:	f7ff ffe3 	bl	8005d20 <inHandlerMode>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d003      	beq.n	8005d68 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8005d60:	f001 fb9c 	bl	800749c <xTaskGetTickCountFromISR>
 8005d64:	4603      	mov	r3, r0
 8005d66:	e002      	b.n	8005d6e <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8005d68:	f001 fb88 	bl	800747c <xTaskGetTickCount>
 8005d6c:	4603      	mov	r3, r0
  }
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005d72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d74:	b089      	sub	sp, #36	; 0x24
 8005d76:	af04      	add	r7, sp, #16
 8005d78:	6078      	str	r0, [r7, #4]
 8005d7a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	695b      	ldr	r3, [r3, #20]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d020      	beq.n	8005dc6 <osThreadCreate+0x54>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	699b      	ldr	r3, [r3, #24]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d01c      	beq.n	8005dc6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	685c      	ldr	r4, [r3, #4]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681d      	ldr	r5, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	691e      	ldr	r6, [r3, #16]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7ff ffa6 	bl	8005cf0 <makeFreeRtosPriority>
 8005da4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	695b      	ldr	r3, [r3, #20]
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dae:	9202      	str	r2, [sp, #8]
 8005db0:	9301      	str	r3, [sp, #4]
 8005db2:	9100      	str	r1, [sp, #0]
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	4632      	mov	r2, r6
 8005db8:	4629      	mov	r1, r5
 8005dba:	4620      	mov	r0, r4
 8005dbc:	f000 ff20 	bl	8006c00 <xTaskCreateStatic>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	60fb      	str	r3, [r7, #12]
 8005dc4:	e01c      	b.n	8005e00 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685c      	ldr	r4, [r3, #4]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dd2:	b29e      	uxth	r6, r3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7ff ff88 	bl	8005cf0 <makeFreeRtosPriority>
 8005de0:	4602      	mov	r2, r0
 8005de2:	f107 030c 	add.w	r3, r7, #12
 8005de6:	9301      	str	r3, [sp, #4]
 8005de8:	9200      	str	r2, [sp, #0]
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	4632      	mov	r2, r6
 8005dee:	4629      	mov	r1, r5
 8005df0:	4620      	mov	r0, r4
 8005df2:	f000 ff62 	bl	8006cba <xTaskCreate>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d001      	beq.n	8005e00 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	e000      	b.n	8005e02 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005e00:	68fb      	ldr	r3, [r7, #12]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3714      	adds	r7, #20
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e0a <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8005e0a:	b580      	push	{r7, lr}
 8005e0c:	b086      	sub	sp, #24
 8005e0e:	af02      	add	r7, sp, #8
 8005e10:	6078      	str	r0, [r7, #4]
 8005e12:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00f      	beq.n	8005e3c <osSemaphoreCreate+0x32>
    if (count == 1) {
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d10a      	bne.n	8005e38 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	2203      	movs	r2, #3
 8005e28:	9200      	str	r2, [sp, #0]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	2100      	movs	r1, #0
 8005e2e:	2001      	movs	r0, #1
 8005e30:	f000 f9d4 	bl	80061dc <xQueueGenericCreateStatic>
 8005e34:	4603      	mov	r3, r0
 8005e36:	e016      	b.n	8005e66 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	e014      	b.n	8005e66 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d110      	bne.n	8005e64 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8005e42:	2203      	movs	r2, #3
 8005e44:	2100      	movs	r1, #0
 8005e46:	2001      	movs	r0, #1
 8005e48:	f000 fa40 	bl	80062cc <xQueueGenericCreate>
 8005e4c:	60f8      	str	r0, [r7, #12]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d005      	beq.n	8005e60 <osSemaphoreCreate+0x56>
 8005e54:	2300      	movs	r3, #0
 8005e56:	2200      	movs	r2, #0
 8005e58:	2100      	movs	r1, #0
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 fa90 	bl	8006380 <xQueueGenericSend>
      return sema;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	e000      	b.n	8005e66 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8005e64:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
	...

08005e70 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d101      	bne.n	8005e88 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8005e84:	2380      	movs	r3, #128	; 0x80
 8005e86:	e03a      	b.n	8005efe <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e92:	d103      	bne.n	8005e9c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8005e94:	f04f 33ff 	mov.w	r3, #4294967295
 8005e98:	60fb      	str	r3, [r7, #12]
 8005e9a:	e009      	b.n	8005eb0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d006      	beq.n	8005eb0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d101      	bne.n	8005eb0 <osSemaphoreWait+0x40>
      ticks = 1;
 8005eac:	2301      	movs	r3, #1
 8005eae:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005eb0:	f7ff ff36 	bl	8005d20 <inHandlerMode>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d017      	beq.n	8005eea <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005eba:	f107 0308 	add.w	r3, r7, #8
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	2100      	movs	r1, #0
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 fcf4 	bl	80068b0 <xQueueReceiveFromISR>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d001      	beq.n	8005ed2 <osSemaphoreWait+0x62>
      return osErrorOS;
 8005ece:	23ff      	movs	r3, #255	; 0xff
 8005ed0:	e015      	b.n	8005efe <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d011      	beq.n	8005efc <osSemaphoreWait+0x8c>
 8005ed8:	4b0b      	ldr	r3, [pc, #44]	; (8005f08 <osSemaphoreWait+0x98>)
 8005eda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ede:	601a      	str	r2, [r3, #0]
 8005ee0:	f3bf 8f4f 	dsb	sy
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	e008      	b.n	8005efc <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8005eea:	68f9      	ldr	r1, [r7, #12]
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 fbd3 	bl	8006698 <xQueueSemaphoreTake>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d001      	beq.n	8005efc <osSemaphoreWait+0x8c>
    return osErrorOS;
 8005ef8:	23ff      	movs	r3, #255	; 0xff
 8005efa:	e000      	b.n	8005efe <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3710      	adds	r7, #16
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	e000ed04 	.word	0xe000ed04

08005f0c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005f14:	2300      	movs	r3, #0
 8005f16:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8005f1c:	f7ff ff00 	bl	8005d20 <inHandlerMode>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d016      	beq.n	8005f54 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005f26:	f107 0308 	add.w	r3, r7, #8
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f000 fb25 	bl	800657c <xQueueGiveFromISR>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d001      	beq.n	8005f3c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8005f38:	23ff      	movs	r3, #255	; 0xff
 8005f3a:	e017      	b.n	8005f6c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d013      	beq.n	8005f6a <osSemaphoreRelease+0x5e>
 8005f42:	4b0c      	ldr	r3, [pc, #48]	; (8005f74 <osSemaphoreRelease+0x68>)
 8005f44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f48:	601a      	str	r2, [r3, #0]
 8005f4a:	f3bf 8f4f 	dsb	sy
 8005f4e:	f3bf 8f6f 	isb	sy
 8005f52:	e00a      	b.n	8005f6a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8005f54:	2300      	movs	r3, #0
 8005f56:	2200      	movs	r2, #0
 8005f58:	2100      	movs	r1, #0
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 fa10 	bl	8006380 <xQueueGenericSend>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d001      	beq.n	8005f6a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8005f66:	23ff      	movs	r3, #255	; 0xff
 8005f68:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3710      	adds	r7, #16
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	e000ed04 	.word	0xe000ed04

08005f78 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d001      	beq.n	8005f90 <osDelayUntil+0x18>
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	e000      	b.n	8005f92 <osDelayUntil+0x1a>
 8005f90:	2301      	movs	r3, #1
 8005f92:	4619      	mov	r1, r3
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f000 ffc7 	bl	8006f28 <vTaskDelayUntil>
  
  return osOK;
 8005f9a:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3710      	adds	r7, #16
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f103 0208 	add.w	r2, r3, #8
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8005fbc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f103 0208 	add.w	r2, r3, #8
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f103 0208 	add.w	r2, r3, #8
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005fd8:	bf00      	nop
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005ff2:	bf00      	nop
 8005ff4:	370c      	adds	r7, #12
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr

08005ffe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005ffe:	b480      	push	{r7}
 8006000:	b085      	sub	sp, #20
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
 8006006:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	68fa      	ldr	r2, [r7, #12]
 8006012:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	689a      	ldr	r2, [r3, #8]
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	683a      	ldr	r2, [r7, #0]
 8006022:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	683a      	ldr	r2, [r7, #0]
 8006028:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	1c5a      	adds	r2, r3, #1
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	601a      	str	r2, [r3, #0]
}
 800603a:	bf00      	nop
 800603c:	3714      	adds	r7, #20
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr

08006046 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006046:	b480      	push	{r7}
 8006048:	b085      	sub	sp, #20
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
 800604e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800605c:	d103      	bne.n	8006066 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	60fb      	str	r3, [r7, #12]
 8006064:	e00c      	b.n	8006080 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	3308      	adds	r3, #8
 800606a:	60fb      	str	r3, [r7, #12]
 800606c:	e002      	b.n	8006074 <vListInsert+0x2e>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	60fb      	str	r3, [r7, #12]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68ba      	ldr	r2, [r7, #8]
 800607c:	429a      	cmp	r2, r3
 800607e:	d2f6      	bcs.n	800606e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	683a      	ldr	r2, [r7, #0]
 800608e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	1c5a      	adds	r2, r3, #1
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	601a      	str	r2, [r3, #0]
}
 80060ac:	bf00      	nop
 80060ae:	3714      	adds	r7, #20
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	6892      	ldr	r2, [r2, #8]
 80060ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	6852      	ldr	r2, [r2, #4]
 80060d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d103      	bne.n	80060ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	689a      	ldr	r2, [r3, #8]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	1e5a      	subs	r2, r3, #1
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
}
 8006100:	4618      	mov	r0, r3
 8006102:	3714      	adds	r7, #20
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d10a      	bne.n	8006136 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006124:	f383 8811 	msr	BASEPRI, r3
 8006128:	f3bf 8f6f 	isb	sy
 800612c:	f3bf 8f4f 	dsb	sy
 8006130:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006132:	bf00      	nop
 8006134:	e7fe      	b.n	8006134 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006136:	f002 f805 	bl	8008144 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006142:	68f9      	ldr	r1, [r7, #12]
 8006144:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006146:	fb01 f303 	mul.w	r3, r1, r3
 800614a:	441a      	add	r2, r3
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2200      	movs	r2, #0
 8006154:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006166:	3b01      	subs	r3, #1
 8006168:	68f9      	ldr	r1, [r7, #12]
 800616a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800616c:	fb01 f303 	mul.w	r3, r1, r3
 8006170:	441a      	add	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	22ff      	movs	r2, #255	; 0xff
 800617a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	22ff      	movs	r2, #255	; 0xff
 8006182:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d114      	bne.n	80061b6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d01a      	beq.n	80061ca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	3310      	adds	r3, #16
 8006198:	4618      	mov	r0, r3
 800619a:	f001 fac9 	bl	8007730 <xTaskRemoveFromEventList>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d012      	beq.n	80061ca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80061a4:	4b0c      	ldr	r3, [pc, #48]	; (80061d8 <xQueueGenericReset+0xcc>)
 80061a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061aa:	601a      	str	r2, [r3, #0]
 80061ac:	f3bf 8f4f 	dsb	sy
 80061b0:	f3bf 8f6f 	isb	sy
 80061b4:	e009      	b.n	80061ca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	3310      	adds	r3, #16
 80061ba:	4618      	mov	r0, r3
 80061bc:	f7ff fef2 	bl	8005fa4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	3324      	adds	r3, #36	; 0x24
 80061c4:	4618      	mov	r0, r3
 80061c6:	f7ff feed 	bl	8005fa4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80061ca:	f001 ffeb 	bl	80081a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80061ce:	2301      	movs	r3, #1
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3710      	adds	r7, #16
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	e000ed04 	.word	0xe000ed04

080061dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b08e      	sub	sp, #56	; 0x38
 80061e0:	af02      	add	r7, sp, #8
 80061e2:	60f8      	str	r0, [r7, #12]
 80061e4:	60b9      	str	r1, [r7, #8]
 80061e6:	607a      	str	r2, [r7, #4]
 80061e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d10a      	bne.n	8006206 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80061f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f4:	f383 8811 	msr	BASEPRI, r3
 80061f8:	f3bf 8f6f 	isb	sy
 80061fc:	f3bf 8f4f 	dsb	sy
 8006200:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006202:	bf00      	nop
 8006204:	e7fe      	b.n	8006204 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10a      	bne.n	8006222 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800620c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006210:	f383 8811 	msr	BASEPRI, r3
 8006214:	f3bf 8f6f 	isb	sy
 8006218:	f3bf 8f4f 	dsb	sy
 800621c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800621e:	bf00      	nop
 8006220:	e7fe      	b.n	8006220 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d002      	beq.n	800622e <xQueueGenericCreateStatic+0x52>
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d001      	beq.n	8006232 <xQueueGenericCreateStatic+0x56>
 800622e:	2301      	movs	r3, #1
 8006230:	e000      	b.n	8006234 <xQueueGenericCreateStatic+0x58>
 8006232:	2300      	movs	r3, #0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d10a      	bne.n	800624e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800623c:	f383 8811 	msr	BASEPRI, r3
 8006240:	f3bf 8f6f 	isb	sy
 8006244:	f3bf 8f4f 	dsb	sy
 8006248:	623b      	str	r3, [r7, #32]
}
 800624a:	bf00      	nop
 800624c:	e7fe      	b.n	800624c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d102      	bne.n	800625a <xQueueGenericCreateStatic+0x7e>
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d101      	bne.n	800625e <xQueueGenericCreateStatic+0x82>
 800625a:	2301      	movs	r3, #1
 800625c:	e000      	b.n	8006260 <xQueueGenericCreateStatic+0x84>
 800625e:	2300      	movs	r3, #0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d10a      	bne.n	800627a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006268:	f383 8811 	msr	BASEPRI, r3
 800626c:	f3bf 8f6f 	isb	sy
 8006270:	f3bf 8f4f 	dsb	sy
 8006274:	61fb      	str	r3, [r7, #28]
}
 8006276:	bf00      	nop
 8006278:	e7fe      	b.n	8006278 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800627a:	2348      	movs	r3, #72	; 0x48
 800627c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	2b48      	cmp	r3, #72	; 0x48
 8006282:	d00a      	beq.n	800629a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006288:	f383 8811 	msr	BASEPRI, r3
 800628c:	f3bf 8f6f 	isb	sy
 8006290:	f3bf 8f4f 	dsb	sy
 8006294:	61bb      	str	r3, [r7, #24]
}
 8006296:	bf00      	nop
 8006298:	e7fe      	b.n	8006298 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800629a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80062a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00d      	beq.n	80062c2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80062a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80062ae:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80062b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062b4:	9300      	str	r3, [sp, #0]
 80062b6:	4613      	mov	r3, r2
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	68b9      	ldr	r1, [r7, #8]
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	f000 f83f 	bl	8006340 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80062c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3730      	adds	r7, #48	; 0x30
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b08a      	sub	sp, #40	; 0x28
 80062d0:	af02      	add	r7, sp, #8
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	4613      	mov	r3, r2
 80062d8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10a      	bne.n	80062f6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80062e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e4:	f383 8811 	msr	BASEPRI, r3
 80062e8:	f3bf 8f6f 	isb	sy
 80062ec:	f3bf 8f4f 	dsb	sy
 80062f0:	613b      	str	r3, [r7, #16]
}
 80062f2:	bf00      	nop
 80062f4:	e7fe      	b.n	80062f4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	fb02 f303 	mul.w	r3, r2, r3
 80062fe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	3348      	adds	r3, #72	; 0x48
 8006304:	4618      	mov	r0, r3
 8006306:	f002 f83f 	bl	8008388 <pvPortMalloc>
 800630a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d011      	beq.n	8006336 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	3348      	adds	r3, #72	; 0x48
 800631a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006324:	79fa      	ldrb	r2, [r7, #7]
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	9300      	str	r3, [sp, #0]
 800632a:	4613      	mov	r3, r2
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	68b9      	ldr	r1, [r7, #8]
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f000 f805 	bl	8006340 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006336:	69bb      	ldr	r3, [r7, #24]
	}
 8006338:	4618      	mov	r0, r3
 800633a:	3720      	adds	r7, #32
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]
 800634c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d103      	bne.n	800635c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006354:	69bb      	ldr	r3, [r7, #24]
 8006356:	69ba      	ldr	r2, [r7, #24]
 8006358:	601a      	str	r2, [r3, #0]
 800635a:	e002      	b.n	8006362 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	68fa      	ldr	r2, [r7, #12]
 8006366:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006368:	69bb      	ldr	r3, [r7, #24]
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800636e:	2101      	movs	r1, #1
 8006370:	69b8      	ldr	r0, [r7, #24]
 8006372:	f7ff fecb 	bl	800610c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006376:	bf00      	nop
 8006378:	3710      	adds	r7, #16
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
	...

08006380 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b08e      	sub	sp, #56	; 0x38
 8006384:	af00      	add	r7, sp, #0
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	607a      	str	r2, [r7, #4]
 800638c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800638e:	2300      	movs	r3, #0
 8006390:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006398:	2b00      	cmp	r3, #0
 800639a:	d10a      	bne.n	80063b2 <xQueueGenericSend+0x32>
	__asm volatile
 800639c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a0:	f383 8811 	msr	BASEPRI, r3
 80063a4:	f3bf 8f6f 	isb	sy
 80063a8:	f3bf 8f4f 	dsb	sy
 80063ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80063ae:	bf00      	nop
 80063b0:	e7fe      	b.n	80063b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d103      	bne.n	80063c0 <xQueueGenericSend+0x40>
 80063b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d101      	bne.n	80063c4 <xQueueGenericSend+0x44>
 80063c0:	2301      	movs	r3, #1
 80063c2:	e000      	b.n	80063c6 <xQueueGenericSend+0x46>
 80063c4:	2300      	movs	r3, #0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d10a      	bne.n	80063e0 <xQueueGenericSend+0x60>
	__asm volatile
 80063ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ce:	f383 8811 	msr	BASEPRI, r3
 80063d2:	f3bf 8f6f 	isb	sy
 80063d6:	f3bf 8f4f 	dsb	sy
 80063da:	627b      	str	r3, [r7, #36]	; 0x24
}
 80063dc:	bf00      	nop
 80063de:	e7fe      	b.n	80063de <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	2b02      	cmp	r3, #2
 80063e4:	d103      	bne.n	80063ee <xQueueGenericSend+0x6e>
 80063e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d101      	bne.n	80063f2 <xQueueGenericSend+0x72>
 80063ee:	2301      	movs	r3, #1
 80063f0:	e000      	b.n	80063f4 <xQueueGenericSend+0x74>
 80063f2:	2300      	movs	r3, #0
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d10a      	bne.n	800640e <xQueueGenericSend+0x8e>
	__asm volatile
 80063f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fc:	f383 8811 	msr	BASEPRI, r3
 8006400:	f3bf 8f6f 	isb	sy
 8006404:	f3bf 8f4f 	dsb	sy
 8006408:	623b      	str	r3, [r7, #32]
}
 800640a:	bf00      	nop
 800640c:	e7fe      	b.n	800640c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800640e:	f001 fb4b 	bl	8007aa8 <xTaskGetSchedulerState>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d102      	bne.n	800641e <xQueueGenericSend+0x9e>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d101      	bne.n	8006422 <xQueueGenericSend+0xa2>
 800641e:	2301      	movs	r3, #1
 8006420:	e000      	b.n	8006424 <xQueueGenericSend+0xa4>
 8006422:	2300      	movs	r3, #0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10a      	bne.n	800643e <xQueueGenericSend+0xbe>
	__asm volatile
 8006428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642c:	f383 8811 	msr	BASEPRI, r3
 8006430:	f3bf 8f6f 	isb	sy
 8006434:	f3bf 8f4f 	dsb	sy
 8006438:	61fb      	str	r3, [r7, #28]
}
 800643a:	bf00      	nop
 800643c:	e7fe      	b.n	800643c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800643e:	f001 fe81 	bl	8008144 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006444:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800644a:	429a      	cmp	r2, r3
 800644c:	d302      	bcc.n	8006454 <xQueueGenericSend+0xd4>
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	2b02      	cmp	r3, #2
 8006452:	d129      	bne.n	80064a8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006454:	683a      	ldr	r2, [r7, #0]
 8006456:	68b9      	ldr	r1, [r7, #8]
 8006458:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800645a:	f000 fac1 	bl	80069e0 <prvCopyDataToQueue>
 800645e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006464:	2b00      	cmp	r3, #0
 8006466:	d010      	beq.n	800648a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800646a:	3324      	adds	r3, #36	; 0x24
 800646c:	4618      	mov	r0, r3
 800646e:	f001 f95f 	bl	8007730 <xTaskRemoveFromEventList>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d013      	beq.n	80064a0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006478:	4b3f      	ldr	r3, [pc, #252]	; (8006578 <xQueueGenericSend+0x1f8>)
 800647a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800647e:	601a      	str	r2, [r3, #0]
 8006480:	f3bf 8f4f 	dsb	sy
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	e00a      	b.n	80064a0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800648a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800648c:	2b00      	cmp	r3, #0
 800648e:	d007      	beq.n	80064a0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006490:	4b39      	ldr	r3, [pc, #228]	; (8006578 <xQueueGenericSend+0x1f8>)
 8006492:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006496:	601a      	str	r2, [r3, #0]
 8006498:	f3bf 8f4f 	dsb	sy
 800649c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80064a0:	f001 fe80 	bl	80081a4 <vPortExitCritical>
				return pdPASS;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e063      	b.n	8006570 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d103      	bne.n	80064b6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80064ae:	f001 fe79 	bl	80081a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80064b2:	2300      	movs	r3, #0
 80064b4:	e05c      	b.n	8006570 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80064b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d106      	bne.n	80064ca <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80064bc:	f107 0314 	add.w	r3, r7, #20
 80064c0:	4618      	mov	r0, r3
 80064c2:	f001 f997 	bl	80077f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80064c6:	2301      	movs	r3, #1
 80064c8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80064ca:	f001 fe6b 	bl	80081a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80064ce:	f000 ff2b 	bl	8007328 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80064d2:	f001 fe37 	bl	8008144 <vPortEnterCritical>
 80064d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80064dc:	b25b      	sxtb	r3, r3
 80064de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e2:	d103      	bne.n	80064ec <xQueueGenericSend+0x16c>
 80064e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064f2:	b25b      	sxtb	r3, r3
 80064f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f8:	d103      	bne.n	8006502 <xQueueGenericSend+0x182>
 80064fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006502:	f001 fe4f 	bl	80081a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006506:	1d3a      	adds	r2, r7, #4
 8006508:	f107 0314 	add.w	r3, r7, #20
 800650c:	4611      	mov	r1, r2
 800650e:	4618      	mov	r0, r3
 8006510:	f001 f986 	bl	8007820 <xTaskCheckForTimeOut>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d124      	bne.n	8006564 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800651a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800651c:	f000 fb58 	bl	8006bd0 <prvIsQueueFull>
 8006520:	4603      	mov	r3, r0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d018      	beq.n	8006558 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006528:	3310      	adds	r3, #16
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	4611      	mov	r1, r2
 800652e:	4618      	mov	r0, r3
 8006530:	f001 f8da 	bl	80076e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006534:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006536:	f000 fae3 	bl	8006b00 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800653a:	f000 ff03 	bl	8007344 <xTaskResumeAll>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	f47f af7c 	bne.w	800643e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006546:	4b0c      	ldr	r3, [pc, #48]	; (8006578 <xQueueGenericSend+0x1f8>)
 8006548:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800654c:	601a      	str	r2, [r3, #0]
 800654e:	f3bf 8f4f 	dsb	sy
 8006552:	f3bf 8f6f 	isb	sy
 8006556:	e772      	b.n	800643e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006558:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800655a:	f000 fad1 	bl	8006b00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800655e:	f000 fef1 	bl	8007344 <xTaskResumeAll>
 8006562:	e76c      	b.n	800643e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006564:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006566:	f000 facb 	bl	8006b00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800656a:	f000 feeb 	bl	8007344 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800656e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006570:	4618      	mov	r0, r3
 8006572:	3738      	adds	r7, #56	; 0x38
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	e000ed04 	.word	0xe000ed04

0800657c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b08e      	sub	sp, #56	; 0x38
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800658a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800658c:	2b00      	cmp	r3, #0
 800658e:	d10a      	bne.n	80065a6 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006594:	f383 8811 	msr	BASEPRI, r3
 8006598:	f3bf 8f6f 	isb	sy
 800659c:	f3bf 8f4f 	dsb	sy
 80065a0:	623b      	str	r3, [r7, #32]
}
 80065a2:	bf00      	nop
 80065a4:	e7fe      	b.n	80065a4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80065a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00a      	beq.n	80065c4 <xQueueGiveFromISR+0x48>
	__asm volatile
 80065ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b2:	f383 8811 	msr	BASEPRI, r3
 80065b6:	f3bf 8f6f 	isb	sy
 80065ba:	f3bf 8f4f 	dsb	sy
 80065be:	61fb      	str	r3, [r7, #28]
}
 80065c0:	bf00      	nop
 80065c2:	e7fe      	b.n	80065c2 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80065c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d103      	bne.n	80065d4 <xQueueGiveFromISR+0x58>
 80065cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d101      	bne.n	80065d8 <xQueueGiveFromISR+0x5c>
 80065d4:	2301      	movs	r3, #1
 80065d6:	e000      	b.n	80065da <xQueueGiveFromISR+0x5e>
 80065d8:	2300      	movs	r3, #0
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d10a      	bne.n	80065f4 <xQueueGiveFromISR+0x78>
	__asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	61bb      	str	r3, [r7, #24]
}
 80065f0:	bf00      	nop
 80065f2:	e7fe      	b.n	80065f2 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80065f4:	f001 fe88 	bl	8008308 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80065f8:	f3ef 8211 	mrs	r2, BASEPRI
 80065fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006600:	f383 8811 	msr	BASEPRI, r3
 8006604:	f3bf 8f6f 	isb	sy
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	617a      	str	r2, [r7, #20]
 800660e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006610:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006612:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006618:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800661a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800661c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800661e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006620:	429a      	cmp	r2, r3
 8006622:	d22b      	bcs.n	800667c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006626:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800662a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800662e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006630:	1c5a      	adds	r2, r3, #1
 8006632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006634:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006636:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800663a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800663e:	d112      	bne.n	8006666 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006644:	2b00      	cmp	r3, #0
 8006646:	d016      	beq.n	8006676 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800664a:	3324      	adds	r3, #36	; 0x24
 800664c:	4618      	mov	r0, r3
 800664e:	f001 f86f 	bl	8007730 <xTaskRemoveFromEventList>
 8006652:	4603      	mov	r3, r0
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00e      	beq.n	8006676 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00b      	beq.n	8006676 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	2201      	movs	r2, #1
 8006662:	601a      	str	r2, [r3, #0]
 8006664:	e007      	b.n	8006676 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006666:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800666a:	3301      	adds	r3, #1
 800666c:	b2db      	uxtb	r3, r3
 800666e:	b25a      	sxtb	r2, r3
 8006670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006672:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006676:	2301      	movs	r3, #1
 8006678:	637b      	str	r3, [r7, #52]	; 0x34
 800667a:	e001      	b.n	8006680 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800667c:	2300      	movs	r3, #0
 800667e:	637b      	str	r3, [r7, #52]	; 0x34
 8006680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006682:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800668a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800668c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800668e:	4618      	mov	r0, r3
 8006690:	3738      	adds	r7, #56	; 0x38
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
	...

08006698 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b08e      	sub	sp, #56	; 0x38
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80066a2:	2300      	movs	r3, #0
 80066a4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80066aa:	2300      	movs	r3, #0
 80066ac:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80066ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d10a      	bne.n	80066ca <xQueueSemaphoreTake+0x32>
	__asm volatile
 80066b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b8:	f383 8811 	msr	BASEPRI, r3
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	623b      	str	r3, [r7, #32]
}
 80066c6:	bf00      	nop
 80066c8:	e7fe      	b.n	80066c8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80066ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00a      	beq.n	80066e8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80066d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066d6:	f383 8811 	msr	BASEPRI, r3
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	61fb      	str	r3, [r7, #28]
}
 80066e4:	bf00      	nop
 80066e6:	e7fe      	b.n	80066e6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80066e8:	f001 f9de 	bl	8007aa8 <xTaskGetSchedulerState>
 80066ec:	4603      	mov	r3, r0
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d102      	bne.n	80066f8 <xQueueSemaphoreTake+0x60>
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d101      	bne.n	80066fc <xQueueSemaphoreTake+0x64>
 80066f8:	2301      	movs	r3, #1
 80066fa:	e000      	b.n	80066fe <xQueueSemaphoreTake+0x66>
 80066fc:	2300      	movs	r3, #0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10a      	bne.n	8006718 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006706:	f383 8811 	msr	BASEPRI, r3
 800670a:	f3bf 8f6f 	isb	sy
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	61bb      	str	r3, [r7, #24]
}
 8006714:	bf00      	nop
 8006716:	e7fe      	b.n	8006716 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006718:	f001 fd14 	bl	8008144 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800671c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800671e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006720:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006724:	2b00      	cmp	r3, #0
 8006726:	d024      	beq.n	8006772 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800672a:	1e5a      	subs	r2, r3, #1
 800672c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800672e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d104      	bne.n	8006742 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006738:	f001 fb5e 	bl	8007df8 <pvTaskIncrementMutexHeldCount>
 800673c:	4602      	mov	r2, r0
 800673e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006740:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d00f      	beq.n	800676a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800674a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800674c:	3310      	adds	r3, #16
 800674e:	4618      	mov	r0, r3
 8006750:	f000 ffee 	bl	8007730 <xTaskRemoveFromEventList>
 8006754:	4603      	mov	r3, r0
 8006756:	2b00      	cmp	r3, #0
 8006758:	d007      	beq.n	800676a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800675a:	4b54      	ldr	r3, [pc, #336]	; (80068ac <xQueueSemaphoreTake+0x214>)
 800675c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006760:	601a      	str	r2, [r3, #0]
 8006762:	f3bf 8f4f 	dsb	sy
 8006766:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800676a:	f001 fd1b 	bl	80081a4 <vPortExitCritical>
				return pdPASS;
 800676e:	2301      	movs	r3, #1
 8006770:	e097      	b.n	80068a2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d111      	bne.n	800679c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800677a:	2b00      	cmp	r3, #0
 800677c:	d00a      	beq.n	8006794 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800677e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006782:	f383 8811 	msr	BASEPRI, r3
 8006786:	f3bf 8f6f 	isb	sy
 800678a:	f3bf 8f4f 	dsb	sy
 800678e:	617b      	str	r3, [r7, #20]
}
 8006790:	bf00      	nop
 8006792:	e7fe      	b.n	8006792 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006794:	f001 fd06 	bl	80081a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006798:	2300      	movs	r3, #0
 800679a:	e082      	b.n	80068a2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800679c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d106      	bne.n	80067b0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80067a2:	f107 030c 	add.w	r3, r7, #12
 80067a6:	4618      	mov	r0, r3
 80067a8:	f001 f824 	bl	80077f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80067ac:	2301      	movs	r3, #1
 80067ae:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80067b0:	f001 fcf8 	bl	80081a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80067b4:	f000 fdb8 	bl	8007328 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80067b8:	f001 fcc4 	bl	8008144 <vPortEnterCritical>
 80067bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80067c2:	b25b      	sxtb	r3, r3
 80067c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c8:	d103      	bne.n	80067d2 <xQueueSemaphoreTake+0x13a>
 80067ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067d8:	b25b      	sxtb	r3, r3
 80067da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067de:	d103      	bne.n	80067e8 <xQueueSemaphoreTake+0x150>
 80067e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067e2:	2200      	movs	r2, #0
 80067e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067e8:	f001 fcdc 	bl	80081a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80067ec:	463a      	mov	r2, r7
 80067ee:	f107 030c 	add.w	r3, r7, #12
 80067f2:	4611      	mov	r1, r2
 80067f4:	4618      	mov	r0, r3
 80067f6:	f001 f813 	bl	8007820 <xTaskCheckForTimeOut>
 80067fa:	4603      	mov	r3, r0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d132      	bne.n	8006866 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006800:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006802:	f000 f9cf 	bl	8006ba4 <prvIsQueueEmpty>
 8006806:	4603      	mov	r3, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d026      	beq.n	800685a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800680c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d109      	bne.n	8006828 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006814:	f001 fc96 	bl	8008144 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	4618      	mov	r0, r3
 800681e:	f001 f961 	bl	8007ae4 <xTaskPriorityInherit>
 8006822:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006824:	f001 fcbe 	bl	80081a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800682a:	3324      	adds	r3, #36	; 0x24
 800682c:	683a      	ldr	r2, [r7, #0]
 800682e:	4611      	mov	r1, r2
 8006830:	4618      	mov	r0, r3
 8006832:	f000 ff59 	bl	80076e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006836:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006838:	f000 f962 	bl	8006b00 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800683c:	f000 fd82 	bl	8007344 <xTaskResumeAll>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	f47f af68 	bne.w	8006718 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006848:	4b18      	ldr	r3, [pc, #96]	; (80068ac <xQueueSemaphoreTake+0x214>)
 800684a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800684e:	601a      	str	r2, [r3, #0]
 8006850:	f3bf 8f4f 	dsb	sy
 8006854:	f3bf 8f6f 	isb	sy
 8006858:	e75e      	b.n	8006718 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800685a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800685c:	f000 f950 	bl	8006b00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006860:	f000 fd70 	bl	8007344 <xTaskResumeAll>
 8006864:	e758      	b.n	8006718 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006866:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006868:	f000 f94a 	bl	8006b00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800686c:	f000 fd6a 	bl	8007344 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006870:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006872:	f000 f997 	bl	8006ba4 <prvIsQueueEmpty>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	f43f af4d 	beq.w	8006718 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800687e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006880:	2b00      	cmp	r3, #0
 8006882:	d00d      	beq.n	80068a0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006884:	f001 fc5e 	bl	8008144 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006888:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800688a:	f000 f891 	bl	80069b0 <prvGetDisinheritPriorityAfterTimeout>
 800688e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006896:	4618      	mov	r0, r3
 8006898:	f001 fa20 	bl	8007cdc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800689c:	f001 fc82 	bl	80081a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80068a0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3738      	adds	r7, #56	; 0x38
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}
 80068aa:	bf00      	nop
 80068ac:	e000ed04 	.word	0xe000ed04

080068b0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b08e      	sub	sp, #56	; 0x38
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	60b9      	str	r1, [r7, #8]
 80068ba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80068c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d10a      	bne.n	80068dc <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80068c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ca:	f383 8811 	msr	BASEPRI, r3
 80068ce:	f3bf 8f6f 	isb	sy
 80068d2:	f3bf 8f4f 	dsb	sy
 80068d6:	623b      	str	r3, [r7, #32]
}
 80068d8:	bf00      	nop
 80068da:	e7fe      	b.n	80068da <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d103      	bne.n	80068ea <xQueueReceiveFromISR+0x3a>
 80068e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d101      	bne.n	80068ee <xQueueReceiveFromISR+0x3e>
 80068ea:	2301      	movs	r3, #1
 80068ec:	e000      	b.n	80068f0 <xQueueReceiveFromISR+0x40>
 80068ee:	2300      	movs	r3, #0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d10a      	bne.n	800690a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80068f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f8:	f383 8811 	msr	BASEPRI, r3
 80068fc:	f3bf 8f6f 	isb	sy
 8006900:	f3bf 8f4f 	dsb	sy
 8006904:	61fb      	str	r3, [r7, #28]
}
 8006906:	bf00      	nop
 8006908:	e7fe      	b.n	8006908 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800690a:	f001 fcfd 	bl	8008308 <vPortValidateInterruptPriority>
	__asm volatile
 800690e:	f3ef 8211 	mrs	r2, BASEPRI
 8006912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006916:	f383 8811 	msr	BASEPRI, r3
 800691a:	f3bf 8f6f 	isb	sy
 800691e:	f3bf 8f4f 	dsb	sy
 8006922:	61ba      	str	r2, [r7, #24]
 8006924:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006926:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006928:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800692a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800692c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800692e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006932:	2b00      	cmp	r3, #0
 8006934:	d02f      	beq.n	8006996 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006938:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800693c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006940:	68b9      	ldr	r1, [r7, #8]
 8006942:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006944:	f000 f8b6 	bl	8006ab4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800694a:	1e5a      	subs	r2, r3, #1
 800694c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800694e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006950:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006958:	d112      	bne.n	8006980 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800695a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d016      	beq.n	8006990 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006964:	3310      	adds	r3, #16
 8006966:	4618      	mov	r0, r3
 8006968:	f000 fee2 	bl	8007730 <xTaskRemoveFromEventList>
 800696c:	4603      	mov	r3, r0
 800696e:	2b00      	cmp	r3, #0
 8006970:	d00e      	beq.n	8006990 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00b      	beq.n	8006990 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	601a      	str	r2, [r3, #0]
 800697e:	e007      	b.n	8006990 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006980:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006984:	3301      	adds	r3, #1
 8006986:	b2db      	uxtb	r3, r3
 8006988:	b25a      	sxtb	r2, r3
 800698a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800698c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006990:	2301      	movs	r3, #1
 8006992:	637b      	str	r3, [r7, #52]	; 0x34
 8006994:	e001      	b.n	800699a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006996:	2300      	movs	r3, #0
 8006998:	637b      	str	r3, [r7, #52]	; 0x34
 800699a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800699c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	f383 8811 	msr	BASEPRI, r3
}
 80069a4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80069a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3738      	adds	r7, #56	; 0x38
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d006      	beq.n	80069ce <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f1c3 0307 	rsb	r3, r3, #7
 80069ca:	60fb      	str	r3, [r7, #12]
 80069cc:	e001      	b.n	80069d2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80069ce:	2300      	movs	r3, #0
 80069d0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80069d2:	68fb      	ldr	r3, [r7, #12]
	}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3714      	adds	r7, #20
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b086      	sub	sp, #24
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	60b9      	str	r1, [r7, #8]
 80069ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80069ec:	2300      	movs	r3, #0
 80069ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d10d      	bne.n	8006a1a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d14d      	bne.n	8006aa2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f001 f8e0 	bl	8007bd0 <xTaskPriorityDisinherit>
 8006a10:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2200      	movs	r2, #0
 8006a16:	609a      	str	r2, [r3, #8]
 8006a18:	e043      	b.n	8006aa2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d119      	bne.n	8006a54 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6858      	ldr	r0, [r3, #4]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a28:	461a      	mov	r2, r3
 8006a2a:	68b9      	ldr	r1, [r7, #8]
 8006a2c:	f001 feba 	bl	80087a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	685a      	ldr	r2, [r3, #4]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a38:	441a      	add	r2, r3
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	685a      	ldr	r2, [r3, #4]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d32b      	bcc.n	8006aa2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	605a      	str	r2, [r3, #4]
 8006a52:	e026      	b.n	8006aa2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	68d8      	ldr	r0, [r3, #12]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	68b9      	ldr	r1, [r7, #8]
 8006a60:	f001 fea0 	bl	80087a4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	68da      	ldr	r2, [r3, #12]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a6c:	425b      	negs	r3, r3
 8006a6e:	441a      	add	r2, r3
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	68da      	ldr	r2, [r3, #12]
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d207      	bcs.n	8006a90 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	689a      	ldr	r2, [r3, #8]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a88:	425b      	negs	r3, r3
 8006a8a:	441a      	add	r2, r3
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2b02      	cmp	r3, #2
 8006a94:	d105      	bne.n	8006aa2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d002      	beq.n	8006aa2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	3b01      	subs	r3, #1
 8006aa0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	1c5a      	adds	r2, r3, #1
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006aaa:	697b      	ldr	r3, [r7, #20]
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3718      	adds	r7, #24
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b082      	sub	sp, #8
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d018      	beq.n	8006af8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	68da      	ldr	r2, [r3, #12]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ace:	441a      	add	r2, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	68da      	ldr	r2, [r3, #12]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d303      	bcc.n	8006ae8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681a      	ldr	r2, [r3, #0]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68d9      	ldr	r1, [r3, #12]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006af0:	461a      	mov	r2, r3
 8006af2:	6838      	ldr	r0, [r7, #0]
 8006af4:	f001 fe56 	bl	80087a4 <memcpy>
	}
}
 8006af8:	bf00      	nop
 8006afa:	3708      	adds	r7, #8
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006b08:	f001 fb1c 	bl	8008144 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b12:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b14:	e011      	b.n	8006b3a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d012      	beq.n	8006b44 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	3324      	adds	r3, #36	; 0x24
 8006b22:	4618      	mov	r0, r3
 8006b24:	f000 fe04 	bl	8007730 <xTaskRemoveFromEventList>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d001      	beq.n	8006b32 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006b2e:	f000 fed9 	bl	80078e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006b32:	7bfb      	ldrb	r3, [r7, #15]
 8006b34:	3b01      	subs	r3, #1
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	dce9      	bgt.n	8006b16 <prvUnlockQueue+0x16>
 8006b42:	e000      	b.n	8006b46 <prvUnlockQueue+0x46>
					break;
 8006b44:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	22ff      	movs	r2, #255	; 0xff
 8006b4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006b4e:	f001 fb29 	bl	80081a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006b52:	f001 faf7 	bl	8008144 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b5c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b5e:	e011      	b.n	8006b84 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d012      	beq.n	8006b8e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	3310      	adds	r3, #16
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f000 fddf 	bl	8007730 <xTaskRemoveFromEventList>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d001      	beq.n	8006b7c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006b78:	f000 feb4 	bl	80078e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006b7c:	7bbb      	ldrb	r3, [r7, #14]
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	dce9      	bgt.n	8006b60 <prvUnlockQueue+0x60>
 8006b8c:	e000      	b.n	8006b90 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006b8e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	22ff      	movs	r2, #255	; 0xff
 8006b94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006b98:	f001 fb04 	bl	80081a4 <vPortExitCritical>
}
 8006b9c:	bf00      	nop
 8006b9e:	3710      	adds	r7, #16
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006bac:	f001 faca 	bl	8008144 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d102      	bne.n	8006bbe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	60fb      	str	r3, [r7, #12]
 8006bbc:	e001      	b.n	8006bc2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006bc2:	f001 faef 	bl	80081a4 <vPortExitCritical>

	return xReturn;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3710      	adds	r7, #16
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006bd8:	f001 fab4 	bl	8008144 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d102      	bne.n	8006bee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006be8:	2301      	movs	r3, #1
 8006bea:	60fb      	str	r3, [r7, #12]
 8006bec:	e001      	b.n	8006bf2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006bf2:	f001 fad7 	bl	80081a4 <vPortExitCritical>

	return xReturn;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3710      	adds	r7, #16
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b08e      	sub	sp, #56	; 0x38
 8006c04:	af04      	add	r7, sp, #16
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	607a      	str	r2, [r7, #4]
 8006c0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d10a      	bne.n	8006c2a <xTaskCreateStatic+0x2a>
	__asm volatile
 8006c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c18:	f383 8811 	msr	BASEPRI, r3
 8006c1c:	f3bf 8f6f 	isb	sy
 8006c20:	f3bf 8f4f 	dsb	sy
 8006c24:	623b      	str	r3, [r7, #32]
}
 8006c26:	bf00      	nop
 8006c28:	e7fe      	b.n	8006c28 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d10a      	bne.n	8006c46 <xTaskCreateStatic+0x46>
	__asm volatile
 8006c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c34:	f383 8811 	msr	BASEPRI, r3
 8006c38:	f3bf 8f6f 	isb	sy
 8006c3c:	f3bf 8f4f 	dsb	sy
 8006c40:	61fb      	str	r3, [r7, #28]
}
 8006c42:	bf00      	nop
 8006c44:	e7fe      	b.n	8006c44 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006c46:	2354      	movs	r3, #84	; 0x54
 8006c48:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	2b54      	cmp	r3, #84	; 0x54
 8006c4e:	d00a      	beq.n	8006c66 <xTaskCreateStatic+0x66>
	__asm volatile
 8006c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c54:	f383 8811 	msr	BASEPRI, r3
 8006c58:	f3bf 8f6f 	isb	sy
 8006c5c:	f3bf 8f4f 	dsb	sy
 8006c60:	61bb      	str	r3, [r7, #24]
}
 8006c62:	bf00      	nop
 8006c64:	e7fe      	b.n	8006c64 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006c66:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d01e      	beq.n	8006cac <xTaskCreateStatic+0xac>
 8006c6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d01b      	beq.n	8006cac <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c76:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c7c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c80:	2202      	movs	r2, #2
 8006c82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006c86:	2300      	movs	r3, #0
 8006c88:	9303      	str	r3, [sp, #12]
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8c:	9302      	str	r3, [sp, #8]
 8006c8e:	f107 0314 	add.w	r3, r7, #20
 8006c92:	9301      	str	r3, [sp, #4]
 8006c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c96:	9300      	str	r3, [sp, #0]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	68b9      	ldr	r1, [r7, #8]
 8006c9e:	68f8      	ldr	r0, [r7, #12]
 8006ca0:	f000 f850 	bl	8006d44 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ca4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ca6:	f000 f8d5 	bl	8006e54 <prvAddNewTaskToReadyList>
 8006caa:	e001      	b.n	8006cb0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006cac:	2300      	movs	r3, #0
 8006cae:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006cb0:	697b      	ldr	r3, [r7, #20]
	}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3728      	adds	r7, #40	; 0x28
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}

08006cba <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006cba:	b580      	push	{r7, lr}
 8006cbc:	b08c      	sub	sp, #48	; 0x30
 8006cbe:	af04      	add	r7, sp, #16
 8006cc0:	60f8      	str	r0, [r7, #12]
 8006cc2:	60b9      	str	r1, [r7, #8]
 8006cc4:	603b      	str	r3, [r7, #0]
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006cca:	88fb      	ldrh	r3, [r7, #6]
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f001 fb5a 	bl	8008388 <pvPortMalloc>
 8006cd4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00e      	beq.n	8006cfa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006cdc:	2054      	movs	r0, #84	; 0x54
 8006cde:	f001 fb53 	bl	8008388 <pvPortMalloc>
 8006ce2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d003      	beq.n	8006cf2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	697a      	ldr	r2, [r7, #20]
 8006cee:	631a      	str	r2, [r3, #48]	; 0x30
 8006cf0:	e005      	b.n	8006cfe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006cf2:	6978      	ldr	r0, [r7, #20]
 8006cf4:	f001 fc14 	bl	8008520 <vPortFree>
 8006cf8:	e001      	b.n	8006cfe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d017      	beq.n	8006d34 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	2200      	movs	r2, #0
 8006d08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006d0c:	88fa      	ldrh	r2, [r7, #6]
 8006d0e:	2300      	movs	r3, #0
 8006d10:	9303      	str	r3, [sp, #12]
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	9302      	str	r3, [sp, #8]
 8006d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d18:	9301      	str	r3, [sp, #4]
 8006d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d1c:	9300      	str	r3, [sp, #0]
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	68b9      	ldr	r1, [r7, #8]
 8006d22:	68f8      	ldr	r0, [r7, #12]
 8006d24:	f000 f80e 	bl	8006d44 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d28:	69f8      	ldr	r0, [r7, #28]
 8006d2a:	f000 f893 	bl	8006e54 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	61bb      	str	r3, [r7, #24]
 8006d32:	e002      	b.n	8006d3a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006d34:	f04f 33ff 	mov.w	r3, #4294967295
 8006d38:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006d3a:	69bb      	ldr	r3, [r7, #24]
	}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3720      	adds	r7, #32
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b088      	sub	sp, #32
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
 8006d50:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006d5c:	3b01      	subs	r3, #1
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	4413      	add	r3, r2
 8006d62:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	f023 0307 	bic.w	r3, r3, #7
 8006d6a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006d6c:	69bb      	ldr	r3, [r7, #24]
 8006d6e:	f003 0307 	and.w	r3, r3, #7
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00a      	beq.n	8006d8c <prvInitialiseNewTask+0x48>
	__asm volatile
 8006d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d7a:	f383 8811 	msr	BASEPRI, r3
 8006d7e:	f3bf 8f6f 	isb	sy
 8006d82:	f3bf 8f4f 	dsb	sy
 8006d86:	617b      	str	r3, [r7, #20]
}
 8006d88:	bf00      	nop
 8006d8a:	e7fe      	b.n	8006d8a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d01f      	beq.n	8006dd2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006d92:	2300      	movs	r3, #0
 8006d94:	61fb      	str	r3, [r7, #28]
 8006d96:	e012      	b.n	8006dbe <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006d98:	68ba      	ldr	r2, [r7, #8]
 8006d9a:	69fb      	ldr	r3, [r7, #28]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	7819      	ldrb	r1, [r3, #0]
 8006da0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006da2:	69fb      	ldr	r3, [r7, #28]
 8006da4:	4413      	add	r3, r2
 8006da6:	3334      	adds	r3, #52	; 0x34
 8006da8:	460a      	mov	r2, r1
 8006daa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006dac:	68ba      	ldr	r2, [r7, #8]
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	4413      	add	r3, r2
 8006db2:	781b      	ldrb	r3, [r3, #0]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d006      	beq.n	8006dc6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	3301      	adds	r3, #1
 8006dbc:	61fb      	str	r3, [r7, #28]
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	2b0f      	cmp	r3, #15
 8006dc2:	d9e9      	bls.n	8006d98 <prvInitialiseNewTask+0x54>
 8006dc4:	e000      	b.n	8006dc8 <prvInitialiseNewTask+0x84>
			{
				break;
 8006dc6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006dd0:	e003      	b.n	8006dda <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ddc:	2b06      	cmp	r3, #6
 8006dde:	d901      	bls.n	8006de4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006de0:	2306      	movs	r3, #6
 8006de2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006de8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006dee:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df2:	2200      	movs	r2, #0
 8006df4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df8:	3304      	adds	r3, #4
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7ff f8f2 	bl	8005fe4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e02:	3318      	adds	r3, #24
 8006e04:	4618      	mov	r0, r3
 8006e06:	f7ff f8ed 	bl	8005fe4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e0e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e12:	f1c3 0207 	rsb	r2, r3, #7
 8006e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e18:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e1e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e22:	2200      	movs	r2, #0
 8006e24:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006e2e:	683a      	ldr	r2, [r7, #0]
 8006e30:	68f9      	ldr	r1, [r7, #12]
 8006e32:	69b8      	ldr	r0, [r7, #24]
 8006e34:	f001 f85a 	bl	8007eec <pxPortInitialiseStack>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e3c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d002      	beq.n	8006e4a <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e4a:	bf00      	nop
 8006e4c:	3720      	adds	r7, #32
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
	...

08006e54 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006e5c:	f001 f972 	bl	8008144 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006e60:	4b2a      	ldr	r3, [pc, #168]	; (8006f0c <prvAddNewTaskToReadyList+0xb8>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	3301      	adds	r3, #1
 8006e66:	4a29      	ldr	r2, [pc, #164]	; (8006f0c <prvAddNewTaskToReadyList+0xb8>)
 8006e68:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006e6a:	4b29      	ldr	r3, [pc, #164]	; (8006f10 <prvAddNewTaskToReadyList+0xbc>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d109      	bne.n	8006e86 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006e72:	4a27      	ldr	r2, [pc, #156]	; (8006f10 <prvAddNewTaskToReadyList+0xbc>)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006e78:	4b24      	ldr	r3, [pc, #144]	; (8006f0c <prvAddNewTaskToReadyList+0xb8>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d110      	bne.n	8006ea2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006e80:	f000 fd54 	bl	800792c <prvInitialiseTaskLists>
 8006e84:	e00d      	b.n	8006ea2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006e86:	4b23      	ldr	r3, [pc, #140]	; (8006f14 <prvAddNewTaskToReadyList+0xc0>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d109      	bne.n	8006ea2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006e8e:	4b20      	ldr	r3, [pc, #128]	; (8006f10 <prvAddNewTaskToReadyList+0xbc>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d802      	bhi.n	8006ea2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006e9c:	4a1c      	ldr	r2, [pc, #112]	; (8006f10 <prvAddNewTaskToReadyList+0xbc>)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006ea2:	4b1d      	ldr	r3, [pc, #116]	; (8006f18 <prvAddNewTaskToReadyList+0xc4>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	4a1b      	ldr	r2, [pc, #108]	; (8006f18 <prvAddNewTaskToReadyList+0xc4>)
 8006eaa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	409a      	lsls	r2, r3
 8006eb4:	4b19      	ldr	r3, [pc, #100]	; (8006f1c <prvAddNewTaskToReadyList+0xc8>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	4a18      	ldr	r2, [pc, #96]	; (8006f1c <prvAddNewTaskToReadyList+0xc8>)
 8006ebc:	6013      	str	r3, [r2, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	4413      	add	r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	4a15      	ldr	r2, [pc, #84]	; (8006f20 <prvAddNewTaskToReadyList+0xcc>)
 8006ecc:	441a      	add	r2, r3
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	3304      	adds	r3, #4
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	4610      	mov	r0, r2
 8006ed6:	f7ff f892 	bl	8005ffe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006eda:	f001 f963 	bl	80081a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ede:	4b0d      	ldr	r3, [pc, #52]	; (8006f14 <prvAddNewTaskToReadyList+0xc0>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00e      	beq.n	8006f04 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006ee6:	4b0a      	ldr	r3, [pc, #40]	; (8006f10 <prvAddNewTaskToReadyList+0xbc>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d207      	bcs.n	8006f04 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006ef4:	4b0b      	ldr	r3, [pc, #44]	; (8006f24 <prvAddNewTaskToReadyList+0xd0>)
 8006ef6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006efa:	601a      	str	r2, [r3, #0]
 8006efc:	f3bf 8f4f 	dsb	sy
 8006f00:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f04:	bf00      	nop
 8006f06:	3708      	adds	r7, #8
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}
 8006f0c:	200003bc 	.word	0x200003bc
 8006f10:	200002bc 	.word	0x200002bc
 8006f14:	200003c8 	.word	0x200003c8
 8006f18:	200003d8 	.word	0x200003d8
 8006f1c:	200003c4 	.word	0x200003c4
 8006f20:	200002c0 	.word	0x200002c0
 8006f24:	e000ed04 	.word	0xe000ed04

08006f28 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b08a      	sub	sp, #40	; 0x28
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006f32:	2300      	movs	r3, #0
 8006f34:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d10a      	bne.n	8006f52 <vTaskDelayUntil+0x2a>
	__asm volatile
 8006f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f40:	f383 8811 	msr	BASEPRI, r3
 8006f44:	f3bf 8f6f 	isb	sy
 8006f48:	f3bf 8f4f 	dsb	sy
 8006f4c:	617b      	str	r3, [r7, #20]
}
 8006f4e:	bf00      	nop
 8006f50:	e7fe      	b.n	8006f50 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d10a      	bne.n	8006f6e <vTaskDelayUntil+0x46>
	__asm volatile
 8006f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f5c:	f383 8811 	msr	BASEPRI, r3
 8006f60:	f3bf 8f6f 	isb	sy
 8006f64:	f3bf 8f4f 	dsb	sy
 8006f68:	613b      	str	r3, [r7, #16]
}
 8006f6a:	bf00      	nop
 8006f6c:	e7fe      	b.n	8006f6c <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8006f6e:	4b2a      	ldr	r3, [pc, #168]	; (8007018 <vTaskDelayUntil+0xf0>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00a      	beq.n	8006f8c <vTaskDelayUntil+0x64>
	__asm volatile
 8006f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f7a:	f383 8811 	msr	BASEPRI, r3
 8006f7e:	f3bf 8f6f 	isb	sy
 8006f82:	f3bf 8f4f 	dsb	sy
 8006f86:	60fb      	str	r3, [r7, #12]
}
 8006f88:	bf00      	nop
 8006f8a:	e7fe      	b.n	8006f8a <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8006f8c:	f000 f9cc 	bl	8007328 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006f90:	4b22      	ldr	r3, [pc, #136]	; (800701c <vTaskDelayUntil+0xf4>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	683a      	ldr	r2, [r7, #0]
 8006f9c:	4413      	add	r3, r2
 8006f9e:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	6a3a      	ldr	r2, [r7, #32]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d20b      	bcs.n	8006fc2 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	69fa      	ldr	r2, [r7, #28]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d211      	bcs.n	8006fd8 <vTaskDelayUntil+0xb0>
 8006fb4:	69fa      	ldr	r2, [r7, #28]
 8006fb6:	6a3b      	ldr	r3, [r7, #32]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d90d      	bls.n	8006fd8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	627b      	str	r3, [r7, #36]	; 0x24
 8006fc0:	e00a      	b.n	8006fd8 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	69fa      	ldr	r2, [r7, #28]
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d303      	bcc.n	8006fd4 <vTaskDelayUntil+0xac>
 8006fcc:	69fa      	ldr	r2, [r7, #28]
 8006fce:	6a3b      	ldr	r3, [r7, #32]
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d901      	bls.n	8006fd8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	69fa      	ldr	r2, [r7, #28]
 8006fdc:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d006      	beq.n	8006ff2 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006fe4:	69fa      	ldr	r2, [r7, #28]
 8006fe6:	6a3b      	ldr	r3, [r7, #32]
 8006fe8:	1ad3      	subs	r3, r2, r3
 8006fea:	2100      	movs	r1, #0
 8006fec:	4618      	mov	r0, r3
 8006fee:	f000 ff17 	bl	8007e20 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006ff2:	f000 f9a7 	bl	8007344 <xTaskResumeAll>
 8006ff6:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d107      	bne.n	800700e <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8006ffe:	4b08      	ldr	r3, [pc, #32]	; (8007020 <vTaskDelayUntil+0xf8>)
 8007000:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007004:	601a      	str	r2, [r3, #0]
 8007006:	f3bf 8f4f 	dsb	sy
 800700a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800700e:	bf00      	nop
 8007010:	3728      	adds	r7, #40	; 0x28
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	200003e4 	.word	0x200003e4
 800701c:	200003c0 	.word	0x200003c0
 8007020:	e000ed04 	.word	0xe000ed04

08007024 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800702c:	f001 f88a 	bl	8008144 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d102      	bne.n	800703c <vTaskSuspend+0x18>
 8007036:	4b3c      	ldr	r3, [pc, #240]	; (8007128 <vTaskSuspend+0x104>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	e000      	b.n	800703e <vTaskSuspend+0x1a>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	3304      	adds	r3, #4
 8007044:	4618      	mov	r0, r3
 8007046:	f7ff f837 	bl	80060b8 <uxListRemove>
 800704a:	4603      	mov	r3, r0
 800704c:	2b00      	cmp	r3, #0
 800704e:	d115      	bne.n	800707c <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007054:	4935      	ldr	r1, [pc, #212]	; (800712c <vTaskSuspend+0x108>)
 8007056:	4613      	mov	r3, r2
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	4413      	add	r3, r2
 800705c:	009b      	lsls	r3, r3, #2
 800705e:	440b      	add	r3, r1
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10a      	bne.n	800707c <vTaskSuspend+0x58>
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800706a:	2201      	movs	r2, #1
 800706c:	fa02 f303 	lsl.w	r3, r2, r3
 8007070:	43da      	mvns	r2, r3
 8007072:	4b2f      	ldr	r3, [pc, #188]	; (8007130 <vTaskSuspend+0x10c>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4013      	ands	r3, r2
 8007078:	4a2d      	ldr	r2, [pc, #180]	; (8007130 <vTaskSuspend+0x10c>)
 800707a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007080:	2b00      	cmp	r3, #0
 8007082:	d004      	beq.n	800708e <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	3318      	adds	r3, #24
 8007088:	4618      	mov	r0, r3
 800708a:	f7ff f815 	bl	80060b8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	3304      	adds	r3, #4
 8007092:	4619      	mov	r1, r3
 8007094:	4827      	ldr	r0, [pc, #156]	; (8007134 <vTaskSuspend+0x110>)
 8007096:	f7fe ffb2 	bl	8005ffe <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d103      	bne.n	80070ae <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2200      	movs	r2, #0
 80070aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80070ae:	f001 f879 	bl	80081a4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80070b2:	4b21      	ldr	r3, [pc, #132]	; (8007138 <vTaskSuspend+0x114>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d005      	beq.n	80070c6 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80070ba:	f001 f843 	bl	8008144 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80070be:	f000 fcd3 	bl	8007a68 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80070c2:	f001 f86f 	bl	80081a4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80070c6:	4b18      	ldr	r3, [pc, #96]	; (8007128 <vTaskSuspend+0x104>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68fa      	ldr	r2, [r7, #12]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d127      	bne.n	8007120 <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 80070d0:	4b19      	ldr	r3, [pc, #100]	; (8007138 <vTaskSuspend+0x114>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d017      	beq.n	8007108 <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80070d8:	4b18      	ldr	r3, [pc, #96]	; (800713c <vTaskSuspend+0x118>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d00a      	beq.n	80070f6 <vTaskSuspend+0xd2>
	__asm volatile
 80070e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e4:	f383 8811 	msr	BASEPRI, r3
 80070e8:	f3bf 8f6f 	isb	sy
 80070ec:	f3bf 8f4f 	dsb	sy
 80070f0:	60bb      	str	r3, [r7, #8]
}
 80070f2:	bf00      	nop
 80070f4:	e7fe      	b.n	80070f4 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 80070f6:	4b12      	ldr	r3, [pc, #72]	; (8007140 <vTaskSuspend+0x11c>)
 80070f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070fc:	601a      	str	r2, [r3, #0]
 80070fe:	f3bf 8f4f 	dsb	sy
 8007102:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007106:	e00b      	b.n	8007120 <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8007108:	4b0a      	ldr	r3, [pc, #40]	; (8007134 <vTaskSuspend+0x110>)
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	4b0d      	ldr	r3, [pc, #52]	; (8007144 <vTaskSuspend+0x120>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	429a      	cmp	r2, r3
 8007112:	d103      	bne.n	800711c <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 8007114:	4b04      	ldr	r3, [pc, #16]	; (8007128 <vTaskSuspend+0x104>)
 8007116:	2200      	movs	r2, #0
 8007118:	601a      	str	r2, [r3, #0]
	}
 800711a:	e001      	b.n	8007120 <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 800711c:	f000 fa88 	bl	8007630 <vTaskSwitchContext>
	}
 8007120:	bf00      	nop
 8007122:	3710      	adds	r7, #16
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	200002bc 	.word	0x200002bc
 800712c:	200002c0 	.word	0x200002c0
 8007130:	200003c4 	.word	0x200003c4
 8007134:	200003a8 	.word	0x200003a8
 8007138:	200003c8 	.word	0x200003c8
 800713c:	200003e4 	.word	0x200003e4
 8007140:	e000ed04 	.word	0xe000ed04
 8007144:	200003bc 	.word	0x200003bc

08007148 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8007148:	b480      	push	{r7}
 800714a:	b087      	sub	sp, #28
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8007150:	2300      	movs	r3, #0
 8007152:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d10a      	bne.n	8007174 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800715e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007162:	f383 8811 	msr	BASEPRI, r3
 8007166:	f3bf 8f6f 	isb	sy
 800716a:	f3bf 8f4f 	dsb	sy
 800716e:	60fb      	str	r3, [r7, #12]
}
 8007170:	bf00      	nop
 8007172:	e7fe      	b.n	8007172 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	695b      	ldr	r3, [r3, #20]
 8007178:	4a0a      	ldr	r2, [pc, #40]	; (80071a4 <prvTaskIsTaskSuspended+0x5c>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d10a      	bne.n	8007194 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007182:	4a09      	ldr	r2, [pc, #36]	; (80071a8 <prvTaskIsTaskSuspended+0x60>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d005      	beq.n	8007194 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800718c:	2b00      	cmp	r3, #0
 800718e:	d101      	bne.n	8007194 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8007190:	2301      	movs	r3, #1
 8007192:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007194:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8007196:	4618      	mov	r0, r3
 8007198:	371c      	adds	r7, #28
 800719a:	46bd      	mov	sp, r7
 800719c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a0:	4770      	bx	lr
 80071a2:	bf00      	nop
 80071a4:	200003a8 	.word	0x200003a8
 80071a8:	2000037c 	.word	0x2000037c

080071ac <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d10a      	bne.n	80071d4 <vTaskResume+0x28>
	__asm volatile
 80071be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c2:	f383 8811 	msr	BASEPRI, r3
 80071c6:	f3bf 8f6f 	isb	sy
 80071ca:	f3bf 8f4f 	dsb	sy
 80071ce:	60bb      	str	r3, [r7, #8]
}
 80071d0:	bf00      	nop
 80071d2:	e7fe      	b.n	80071d2 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80071d4:	4b20      	ldr	r3, [pc, #128]	; (8007258 <vTaskResume+0xac>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	68fa      	ldr	r2, [r7, #12]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d037      	beq.n	800724e <vTaskResume+0xa2>
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d034      	beq.n	800724e <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 80071e4:	f000 ffae 	bl	8008144 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	f7ff ffad 	bl	8007148 <prvTaskIsTaskSuspended>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d02a      	beq.n	800724a <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	3304      	adds	r3, #4
 80071f8:	4618      	mov	r0, r3
 80071fa:	f7fe ff5d 	bl	80060b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007202:	2201      	movs	r2, #1
 8007204:	409a      	lsls	r2, r3
 8007206:	4b15      	ldr	r3, [pc, #84]	; (800725c <vTaskResume+0xb0>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4313      	orrs	r3, r2
 800720c:	4a13      	ldr	r2, [pc, #76]	; (800725c <vTaskResume+0xb0>)
 800720e:	6013      	str	r3, [r2, #0]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007214:	4613      	mov	r3, r2
 8007216:	009b      	lsls	r3, r3, #2
 8007218:	4413      	add	r3, r2
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	4a10      	ldr	r2, [pc, #64]	; (8007260 <vTaskResume+0xb4>)
 800721e:	441a      	add	r2, r3
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	3304      	adds	r3, #4
 8007224:	4619      	mov	r1, r3
 8007226:	4610      	mov	r0, r2
 8007228:	f7fe fee9 	bl	8005ffe <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007230:	4b09      	ldr	r3, [pc, #36]	; (8007258 <vTaskResume+0xac>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007236:	429a      	cmp	r2, r3
 8007238:	d307      	bcc.n	800724a <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800723a:	4b0a      	ldr	r3, [pc, #40]	; (8007264 <vTaskResume+0xb8>)
 800723c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007240:	601a      	str	r2, [r3, #0]
 8007242:	f3bf 8f4f 	dsb	sy
 8007246:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800724a:	f000 ffab 	bl	80081a4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800724e:	bf00      	nop
 8007250:	3710      	adds	r7, #16
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	200002bc 	.word	0x200002bc
 800725c:	200003c4 	.word	0x200003c4
 8007260:	200002c0 	.word	0x200002c0
 8007264:	e000ed04 	.word	0xe000ed04

08007268 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b08a      	sub	sp, #40	; 0x28
 800726c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800726e:	2300      	movs	r3, #0
 8007270:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007272:	2300      	movs	r3, #0
 8007274:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007276:	463a      	mov	r2, r7
 8007278:	1d39      	adds	r1, r7, #4
 800727a:	f107 0308 	add.w	r3, r7, #8
 800727e:	4618      	mov	r0, r3
 8007280:	f7f9 fd40 	bl	8000d04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007284:	6839      	ldr	r1, [r7, #0]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	68ba      	ldr	r2, [r7, #8]
 800728a:	9202      	str	r2, [sp, #8]
 800728c:	9301      	str	r3, [sp, #4]
 800728e:	2300      	movs	r3, #0
 8007290:	9300      	str	r3, [sp, #0]
 8007292:	2300      	movs	r3, #0
 8007294:	460a      	mov	r2, r1
 8007296:	491e      	ldr	r1, [pc, #120]	; (8007310 <vTaskStartScheduler+0xa8>)
 8007298:	481e      	ldr	r0, [pc, #120]	; (8007314 <vTaskStartScheduler+0xac>)
 800729a:	f7ff fcb1 	bl	8006c00 <xTaskCreateStatic>
 800729e:	4603      	mov	r3, r0
 80072a0:	4a1d      	ldr	r2, [pc, #116]	; (8007318 <vTaskStartScheduler+0xb0>)
 80072a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80072a4:	4b1c      	ldr	r3, [pc, #112]	; (8007318 <vTaskStartScheduler+0xb0>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d002      	beq.n	80072b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80072ac:	2301      	movs	r3, #1
 80072ae:	617b      	str	r3, [r7, #20]
 80072b0:	e001      	b.n	80072b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80072b2:	2300      	movs	r3, #0
 80072b4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d116      	bne.n	80072ea <vTaskStartScheduler+0x82>
	__asm volatile
 80072bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072c0:	f383 8811 	msr	BASEPRI, r3
 80072c4:	f3bf 8f6f 	isb	sy
 80072c8:	f3bf 8f4f 	dsb	sy
 80072cc:	613b      	str	r3, [r7, #16]
}
 80072ce:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80072d0:	4b12      	ldr	r3, [pc, #72]	; (800731c <vTaskStartScheduler+0xb4>)
 80072d2:	f04f 32ff 	mov.w	r2, #4294967295
 80072d6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80072d8:	4b11      	ldr	r3, [pc, #68]	; (8007320 <vTaskStartScheduler+0xb8>)
 80072da:	2201      	movs	r2, #1
 80072dc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80072de:	4b11      	ldr	r3, [pc, #68]	; (8007324 <vTaskStartScheduler+0xbc>)
 80072e0:	2200      	movs	r2, #0
 80072e2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80072e4:	f000 fe8c 	bl	8008000 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80072e8:	e00e      	b.n	8007308 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072f0:	d10a      	bne.n	8007308 <vTaskStartScheduler+0xa0>
	__asm volatile
 80072f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f6:	f383 8811 	msr	BASEPRI, r3
 80072fa:	f3bf 8f6f 	isb	sy
 80072fe:	f3bf 8f4f 	dsb	sy
 8007302:	60fb      	str	r3, [r7, #12]
}
 8007304:	bf00      	nop
 8007306:	e7fe      	b.n	8007306 <vTaskStartScheduler+0x9e>
}
 8007308:	bf00      	nop
 800730a:	3718      	adds	r7, #24
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}
 8007310:	080088b0 	.word	0x080088b0
 8007314:	080078fd 	.word	0x080078fd
 8007318:	200003e0 	.word	0x200003e0
 800731c:	200003dc 	.word	0x200003dc
 8007320:	200003c8 	.word	0x200003c8
 8007324:	200003c0 	.word	0x200003c0

08007328 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007328:	b480      	push	{r7}
 800732a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800732c:	4b04      	ldr	r3, [pc, #16]	; (8007340 <vTaskSuspendAll+0x18>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	3301      	adds	r3, #1
 8007332:	4a03      	ldr	r2, [pc, #12]	; (8007340 <vTaskSuspendAll+0x18>)
 8007334:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007336:	bf00      	nop
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr
 8007340:	200003e4 	.word	0x200003e4

08007344 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800734a:	2300      	movs	r3, #0
 800734c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800734e:	2300      	movs	r3, #0
 8007350:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007352:	4b41      	ldr	r3, [pc, #260]	; (8007458 <xTaskResumeAll+0x114>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d10a      	bne.n	8007370 <xTaskResumeAll+0x2c>
	__asm volatile
 800735a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800735e:	f383 8811 	msr	BASEPRI, r3
 8007362:	f3bf 8f6f 	isb	sy
 8007366:	f3bf 8f4f 	dsb	sy
 800736a:	603b      	str	r3, [r7, #0]
}
 800736c:	bf00      	nop
 800736e:	e7fe      	b.n	800736e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007370:	f000 fee8 	bl	8008144 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007374:	4b38      	ldr	r3, [pc, #224]	; (8007458 <xTaskResumeAll+0x114>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	3b01      	subs	r3, #1
 800737a:	4a37      	ldr	r2, [pc, #220]	; (8007458 <xTaskResumeAll+0x114>)
 800737c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800737e:	4b36      	ldr	r3, [pc, #216]	; (8007458 <xTaskResumeAll+0x114>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d161      	bne.n	800744a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007386:	4b35      	ldr	r3, [pc, #212]	; (800745c <xTaskResumeAll+0x118>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d05d      	beq.n	800744a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800738e:	e02e      	b.n	80073ee <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007390:	4b33      	ldr	r3, [pc, #204]	; (8007460 <xTaskResumeAll+0x11c>)
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	3318      	adds	r3, #24
 800739c:	4618      	mov	r0, r3
 800739e:	f7fe fe8b 	bl	80060b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	3304      	adds	r3, #4
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7fe fe86 	bl	80060b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073b0:	2201      	movs	r2, #1
 80073b2:	409a      	lsls	r2, r3
 80073b4:	4b2b      	ldr	r3, [pc, #172]	; (8007464 <xTaskResumeAll+0x120>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	4a2a      	ldr	r2, [pc, #168]	; (8007464 <xTaskResumeAll+0x120>)
 80073bc:	6013      	str	r3, [r2, #0]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073c2:	4613      	mov	r3, r2
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	4413      	add	r3, r2
 80073c8:	009b      	lsls	r3, r3, #2
 80073ca:	4a27      	ldr	r2, [pc, #156]	; (8007468 <xTaskResumeAll+0x124>)
 80073cc:	441a      	add	r2, r3
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	3304      	adds	r3, #4
 80073d2:	4619      	mov	r1, r3
 80073d4:	4610      	mov	r0, r2
 80073d6:	f7fe fe12 	bl	8005ffe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073de:	4b23      	ldr	r3, [pc, #140]	; (800746c <xTaskResumeAll+0x128>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d302      	bcc.n	80073ee <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80073e8:	4b21      	ldr	r3, [pc, #132]	; (8007470 <xTaskResumeAll+0x12c>)
 80073ea:	2201      	movs	r2, #1
 80073ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80073ee:	4b1c      	ldr	r3, [pc, #112]	; (8007460 <xTaskResumeAll+0x11c>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1cc      	bne.n	8007390 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d001      	beq.n	8007400 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80073fc:	f000 fb34 	bl	8007a68 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007400:	4b1c      	ldr	r3, [pc, #112]	; (8007474 <xTaskResumeAll+0x130>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d010      	beq.n	800742e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800740c:	f000 f858 	bl	80074c0 <xTaskIncrementTick>
 8007410:	4603      	mov	r3, r0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d002      	beq.n	800741c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007416:	4b16      	ldr	r3, [pc, #88]	; (8007470 <xTaskResumeAll+0x12c>)
 8007418:	2201      	movs	r2, #1
 800741a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	3b01      	subs	r3, #1
 8007420:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d1f1      	bne.n	800740c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007428:	4b12      	ldr	r3, [pc, #72]	; (8007474 <xTaskResumeAll+0x130>)
 800742a:	2200      	movs	r2, #0
 800742c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800742e:	4b10      	ldr	r3, [pc, #64]	; (8007470 <xTaskResumeAll+0x12c>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d009      	beq.n	800744a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007436:	2301      	movs	r3, #1
 8007438:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800743a:	4b0f      	ldr	r3, [pc, #60]	; (8007478 <xTaskResumeAll+0x134>)
 800743c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007440:	601a      	str	r2, [r3, #0]
 8007442:	f3bf 8f4f 	dsb	sy
 8007446:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800744a:	f000 feab 	bl	80081a4 <vPortExitCritical>

	return xAlreadyYielded;
 800744e:	68bb      	ldr	r3, [r7, #8]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}
 8007458:	200003e4 	.word	0x200003e4
 800745c:	200003bc 	.word	0x200003bc
 8007460:	2000037c 	.word	0x2000037c
 8007464:	200003c4 	.word	0x200003c4
 8007468:	200002c0 	.word	0x200002c0
 800746c:	200002bc 	.word	0x200002bc
 8007470:	200003d0 	.word	0x200003d0
 8007474:	200003cc 	.word	0x200003cc
 8007478:	e000ed04 	.word	0xe000ed04

0800747c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007482:	4b05      	ldr	r3, [pc, #20]	; (8007498 <xTaskGetTickCount+0x1c>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007488:	687b      	ldr	r3, [r7, #4]
}
 800748a:	4618      	mov	r0, r3
 800748c:	370c      	adds	r7, #12
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr
 8007496:	bf00      	nop
 8007498:	200003c0 	.word	0x200003c0

0800749c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b082      	sub	sp, #8
 80074a0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80074a2:	f000 ff31 	bl	8008308 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80074a6:	2300      	movs	r3, #0
 80074a8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80074aa:	4b04      	ldr	r3, [pc, #16]	; (80074bc <xTaskGetTickCountFromISR+0x20>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80074b0:	683b      	ldr	r3, [r7, #0]
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3708      	adds	r7, #8
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	200003c0 	.word	0x200003c0

080074c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b086      	sub	sp, #24
 80074c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80074c6:	2300      	movs	r3, #0
 80074c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074ca:	4b4e      	ldr	r3, [pc, #312]	; (8007604 <xTaskIncrementTick+0x144>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	f040 808e 	bne.w	80075f0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80074d4:	4b4c      	ldr	r3, [pc, #304]	; (8007608 <xTaskIncrementTick+0x148>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	3301      	adds	r3, #1
 80074da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80074dc:	4a4a      	ldr	r2, [pc, #296]	; (8007608 <xTaskIncrementTick+0x148>)
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d120      	bne.n	800752a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80074e8:	4b48      	ldr	r3, [pc, #288]	; (800760c <xTaskIncrementTick+0x14c>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d00a      	beq.n	8007508 <xTaskIncrementTick+0x48>
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	603b      	str	r3, [r7, #0]
}
 8007504:	bf00      	nop
 8007506:	e7fe      	b.n	8007506 <xTaskIncrementTick+0x46>
 8007508:	4b40      	ldr	r3, [pc, #256]	; (800760c <xTaskIncrementTick+0x14c>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	60fb      	str	r3, [r7, #12]
 800750e:	4b40      	ldr	r3, [pc, #256]	; (8007610 <xTaskIncrementTick+0x150>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a3e      	ldr	r2, [pc, #248]	; (800760c <xTaskIncrementTick+0x14c>)
 8007514:	6013      	str	r3, [r2, #0]
 8007516:	4a3e      	ldr	r2, [pc, #248]	; (8007610 <xTaskIncrementTick+0x150>)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	6013      	str	r3, [r2, #0]
 800751c:	4b3d      	ldr	r3, [pc, #244]	; (8007614 <xTaskIncrementTick+0x154>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	3301      	adds	r3, #1
 8007522:	4a3c      	ldr	r2, [pc, #240]	; (8007614 <xTaskIncrementTick+0x154>)
 8007524:	6013      	str	r3, [r2, #0]
 8007526:	f000 fa9f 	bl	8007a68 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800752a:	4b3b      	ldr	r3, [pc, #236]	; (8007618 <xTaskIncrementTick+0x158>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	693a      	ldr	r2, [r7, #16]
 8007530:	429a      	cmp	r2, r3
 8007532:	d348      	bcc.n	80075c6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007534:	4b35      	ldr	r3, [pc, #212]	; (800760c <xTaskIncrementTick+0x14c>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d104      	bne.n	8007548 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800753e:	4b36      	ldr	r3, [pc, #216]	; (8007618 <xTaskIncrementTick+0x158>)
 8007540:	f04f 32ff 	mov.w	r2, #4294967295
 8007544:	601a      	str	r2, [r3, #0]
					break;
 8007546:	e03e      	b.n	80075c6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007548:	4b30      	ldr	r3, [pc, #192]	; (800760c <xTaskIncrementTick+0x14c>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	429a      	cmp	r2, r3
 800755e:	d203      	bcs.n	8007568 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007560:	4a2d      	ldr	r2, [pc, #180]	; (8007618 <xTaskIncrementTick+0x158>)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007566:	e02e      	b.n	80075c6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	3304      	adds	r3, #4
 800756c:	4618      	mov	r0, r3
 800756e:	f7fe fda3 	bl	80060b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007576:	2b00      	cmp	r3, #0
 8007578:	d004      	beq.n	8007584 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	3318      	adds	r3, #24
 800757e:	4618      	mov	r0, r3
 8007580:	f7fe fd9a 	bl	80060b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007588:	2201      	movs	r2, #1
 800758a:	409a      	lsls	r2, r3
 800758c:	4b23      	ldr	r3, [pc, #140]	; (800761c <xTaskIncrementTick+0x15c>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4313      	orrs	r3, r2
 8007592:	4a22      	ldr	r2, [pc, #136]	; (800761c <xTaskIncrementTick+0x15c>)
 8007594:	6013      	str	r3, [r2, #0]
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800759a:	4613      	mov	r3, r2
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	4413      	add	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	4a1f      	ldr	r2, [pc, #124]	; (8007620 <xTaskIncrementTick+0x160>)
 80075a4:	441a      	add	r2, r3
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	3304      	adds	r3, #4
 80075aa:	4619      	mov	r1, r3
 80075ac:	4610      	mov	r0, r2
 80075ae:	f7fe fd26 	bl	8005ffe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075b6:	4b1b      	ldr	r3, [pc, #108]	; (8007624 <xTaskIncrementTick+0x164>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075bc:	429a      	cmp	r2, r3
 80075be:	d3b9      	bcc.n	8007534 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80075c0:	2301      	movs	r3, #1
 80075c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075c4:	e7b6      	b.n	8007534 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80075c6:	4b17      	ldr	r3, [pc, #92]	; (8007624 <xTaskIncrementTick+0x164>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075cc:	4914      	ldr	r1, [pc, #80]	; (8007620 <xTaskIncrementTick+0x160>)
 80075ce:	4613      	mov	r3, r2
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	4413      	add	r3, r2
 80075d4:	009b      	lsls	r3, r3, #2
 80075d6:	440b      	add	r3, r1
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d901      	bls.n	80075e2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80075de:	2301      	movs	r3, #1
 80075e0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80075e2:	4b11      	ldr	r3, [pc, #68]	; (8007628 <xTaskIncrementTick+0x168>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d007      	beq.n	80075fa <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80075ea:	2301      	movs	r3, #1
 80075ec:	617b      	str	r3, [r7, #20]
 80075ee:	e004      	b.n	80075fa <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80075f0:	4b0e      	ldr	r3, [pc, #56]	; (800762c <xTaskIncrementTick+0x16c>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	3301      	adds	r3, #1
 80075f6:	4a0d      	ldr	r2, [pc, #52]	; (800762c <xTaskIncrementTick+0x16c>)
 80075f8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80075fa:	697b      	ldr	r3, [r7, #20]
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3718      	adds	r7, #24
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}
 8007604:	200003e4 	.word	0x200003e4
 8007608:	200003c0 	.word	0x200003c0
 800760c:	20000374 	.word	0x20000374
 8007610:	20000378 	.word	0x20000378
 8007614:	200003d4 	.word	0x200003d4
 8007618:	200003dc 	.word	0x200003dc
 800761c:	200003c4 	.word	0x200003c4
 8007620:	200002c0 	.word	0x200002c0
 8007624:	200002bc 	.word	0x200002bc
 8007628:	200003d0 	.word	0x200003d0
 800762c:	200003cc 	.word	0x200003cc

08007630 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007630:	b480      	push	{r7}
 8007632:	b087      	sub	sp, #28
 8007634:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007636:	4b27      	ldr	r3, [pc, #156]	; (80076d4 <vTaskSwitchContext+0xa4>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d003      	beq.n	8007646 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800763e:	4b26      	ldr	r3, [pc, #152]	; (80076d8 <vTaskSwitchContext+0xa8>)
 8007640:	2201      	movs	r2, #1
 8007642:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007644:	e03f      	b.n	80076c6 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8007646:	4b24      	ldr	r3, [pc, #144]	; (80076d8 <vTaskSwitchContext+0xa8>)
 8007648:	2200      	movs	r2, #0
 800764a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800764c:	4b23      	ldr	r3, [pc, #140]	; (80076dc <vTaskSwitchContext+0xac>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	fab3 f383 	clz	r3, r3
 8007658:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800765a:	7afb      	ldrb	r3, [r7, #11]
 800765c:	f1c3 031f 	rsb	r3, r3, #31
 8007660:	617b      	str	r3, [r7, #20]
 8007662:	491f      	ldr	r1, [pc, #124]	; (80076e0 <vTaskSwitchContext+0xb0>)
 8007664:	697a      	ldr	r2, [r7, #20]
 8007666:	4613      	mov	r3, r2
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	4413      	add	r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	440b      	add	r3, r1
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d10a      	bne.n	800768c <vTaskSwitchContext+0x5c>
	__asm volatile
 8007676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800767a:	f383 8811 	msr	BASEPRI, r3
 800767e:	f3bf 8f6f 	isb	sy
 8007682:	f3bf 8f4f 	dsb	sy
 8007686:	607b      	str	r3, [r7, #4]
}
 8007688:	bf00      	nop
 800768a:	e7fe      	b.n	800768a <vTaskSwitchContext+0x5a>
 800768c:	697a      	ldr	r2, [r7, #20]
 800768e:	4613      	mov	r3, r2
 8007690:	009b      	lsls	r3, r3, #2
 8007692:	4413      	add	r3, r2
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	4a12      	ldr	r2, [pc, #72]	; (80076e0 <vTaskSwitchContext+0xb0>)
 8007698:	4413      	add	r3, r2
 800769a:	613b      	str	r3, [r7, #16]
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	685a      	ldr	r2, [r3, #4]
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	605a      	str	r2, [r3, #4]
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	685a      	ldr	r2, [r3, #4]
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	3308      	adds	r3, #8
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d104      	bne.n	80076bc <vTaskSwitchContext+0x8c>
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	685a      	ldr	r2, [r3, #4]
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	605a      	str	r2, [r3, #4]
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	4a08      	ldr	r2, [pc, #32]	; (80076e4 <vTaskSwitchContext+0xb4>)
 80076c4:	6013      	str	r3, [r2, #0]
}
 80076c6:	bf00      	nop
 80076c8:	371c      	adds	r7, #28
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	200003e4 	.word	0x200003e4
 80076d8:	200003d0 	.word	0x200003d0
 80076dc:	200003c4 	.word	0x200003c4
 80076e0:	200002c0 	.word	0x200002c0
 80076e4:	200002bc 	.word	0x200002bc

080076e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b084      	sub	sp, #16
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
 80076f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d10a      	bne.n	800770e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80076f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076fc:	f383 8811 	msr	BASEPRI, r3
 8007700:	f3bf 8f6f 	isb	sy
 8007704:	f3bf 8f4f 	dsb	sy
 8007708:	60fb      	str	r3, [r7, #12]
}
 800770a:	bf00      	nop
 800770c:	e7fe      	b.n	800770c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800770e:	4b07      	ldr	r3, [pc, #28]	; (800772c <vTaskPlaceOnEventList+0x44>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	3318      	adds	r3, #24
 8007714:	4619      	mov	r1, r3
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f7fe fc95 	bl	8006046 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800771c:	2101      	movs	r1, #1
 800771e:	6838      	ldr	r0, [r7, #0]
 8007720:	f000 fb7e 	bl	8007e20 <prvAddCurrentTaskToDelayedList>
}
 8007724:	bf00      	nop
 8007726:	3710      	adds	r7, #16
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}
 800772c:	200002bc 	.word	0x200002bc

08007730 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b086      	sub	sp, #24
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d10a      	bne.n	800775c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800774a:	f383 8811 	msr	BASEPRI, r3
 800774e:	f3bf 8f6f 	isb	sy
 8007752:	f3bf 8f4f 	dsb	sy
 8007756:	60fb      	str	r3, [r7, #12]
}
 8007758:	bf00      	nop
 800775a:	e7fe      	b.n	800775a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	3318      	adds	r3, #24
 8007760:	4618      	mov	r0, r3
 8007762:	f7fe fca9 	bl	80060b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007766:	4b1d      	ldr	r3, [pc, #116]	; (80077dc <xTaskRemoveFromEventList+0xac>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d11c      	bne.n	80077a8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	3304      	adds	r3, #4
 8007772:	4618      	mov	r0, r3
 8007774:	f7fe fca0 	bl	80060b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800777c:	2201      	movs	r2, #1
 800777e:	409a      	lsls	r2, r3
 8007780:	4b17      	ldr	r3, [pc, #92]	; (80077e0 <xTaskRemoveFromEventList+0xb0>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4313      	orrs	r3, r2
 8007786:	4a16      	ldr	r2, [pc, #88]	; (80077e0 <xTaskRemoveFromEventList+0xb0>)
 8007788:	6013      	str	r3, [r2, #0]
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800778e:	4613      	mov	r3, r2
 8007790:	009b      	lsls	r3, r3, #2
 8007792:	4413      	add	r3, r2
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	4a13      	ldr	r2, [pc, #76]	; (80077e4 <xTaskRemoveFromEventList+0xb4>)
 8007798:	441a      	add	r2, r3
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	3304      	adds	r3, #4
 800779e:	4619      	mov	r1, r3
 80077a0:	4610      	mov	r0, r2
 80077a2:	f7fe fc2c 	bl	8005ffe <vListInsertEnd>
 80077a6:	e005      	b.n	80077b4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	3318      	adds	r3, #24
 80077ac:	4619      	mov	r1, r3
 80077ae:	480e      	ldr	r0, [pc, #56]	; (80077e8 <xTaskRemoveFromEventList+0xb8>)
 80077b0:	f7fe fc25 	bl	8005ffe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077b8:	4b0c      	ldr	r3, [pc, #48]	; (80077ec <xTaskRemoveFromEventList+0xbc>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077be:	429a      	cmp	r2, r3
 80077c0:	d905      	bls.n	80077ce <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80077c2:	2301      	movs	r3, #1
 80077c4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80077c6:	4b0a      	ldr	r3, [pc, #40]	; (80077f0 <xTaskRemoveFromEventList+0xc0>)
 80077c8:	2201      	movs	r2, #1
 80077ca:	601a      	str	r2, [r3, #0]
 80077cc:	e001      	b.n	80077d2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80077ce:	2300      	movs	r3, #0
 80077d0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80077d2:	697b      	ldr	r3, [r7, #20]
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3718      	adds	r7, #24
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}
 80077dc:	200003e4 	.word	0x200003e4
 80077e0:	200003c4 	.word	0x200003c4
 80077e4:	200002c0 	.word	0x200002c0
 80077e8:	2000037c 	.word	0x2000037c
 80077ec:	200002bc 	.word	0x200002bc
 80077f0:	200003d0 	.word	0x200003d0

080077f4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80077f4:	b480      	push	{r7}
 80077f6:	b083      	sub	sp, #12
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80077fc:	4b06      	ldr	r3, [pc, #24]	; (8007818 <vTaskInternalSetTimeOutState+0x24>)
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007804:	4b05      	ldr	r3, [pc, #20]	; (800781c <vTaskInternalSetTimeOutState+0x28>)
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	605a      	str	r2, [r3, #4]
}
 800780c:	bf00      	nop
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr
 8007818:	200003d4 	.word	0x200003d4
 800781c:	200003c0 	.word	0x200003c0

08007820 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b088      	sub	sp, #32
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10a      	bne.n	8007846 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007834:	f383 8811 	msr	BASEPRI, r3
 8007838:	f3bf 8f6f 	isb	sy
 800783c:	f3bf 8f4f 	dsb	sy
 8007840:	613b      	str	r3, [r7, #16]
}
 8007842:	bf00      	nop
 8007844:	e7fe      	b.n	8007844 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d10a      	bne.n	8007862 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800784c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007850:	f383 8811 	msr	BASEPRI, r3
 8007854:	f3bf 8f6f 	isb	sy
 8007858:	f3bf 8f4f 	dsb	sy
 800785c:	60fb      	str	r3, [r7, #12]
}
 800785e:	bf00      	nop
 8007860:	e7fe      	b.n	8007860 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007862:	f000 fc6f 	bl	8008144 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007866:	4b1d      	ldr	r3, [pc, #116]	; (80078dc <xTaskCheckForTimeOut+0xbc>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	69ba      	ldr	r2, [r7, #24]
 8007872:	1ad3      	subs	r3, r2, r3
 8007874:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800787e:	d102      	bne.n	8007886 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007880:	2300      	movs	r3, #0
 8007882:	61fb      	str	r3, [r7, #28]
 8007884:	e023      	b.n	80078ce <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681a      	ldr	r2, [r3, #0]
 800788a:	4b15      	ldr	r3, [pc, #84]	; (80078e0 <xTaskCheckForTimeOut+0xc0>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	429a      	cmp	r2, r3
 8007890:	d007      	beq.n	80078a2 <xTaskCheckForTimeOut+0x82>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	69ba      	ldr	r2, [r7, #24]
 8007898:	429a      	cmp	r2, r3
 800789a:	d302      	bcc.n	80078a2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800789c:	2301      	movs	r3, #1
 800789e:	61fb      	str	r3, [r7, #28]
 80078a0:	e015      	b.n	80078ce <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	697a      	ldr	r2, [r7, #20]
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d20b      	bcs.n	80078c4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	681a      	ldr	r2, [r3, #0]
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	1ad2      	subs	r2, r2, r3
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f7ff ff9b 	bl	80077f4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80078be:	2300      	movs	r3, #0
 80078c0:	61fb      	str	r3, [r7, #28]
 80078c2:	e004      	b.n	80078ce <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	2200      	movs	r2, #0
 80078c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80078ca:	2301      	movs	r3, #1
 80078cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80078ce:	f000 fc69 	bl	80081a4 <vPortExitCritical>

	return xReturn;
 80078d2:	69fb      	ldr	r3, [r7, #28]
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3720      	adds	r7, #32
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	200003c0 	.word	0x200003c0
 80078e0:	200003d4 	.word	0x200003d4

080078e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80078e4:	b480      	push	{r7}
 80078e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80078e8:	4b03      	ldr	r3, [pc, #12]	; (80078f8 <vTaskMissedYield+0x14>)
 80078ea:	2201      	movs	r2, #1
 80078ec:	601a      	str	r2, [r3, #0]
}
 80078ee:	bf00      	nop
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr
 80078f8:	200003d0 	.word	0x200003d0

080078fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b082      	sub	sp, #8
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007904:	f000 f852 	bl	80079ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007908:	4b06      	ldr	r3, [pc, #24]	; (8007924 <prvIdleTask+0x28>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2b01      	cmp	r3, #1
 800790e:	d9f9      	bls.n	8007904 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007910:	4b05      	ldr	r3, [pc, #20]	; (8007928 <prvIdleTask+0x2c>)
 8007912:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007916:	601a      	str	r2, [r3, #0]
 8007918:	f3bf 8f4f 	dsb	sy
 800791c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007920:	e7f0      	b.n	8007904 <prvIdleTask+0x8>
 8007922:	bf00      	nop
 8007924:	200002c0 	.word	0x200002c0
 8007928:	e000ed04 	.word	0xe000ed04

0800792c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007932:	2300      	movs	r3, #0
 8007934:	607b      	str	r3, [r7, #4]
 8007936:	e00c      	b.n	8007952 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	4613      	mov	r3, r2
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	4413      	add	r3, r2
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	4a12      	ldr	r2, [pc, #72]	; (800798c <prvInitialiseTaskLists+0x60>)
 8007944:	4413      	add	r3, r2
 8007946:	4618      	mov	r0, r3
 8007948:	f7fe fb2c 	bl	8005fa4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	3301      	adds	r3, #1
 8007950:	607b      	str	r3, [r7, #4]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2b06      	cmp	r3, #6
 8007956:	d9ef      	bls.n	8007938 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007958:	480d      	ldr	r0, [pc, #52]	; (8007990 <prvInitialiseTaskLists+0x64>)
 800795a:	f7fe fb23 	bl	8005fa4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800795e:	480d      	ldr	r0, [pc, #52]	; (8007994 <prvInitialiseTaskLists+0x68>)
 8007960:	f7fe fb20 	bl	8005fa4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007964:	480c      	ldr	r0, [pc, #48]	; (8007998 <prvInitialiseTaskLists+0x6c>)
 8007966:	f7fe fb1d 	bl	8005fa4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800796a:	480c      	ldr	r0, [pc, #48]	; (800799c <prvInitialiseTaskLists+0x70>)
 800796c:	f7fe fb1a 	bl	8005fa4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007970:	480b      	ldr	r0, [pc, #44]	; (80079a0 <prvInitialiseTaskLists+0x74>)
 8007972:	f7fe fb17 	bl	8005fa4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007976:	4b0b      	ldr	r3, [pc, #44]	; (80079a4 <prvInitialiseTaskLists+0x78>)
 8007978:	4a05      	ldr	r2, [pc, #20]	; (8007990 <prvInitialiseTaskLists+0x64>)
 800797a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800797c:	4b0a      	ldr	r3, [pc, #40]	; (80079a8 <prvInitialiseTaskLists+0x7c>)
 800797e:	4a05      	ldr	r2, [pc, #20]	; (8007994 <prvInitialiseTaskLists+0x68>)
 8007980:	601a      	str	r2, [r3, #0]
}
 8007982:	bf00      	nop
 8007984:	3708      	adds	r7, #8
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
 800798a:	bf00      	nop
 800798c:	200002c0 	.word	0x200002c0
 8007990:	2000034c 	.word	0x2000034c
 8007994:	20000360 	.word	0x20000360
 8007998:	2000037c 	.word	0x2000037c
 800799c:	20000390 	.word	0x20000390
 80079a0:	200003a8 	.word	0x200003a8
 80079a4:	20000374 	.word	0x20000374
 80079a8:	20000378 	.word	0x20000378

080079ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80079b2:	e019      	b.n	80079e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80079b4:	f000 fbc6 	bl	8008144 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079b8:	4b10      	ldr	r3, [pc, #64]	; (80079fc <prvCheckTasksWaitingTermination+0x50>)
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	68db      	ldr	r3, [r3, #12]
 80079be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	3304      	adds	r3, #4
 80079c4:	4618      	mov	r0, r3
 80079c6:	f7fe fb77 	bl	80060b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80079ca:	4b0d      	ldr	r3, [pc, #52]	; (8007a00 <prvCheckTasksWaitingTermination+0x54>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	3b01      	subs	r3, #1
 80079d0:	4a0b      	ldr	r2, [pc, #44]	; (8007a00 <prvCheckTasksWaitingTermination+0x54>)
 80079d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80079d4:	4b0b      	ldr	r3, [pc, #44]	; (8007a04 <prvCheckTasksWaitingTermination+0x58>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	3b01      	subs	r3, #1
 80079da:	4a0a      	ldr	r2, [pc, #40]	; (8007a04 <prvCheckTasksWaitingTermination+0x58>)
 80079dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80079de:	f000 fbe1 	bl	80081a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 f810 	bl	8007a08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80079e8:	4b06      	ldr	r3, [pc, #24]	; (8007a04 <prvCheckTasksWaitingTermination+0x58>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1e1      	bne.n	80079b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80079f0:	bf00      	nop
 80079f2:	bf00      	nop
 80079f4:	3708      	adds	r7, #8
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	20000390 	.word	0x20000390
 8007a00:	200003bc 	.word	0x200003bc
 8007a04:	200003a4 	.word	0x200003a4

08007a08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b084      	sub	sp, #16
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d108      	bne.n	8007a2c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f000 fd7e 	bl	8008520 <vPortFree>
				vPortFree( pxTCB );
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f000 fd7b 	bl	8008520 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007a2a:	e018      	b.n	8007a5e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d103      	bne.n	8007a3e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f000 fd72 	bl	8008520 <vPortFree>
	}
 8007a3c:	e00f      	b.n	8007a5e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a44:	2b02      	cmp	r3, #2
 8007a46:	d00a      	beq.n	8007a5e <prvDeleteTCB+0x56>
	__asm volatile
 8007a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a4c:	f383 8811 	msr	BASEPRI, r3
 8007a50:	f3bf 8f6f 	isb	sy
 8007a54:	f3bf 8f4f 	dsb	sy
 8007a58:	60fb      	str	r3, [r7, #12]
}
 8007a5a:	bf00      	nop
 8007a5c:	e7fe      	b.n	8007a5c <prvDeleteTCB+0x54>
	}
 8007a5e:	bf00      	nop
 8007a60:	3710      	adds	r7, #16
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}
	...

08007a68 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a6e:	4b0c      	ldr	r3, [pc, #48]	; (8007aa0 <prvResetNextTaskUnblockTime+0x38>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d104      	bne.n	8007a82 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007a78:	4b0a      	ldr	r3, [pc, #40]	; (8007aa4 <prvResetNextTaskUnblockTime+0x3c>)
 8007a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8007a7e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007a80:	e008      	b.n	8007a94 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a82:	4b07      	ldr	r3, [pc, #28]	; (8007aa0 <prvResetNextTaskUnblockTime+0x38>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	68db      	ldr	r3, [r3, #12]
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	4a04      	ldr	r2, [pc, #16]	; (8007aa4 <prvResetNextTaskUnblockTime+0x3c>)
 8007a92:	6013      	str	r3, [r2, #0]
}
 8007a94:	bf00      	nop
 8007a96:	370c      	adds	r7, #12
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr
 8007aa0:	20000374 	.word	0x20000374
 8007aa4:	200003dc 	.word	0x200003dc

08007aa8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007aae:	4b0b      	ldr	r3, [pc, #44]	; (8007adc <xTaskGetSchedulerState+0x34>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d102      	bne.n	8007abc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	607b      	str	r3, [r7, #4]
 8007aba:	e008      	b.n	8007ace <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007abc:	4b08      	ldr	r3, [pc, #32]	; (8007ae0 <xTaskGetSchedulerState+0x38>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d102      	bne.n	8007aca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007ac4:	2302      	movs	r3, #2
 8007ac6:	607b      	str	r3, [r7, #4]
 8007ac8:	e001      	b.n	8007ace <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007aca:	2300      	movs	r3, #0
 8007acc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007ace:	687b      	ldr	r3, [r7, #4]
	}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	370c      	adds	r7, #12
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr
 8007adc:	200003c8 	.word	0x200003c8
 8007ae0:	200003e4 	.word	0x200003e4

08007ae4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007af0:	2300      	movs	r3, #0
 8007af2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d05e      	beq.n	8007bb8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007afe:	4b31      	ldr	r3, [pc, #196]	; (8007bc4 <xTaskPriorityInherit+0xe0>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d24e      	bcs.n	8007ba6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	699b      	ldr	r3, [r3, #24]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	db06      	blt.n	8007b1e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b10:	4b2c      	ldr	r3, [pc, #176]	; (8007bc4 <xTaskPriorityInherit+0xe0>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b16:	f1c3 0207 	rsb	r2, r3, #7
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	6959      	ldr	r1, [r3, #20]
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b26:	4613      	mov	r3, r2
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	4413      	add	r3, r2
 8007b2c:	009b      	lsls	r3, r3, #2
 8007b2e:	4a26      	ldr	r2, [pc, #152]	; (8007bc8 <xTaskPriorityInherit+0xe4>)
 8007b30:	4413      	add	r3, r2
 8007b32:	4299      	cmp	r1, r3
 8007b34:	d12f      	bne.n	8007b96 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	3304      	adds	r3, #4
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f7fe fabc 	bl	80060b8 <uxListRemove>
 8007b40:	4603      	mov	r3, r0
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d10a      	bne.n	8007b5c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b50:	43da      	mvns	r2, r3
 8007b52:	4b1e      	ldr	r3, [pc, #120]	; (8007bcc <xTaskPriorityInherit+0xe8>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4013      	ands	r3, r2
 8007b58:	4a1c      	ldr	r2, [pc, #112]	; (8007bcc <xTaskPriorityInherit+0xe8>)
 8007b5a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007b5c:	4b19      	ldr	r3, [pc, #100]	; (8007bc4 <xTaskPriorityInherit+0xe0>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	409a      	lsls	r2, r3
 8007b6e:	4b17      	ldr	r3, [pc, #92]	; (8007bcc <xTaskPriorityInherit+0xe8>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	4a15      	ldr	r2, [pc, #84]	; (8007bcc <xTaskPriorityInherit+0xe8>)
 8007b76:	6013      	str	r3, [r2, #0]
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b7c:	4613      	mov	r3, r2
 8007b7e:	009b      	lsls	r3, r3, #2
 8007b80:	4413      	add	r3, r2
 8007b82:	009b      	lsls	r3, r3, #2
 8007b84:	4a10      	ldr	r2, [pc, #64]	; (8007bc8 <xTaskPriorityInherit+0xe4>)
 8007b86:	441a      	add	r2, r3
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	3304      	adds	r3, #4
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	4610      	mov	r0, r2
 8007b90:	f7fe fa35 	bl	8005ffe <vListInsertEnd>
 8007b94:	e004      	b.n	8007ba0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007b96:	4b0b      	ldr	r3, [pc, #44]	; (8007bc4 <xTaskPriorityInherit+0xe0>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	60fb      	str	r3, [r7, #12]
 8007ba4:	e008      	b.n	8007bb8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007baa:	4b06      	ldr	r3, [pc, #24]	; (8007bc4 <xTaskPriorityInherit+0xe0>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d201      	bcs.n	8007bb8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
	}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	3710      	adds	r7, #16
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}
 8007bc2:	bf00      	nop
 8007bc4:	200002bc 	.word	0x200002bc
 8007bc8:	200002c0 	.word	0x200002c0
 8007bcc:	200003c4 	.word	0x200003c4

08007bd0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b086      	sub	sp, #24
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d06e      	beq.n	8007cc4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007be6:	4b3a      	ldr	r3, [pc, #232]	; (8007cd0 <xTaskPriorityDisinherit+0x100>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	693a      	ldr	r2, [r7, #16]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d00a      	beq.n	8007c06 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bf4:	f383 8811 	msr	BASEPRI, r3
 8007bf8:	f3bf 8f6f 	isb	sy
 8007bfc:	f3bf 8f4f 	dsb	sy
 8007c00:	60fb      	str	r3, [r7, #12]
}
 8007c02:	bf00      	nop
 8007c04:	e7fe      	b.n	8007c04 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d10a      	bne.n	8007c24 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c12:	f383 8811 	msr	BASEPRI, r3
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	60bb      	str	r3, [r7, #8]
}
 8007c20:	bf00      	nop
 8007c22:	e7fe      	b.n	8007c22 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c28:	1e5a      	subs	r2, r3, #1
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d044      	beq.n	8007cc4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d140      	bne.n	8007cc4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	3304      	adds	r3, #4
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7fe fa36 	bl	80060b8 <uxListRemove>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d115      	bne.n	8007c7e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c56:	491f      	ldr	r1, [pc, #124]	; (8007cd4 <xTaskPriorityDisinherit+0x104>)
 8007c58:	4613      	mov	r3, r2
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4413      	add	r3, r2
 8007c5e:	009b      	lsls	r3, r3, #2
 8007c60:	440b      	add	r3, r1
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d10a      	bne.n	8007c7e <xTaskPriorityDisinherit+0xae>
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c72:	43da      	mvns	r2, r3
 8007c74:	4b18      	ldr	r3, [pc, #96]	; (8007cd8 <xTaskPriorityDisinherit+0x108>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4013      	ands	r3, r2
 8007c7a:	4a17      	ldr	r2, [pc, #92]	; (8007cd8 <xTaskPriorityDisinherit+0x108>)
 8007c7c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c8a:	f1c3 0207 	rsb	r2, r3, #7
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c96:	2201      	movs	r2, #1
 8007c98:	409a      	lsls	r2, r3
 8007c9a:	4b0f      	ldr	r3, [pc, #60]	; (8007cd8 <xTaskPriorityDisinherit+0x108>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	4a0d      	ldr	r2, [pc, #52]	; (8007cd8 <xTaskPriorityDisinherit+0x108>)
 8007ca2:	6013      	str	r3, [r2, #0]
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ca8:	4613      	mov	r3, r2
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	4413      	add	r3, r2
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	4a08      	ldr	r2, [pc, #32]	; (8007cd4 <xTaskPriorityDisinherit+0x104>)
 8007cb2:	441a      	add	r2, r3
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	3304      	adds	r3, #4
 8007cb8:	4619      	mov	r1, r3
 8007cba:	4610      	mov	r0, r2
 8007cbc:	f7fe f99f 	bl	8005ffe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007cc4:	697b      	ldr	r3, [r7, #20]
	}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3718      	adds	r7, #24
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	bf00      	nop
 8007cd0:	200002bc 	.word	0x200002bc
 8007cd4:	200002c0 	.word	0x200002c0
 8007cd8:	200003c4 	.word	0x200003c4

08007cdc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b088      	sub	sp, #32
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007cea:	2301      	movs	r3, #1
 8007cec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d077      	beq.n	8007de4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007cf4:	69bb      	ldr	r3, [r7, #24]
 8007cf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d10a      	bne.n	8007d12 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d00:	f383 8811 	msr	BASEPRI, r3
 8007d04:	f3bf 8f6f 	isb	sy
 8007d08:	f3bf 8f4f 	dsb	sy
 8007d0c:	60fb      	str	r3, [r7, #12]
}
 8007d0e:	bf00      	nop
 8007d10:	e7fe      	b.n	8007d10 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007d12:	69bb      	ldr	r3, [r7, #24]
 8007d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d902      	bls.n	8007d22 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	61fb      	str	r3, [r7, #28]
 8007d20:	e002      	b.n	8007d28 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007d22:	69bb      	ldr	r3, [r7, #24]
 8007d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d26:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007d28:	69bb      	ldr	r3, [r7, #24]
 8007d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d2c:	69fa      	ldr	r2, [r7, #28]
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d058      	beq.n	8007de4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007d32:	69bb      	ldr	r3, [r7, #24]
 8007d34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d36:	697a      	ldr	r2, [r7, #20]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d153      	bne.n	8007de4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007d3c:	4b2b      	ldr	r3, [pc, #172]	; (8007dec <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	69ba      	ldr	r2, [r7, #24]
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d10a      	bne.n	8007d5c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4a:	f383 8811 	msr	BASEPRI, r3
 8007d4e:	f3bf 8f6f 	isb	sy
 8007d52:	f3bf 8f4f 	dsb	sy
 8007d56:	60bb      	str	r3, [r7, #8]
}
 8007d58:	bf00      	nop
 8007d5a:	e7fe      	b.n	8007d5a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007d5c:	69bb      	ldr	r3, [r7, #24]
 8007d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d60:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007d62:	69bb      	ldr	r3, [r7, #24]
 8007d64:	69fa      	ldr	r2, [r7, #28]
 8007d66:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007d68:	69bb      	ldr	r3, [r7, #24]
 8007d6a:	699b      	ldr	r3, [r3, #24]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	db04      	blt.n	8007d7a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	f1c3 0207 	rsb	r2, r3, #7
 8007d76:	69bb      	ldr	r3, [r7, #24]
 8007d78:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007d7a:	69bb      	ldr	r3, [r7, #24]
 8007d7c:	6959      	ldr	r1, [r3, #20]
 8007d7e:	693a      	ldr	r2, [r7, #16]
 8007d80:	4613      	mov	r3, r2
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	4413      	add	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	4a19      	ldr	r2, [pc, #100]	; (8007df0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007d8a:	4413      	add	r3, r2
 8007d8c:	4299      	cmp	r1, r3
 8007d8e:	d129      	bne.n	8007de4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d90:	69bb      	ldr	r3, [r7, #24]
 8007d92:	3304      	adds	r3, #4
 8007d94:	4618      	mov	r0, r3
 8007d96:	f7fe f98f 	bl	80060b8 <uxListRemove>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d10a      	bne.n	8007db6 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007da0:	69bb      	ldr	r3, [r7, #24]
 8007da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da4:	2201      	movs	r2, #1
 8007da6:	fa02 f303 	lsl.w	r3, r2, r3
 8007daa:	43da      	mvns	r2, r3
 8007dac:	4b11      	ldr	r3, [pc, #68]	; (8007df4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4013      	ands	r3, r2
 8007db2:	4a10      	ldr	r2, [pc, #64]	; (8007df4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007db4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dba:	2201      	movs	r2, #1
 8007dbc:	409a      	lsls	r2, r3
 8007dbe:	4b0d      	ldr	r3, [pc, #52]	; (8007df4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	4a0b      	ldr	r2, [pc, #44]	; (8007df4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007dc6:	6013      	str	r3, [r2, #0]
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dcc:	4613      	mov	r3, r2
 8007dce:	009b      	lsls	r3, r3, #2
 8007dd0:	4413      	add	r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	4a06      	ldr	r2, [pc, #24]	; (8007df0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007dd6:	441a      	add	r2, r3
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	3304      	adds	r3, #4
 8007ddc:	4619      	mov	r1, r3
 8007dde:	4610      	mov	r0, r2
 8007de0:	f7fe f90d 	bl	8005ffe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007de4:	bf00      	nop
 8007de6:	3720      	adds	r7, #32
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}
 8007dec:	200002bc 	.word	0x200002bc
 8007df0:	200002c0 	.word	0x200002c0
 8007df4:	200003c4 	.word	0x200003c4

08007df8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007df8:	b480      	push	{r7}
 8007dfa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007dfc:	4b07      	ldr	r3, [pc, #28]	; (8007e1c <pvTaskIncrementMutexHeldCount+0x24>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d004      	beq.n	8007e0e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007e04:	4b05      	ldr	r3, [pc, #20]	; (8007e1c <pvTaskIncrementMutexHeldCount+0x24>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007e0a:	3201      	adds	r2, #1
 8007e0c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8007e0e:	4b03      	ldr	r3, [pc, #12]	; (8007e1c <pvTaskIncrementMutexHeldCount+0x24>)
 8007e10:	681b      	ldr	r3, [r3, #0]
	}
 8007e12:	4618      	mov	r0, r3
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr
 8007e1c:	200002bc 	.word	0x200002bc

08007e20 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007e2a:	4b29      	ldr	r3, [pc, #164]	; (8007ed0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e30:	4b28      	ldr	r3, [pc, #160]	; (8007ed4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	3304      	adds	r3, #4
 8007e36:	4618      	mov	r0, r3
 8007e38:	f7fe f93e 	bl	80060b8 <uxListRemove>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d10b      	bne.n	8007e5a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007e42:	4b24      	ldr	r3, [pc, #144]	; (8007ed4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e48:	2201      	movs	r2, #1
 8007e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e4e:	43da      	mvns	r2, r3
 8007e50:	4b21      	ldr	r3, [pc, #132]	; (8007ed8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4013      	ands	r3, r2
 8007e56:	4a20      	ldr	r2, [pc, #128]	; (8007ed8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007e58:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e60:	d10a      	bne.n	8007e78 <prvAddCurrentTaskToDelayedList+0x58>
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d007      	beq.n	8007e78 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e68:	4b1a      	ldr	r3, [pc, #104]	; (8007ed4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	4619      	mov	r1, r3
 8007e70:	481a      	ldr	r0, [pc, #104]	; (8007edc <prvAddCurrentTaskToDelayedList+0xbc>)
 8007e72:	f7fe f8c4 	bl	8005ffe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007e76:	e026      	b.n	8007ec6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007e78:	68fa      	ldr	r2, [r7, #12]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4413      	add	r3, r2
 8007e7e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007e80:	4b14      	ldr	r3, [pc, #80]	; (8007ed4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	68ba      	ldr	r2, [r7, #8]
 8007e86:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007e88:	68ba      	ldr	r2, [r7, #8]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d209      	bcs.n	8007ea4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e90:	4b13      	ldr	r3, [pc, #76]	; (8007ee0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	4b0f      	ldr	r3, [pc, #60]	; (8007ed4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	3304      	adds	r3, #4
 8007e9a:	4619      	mov	r1, r3
 8007e9c:	4610      	mov	r0, r2
 8007e9e:	f7fe f8d2 	bl	8006046 <vListInsert>
}
 8007ea2:	e010      	b.n	8007ec6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ea4:	4b0f      	ldr	r3, [pc, #60]	; (8007ee4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	4b0a      	ldr	r3, [pc, #40]	; (8007ed4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	3304      	adds	r3, #4
 8007eae:	4619      	mov	r1, r3
 8007eb0:	4610      	mov	r0, r2
 8007eb2:	f7fe f8c8 	bl	8006046 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007eb6:	4b0c      	ldr	r3, [pc, #48]	; (8007ee8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	68ba      	ldr	r2, [r7, #8]
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	d202      	bcs.n	8007ec6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007ec0:	4a09      	ldr	r2, [pc, #36]	; (8007ee8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	6013      	str	r3, [r2, #0]
}
 8007ec6:	bf00      	nop
 8007ec8:	3710      	adds	r7, #16
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}
 8007ece:	bf00      	nop
 8007ed0:	200003c0 	.word	0x200003c0
 8007ed4:	200002bc 	.word	0x200002bc
 8007ed8:	200003c4 	.word	0x200003c4
 8007edc:	200003a8 	.word	0x200003a8
 8007ee0:	20000378 	.word	0x20000378
 8007ee4:	20000374 	.word	0x20000374
 8007ee8:	200003dc 	.word	0x200003dc

08007eec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007eec:	b480      	push	{r7}
 8007eee:	b085      	sub	sp, #20
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	60b9      	str	r1, [r7, #8]
 8007ef6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	3b04      	subs	r3, #4
 8007efc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007f04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	3b04      	subs	r3, #4
 8007f0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	f023 0201 	bic.w	r2, r3, #1
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	3b04      	subs	r3, #4
 8007f1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007f1c:	4a0c      	ldr	r2, [pc, #48]	; (8007f50 <pxPortInitialiseStack+0x64>)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	3b14      	subs	r3, #20
 8007f26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	3b04      	subs	r3, #4
 8007f32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f06f 0202 	mvn.w	r2, #2
 8007f3a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	3b20      	subs	r3, #32
 8007f40:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007f42:	68fb      	ldr	r3, [r7, #12]
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3714      	adds	r7, #20
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr
 8007f50:	08007f55 	.word	0x08007f55

08007f54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007f54:	b480      	push	{r7}
 8007f56:	b085      	sub	sp, #20
 8007f58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007f5e:	4b12      	ldr	r3, [pc, #72]	; (8007fa8 <prvTaskExitError+0x54>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f66:	d00a      	beq.n	8007f7e <prvTaskExitError+0x2a>
	__asm volatile
 8007f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f6c:	f383 8811 	msr	BASEPRI, r3
 8007f70:	f3bf 8f6f 	isb	sy
 8007f74:	f3bf 8f4f 	dsb	sy
 8007f78:	60fb      	str	r3, [r7, #12]
}
 8007f7a:	bf00      	nop
 8007f7c:	e7fe      	b.n	8007f7c <prvTaskExitError+0x28>
	__asm volatile
 8007f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	60bb      	str	r3, [r7, #8]
}
 8007f90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007f92:	bf00      	nop
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d0fc      	beq.n	8007f94 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007f9a:	bf00      	nop
 8007f9c:	bf00      	nop
 8007f9e:	3714      	adds	r7, #20
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr
 8007fa8:	20000014 	.word	0x20000014
 8007fac:	00000000 	.word	0x00000000

08007fb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007fb0:	4b07      	ldr	r3, [pc, #28]	; (8007fd0 <pxCurrentTCBConst2>)
 8007fb2:	6819      	ldr	r1, [r3, #0]
 8007fb4:	6808      	ldr	r0, [r1, #0]
 8007fb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fba:	f380 8809 	msr	PSP, r0
 8007fbe:	f3bf 8f6f 	isb	sy
 8007fc2:	f04f 0000 	mov.w	r0, #0
 8007fc6:	f380 8811 	msr	BASEPRI, r0
 8007fca:	4770      	bx	lr
 8007fcc:	f3af 8000 	nop.w

08007fd0 <pxCurrentTCBConst2>:
 8007fd0:	200002bc 	.word	0x200002bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007fd4:	bf00      	nop
 8007fd6:	bf00      	nop

08007fd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007fd8:	4808      	ldr	r0, [pc, #32]	; (8007ffc <prvPortStartFirstTask+0x24>)
 8007fda:	6800      	ldr	r0, [r0, #0]
 8007fdc:	6800      	ldr	r0, [r0, #0]
 8007fde:	f380 8808 	msr	MSP, r0
 8007fe2:	f04f 0000 	mov.w	r0, #0
 8007fe6:	f380 8814 	msr	CONTROL, r0
 8007fea:	b662      	cpsie	i
 8007fec:	b661      	cpsie	f
 8007fee:	f3bf 8f4f 	dsb	sy
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	df00      	svc	0
 8007ff8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007ffa:	bf00      	nop
 8007ffc:	e000ed08 	.word	0xe000ed08

08008000 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b086      	sub	sp, #24
 8008004:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008006:	4b46      	ldr	r3, [pc, #280]	; (8008120 <xPortStartScheduler+0x120>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a46      	ldr	r2, [pc, #280]	; (8008124 <xPortStartScheduler+0x124>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d10a      	bne.n	8008026 <xPortStartScheduler+0x26>
	__asm volatile
 8008010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	613b      	str	r3, [r7, #16]
}
 8008022:	bf00      	nop
 8008024:	e7fe      	b.n	8008024 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008026:	4b3e      	ldr	r3, [pc, #248]	; (8008120 <xPortStartScheduler+0x120>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a3f      	ldr	r2, [pc, #252]	; (8008128 <xPortStartScheduler+0x128>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d10a      	bne.n	8008046 <xPortStartScheduler+0x46>
	__asm volatile
 8008030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008034:	f383 8811 	msr	BASEPRI, r3
 8008038:	f3bf 8f6f 	isb	sy
 800803c:	f3bf 8f4f 	dsb	sy
 8008040:	60fb      	str	r3, [r7, #12]
}
 8008042:	bf00      	nop
 8008044:	e7fe      	b.n	8008044 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008046:	4b39      	ldr	r3, [pc, #228]	; (800812c <xPortStartScheduler+0x12c>)
 8008048:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	781b      	ldrb	r3, [r3, #0]
 800804e:	b2db      	uxtb	r3, r3
 8008050:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	22ff      	movs	r2, #255	; 0xff
 8008056:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	b2db      	uxtb	r3, r3
 800805e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008060:	78fb      	ldrb	r3, [r7, #3]
 8008062:	b2db      	uxtb	r3, r3
 8008064:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008068:	b2da      	uxtb	r2, r3
 800806a:	4b31      	ldr	r3, [pc, #196]	; (8008130 <xPortStartScheduler+0x130>)
 800806c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800806e:	4b31      	ldr	r3, [pc, #196]	; (8008134 <xPortStartScheduler+0x134>)
 8008070:	2207      	movs	r2, #7
 8008072:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008074:	e009      	b.n	800808a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008076:	4b2f      	ldr	r3, [pc, #188]	; (8008134 <xPortStartScheduler+0x134>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	3b01      	subs	r3, #1
 800807c:	4a2d      	ldr	r2, [pc, #180]	; (8008134 <xPortStartScheduler+0x134>)
 800807e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008080:	78fb      	ldrb	r3, [r7, #3]
 8008082:	b2db      	uxtb	r3, r3
 8008084:	005b      	lsls	r3, r3, #1
 8008086:	b2db      	uxtb	r3, r3
 8008088:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800808a:	78fb      	ldrb	r3, [r7, #3]
 800808c:	b2db      	uxtb	r3, r3
 800808e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008092:	2b80      	cmp	r3, #128	; 0x80
 8008094:	d0ef      	beq.n	8008076 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008096:	4b27      	ldr	r3, [pc, #156]	; (8008134 <xPortStartScheduler+0x134>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f1c3 0307 	rsb	r3, r3, #7
 800809e:	2b04      	cmp	r3, #4
 80080a0:	d00a      	beq.n	80080b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80080a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a6:	f383 8811 	msr	BASEPRI, r3
 80080aa:	f3bf 8f6f 	isb	sy
 80080ae:	f3bf 8f4f 	dsb	sy
 80080b2:	60bb      	str	r3, [r7, #8]
}
 80080b4:	bf00      	nop
 80080b6:	e7fe      	b.n	80080b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80080b8:	4b1e      	ldr	r3, [pc, #120]	; (8008134 <xPortStartScheduler+0x134>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	021b      	lsls	r3, r3, #8
 80080be:	4a1d      	ldr	r2, [pc, #116]	; (8008134 <xPortStartScheduler+0x134>)
 80080c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80080c2:	4b1c      	ldr	r3, [pc, #112]	; (8008134 <xPortStartScheduler+0x134>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80080ca:	4a1a      	ldr	r2, [pc, #104]	; (8008134 <xPortStartScheduler+0x134>)
 80080cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	b2da      	uxtb	r2, r3
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80080d6:	4b18      	ldr	r3, [pc, #96]	; (8008138 <xPortStartScheduler+0x138>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a17      	ldr	r2, [pc, #92]	; (8008138 <xPortStartScheduler+0x138>)
 80080dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80080e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80080e2:	4b15      	ldr	r3, [pc, #84]	; (8008138 <xPortStartScheduler+0x138>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a14      	ldr	r2, [pc, #80]	; (8008138 <xPortStartScheduler+0x138>)
 80080e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80080ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80080ee:	f000 f8dd 	bl	80082ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80080f2:	4b12      	ldr	r3, [pc, #72]	; (800813c <xPortStartScheduler+0x13c>)
 80080f4:	2200      	movs	r2, #0
 80080f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80080f8:	f000 f8fc 	bl	80082f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80080fc:	4b10      	ldr	r3, [pc, #64]	; (8008140 <xPortStartScheduler+0x140>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a0f      	ldr	r2, [pc, #60]	; (8008140 <xPortStartScheduler+0x140>)
 8008102:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008106:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008108:	f7ff ff66 	bl	8007fd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800810c:	f7ff fa90 	bl	8007630 <vTaskSwitchContext>
	prvTaskExitError();
 8008110:	f7ff ff20 	bl	8007f54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008114:	2300      	movs	r3, #0
}
 8008116:	4618      	mov	r0, r3
 8008118:	3718      	adds	r7, #24
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop
 8008120:	e000ed00 	.word	0xe000ed00
 8008124:	410fc271 	.word	0x410fc271
 8008128:	410fc270 	.word	0x410fc270
 800812c:	e000e400 	.word	0xe000e400
 8008130:	200003e8 	.word	0x200003e8
 8008134:	200003ec 	.word	0x200003ec
 8008138:	e000ed20 	.word	0xe000ed20
 800813c:	20000014 	.word	0x20000014
 8008140:	e000ef34 	.word	0xe000ef34

08008144 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
	__asm volatile
 800814a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800814e:	f383 8811 	msr	BASEPRI, r3
 8008152:	f3bf 8f6f 	isb	sy
 8008156:	f3bf 8f4f 	dsb	sy
 800815a:	607b      	str	r3, [r7, #4]
}
 800815c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800815e:	4b0f      	ldr	r3, [pc, #60]	; (800819c <vPortEnterCritical+0x58>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	3301      	adds	r3, #1
 8008164:	4a0d      	ldr	r2, [pc, #52]	; (800819c <vPortEnterCritical+0x58>)
 8008166:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008168:	4b0c      	ldr	r3, [pc, #48]	; (800819c <vPortEnterCritical+0x58>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	2b01      	cmp	r3, #1
 800816e:	d10f      	bne.n	8008190 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008170:	4b0b      	ldr	r3, [pc, #44]	; (80081a0 <vPortEnterCritical+0x5c>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	b2db      	uxtb	r3, r3
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00a      	beq.n	8008190 <vPortEnterCritical+0x4c>
	__asm volatile
 800817a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800817e:	f383 8811 	msr	BASEPRI, r3
 8008182:	f3bf 8f6f 	isb	sy
 8008186:	f3bf 8f4f 	dsb	sy
 800818a:	603b      	str	r3, [r7, #0]
}
 800818c:	bf00      	nop
 800818e:	e7fe      	b.n	800818e <vPortEnterCritical+0x4a>
	}
}
 8008190:	bf00      	nop
 8008192:	370c      	adds	r7, #12
 8008194:	46bd      	mov	sp, r7
 8008196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819a:	4770      	bx	lr
 800819c:	20000014 	.word	0x20000014
 80081a0:	e000ed04 	.word	0xe000ed04

080081a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80081a4:	b480      	push	{r7}
 80081a6:	b083      	sub	sp, #12
 80081a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80081aa:	4b12      	ldr	r3, [pc, #72]	; (80081f4 <vPortExitCritical+0x50>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d10a      	bne.n	80081c8 <vPortExitCritical+0x24>
	__asm volatile
 80081b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b6:	f383 8811 	msr	BASEPRI, r3
 80081ba:	f3bf 8f6f 	isb	sy
 80081be:	f3bf 8f4f 	dsb	sy
 80081c2:	607b      	str	r3, [r7, #4]
}
 80081c4:	bf00      	nop
 80081c6:	e7fe      	b.n	80081c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80081c8:	4b0a      	ldr	r3, [pc, #40]	; (80081f4 <vPortExitCritical+0x50>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	3b01      	subs	r3, #1
 80081ce:	4a09      	ldr	r2, [pc, #36]	; (80081f4 <vPortExitCritical+0x50>)
 80081d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80081d2:	4b08      	ldr	r3, [pc, #32]	; (80081f4 <vPortExitCritical+0x50>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d105      	bne.n	80081e6 <vPortExitCritical+0x42>
 80081da:	2300      	movs	r3, #0
 80081dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	f383 8811 	msr	BASEPRI, r3
}
 80081e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80081e6:	bf00      	nop
 80081e8:	370c      	adds	r7, #12
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr
 80081f2:	bf00      	nop
 80081f4:	20000014 	.word	0x20000014
	...

08008200 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008200:	f3ef 8009 	mrs	r0, PSP
 8008204:	f3bf 8f6f 	isb	sy
 8008208:	4b15      	ldr	r3, [pc, #84]	; (8008260 <pxCurrentTCBConst>)
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	f01e 0f10 	tst.w	lr, #16
 8008210:	bf08      	it	eq
 8008212:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008216:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800821a:	6010      	str	r0, [r2, #0]
 800821c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008220:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008224:	f380 8811 	msr	BASEPRI, r0
 8008228:	f3bf 8f4f 	dsb	sy
 800822c:	f3bf 8f6f 	isb	sy
 8008230:	f7ff f9fe 	bl	8007630 <vTaskSwitchContext>
 8008234:	f04f 0000 	mov.w	r0, #0
 8008238:	f380 8811 	msr	BASEPRI, r0
 800823c:	bc09      	pop	{r0, r3}
 800823e:	6819      	ldr	r1, [r3, #0]
 8008240:	6808      	ldr	r0, [r1, #0]
 8008242:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008246:	f01e 0f10 	tst.w	lr, #16
 800824a:	bf08      	it	eq
 800824c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008250:	f380 8809 	msr	PSP, r0
 8008254:	f3bf 8f6f 	isb	sy
 8008258:	4770      	bx	lr
 800825a:	bf00      	nop
 800825c:	f3af 8000 	nop.w

08008260 <pxCurrentTCBConst>:
 8008260:	200002bc 	.word	0x200002bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008264:	bf00      	nop
 8008266:	bf00      	nop

08008268 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b082      	sub	sp, #8
 800826c:	af00      	add	r7, sp, #0
	__asm volatile
 800826e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008272:	f383 8811 	msr	BASEPRI, r3
 8008276:	f3bf 8f6f 	isb	sy
 800827a:	f3bf 8f4f 	dsb	sy
 800827e:	607b      	str	r3, [r7, #4]
}
 8008280:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008282:	f7ff f91d 	bl	80074c0 <xTaskIncrementTick>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d003      	beq.n	8008294 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800828c:	4b06      	ldr	r3, [pc, #24]	; (80082a8 <SysTick_Handler+0x40>)
 800828e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008292:	601a      	str	r2, [r3, #0]
 8008294:	2300      	movs	r3, #0
 8008296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	f383 8811 	msr	BASEPRI, r3
}
 800829e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80082a0:	bf00      	nop
 80082a2:	3708      	adds	r7, #8
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	e000ed04 	.word	0xe000ed04

080082ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80082ac:	b480      	push	{r7}
 80082ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80082b0:	4b0b      	ldr	r3, [pc, #44]	; (80082e0 <vPortSetupTimerInterrupt+0x34>)
 80082b2:	2200      	movs	r2, #0
 80082b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80082b6:	4b0b      	ldr	r3, [pc, #44]	; (80082e4 <vPortSetupTimerInterrupt+0x38>)
 80082b8:	2200      	movs	r2, #0
 80082ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80082bc:	4b0a      	ldr	r3, [pc, #40]	; (80082e8 <vPortSetupTimerInterrupt+0x3c>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a0a      	ldr	r2, [pc, #40]	; (80082ec <vPortSetupTimerInterrupt+0x40>)
 80082c2:	fba2 2303 	umull	r2, r3, r2, r3
 80082c6:	099b      	lsrs	r3, r3, #6
 80082c8:	4a09      	ldr	r2, [pc, #36]	; (80082f0 <vPortSetupTimerInterrupt+0x44>)
 80082ca:	3b01      	subs	r3, #1
 80082cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80082ce:	4b04      	ldr	r3, [pc, #16]	; (80082e0 <vPortSetupTimerInterrupt+0x34>)
 80082d0:	2207      	movs	r2, #7
 80082d2:	601a      	str	r2, [r3, #0]
}
 80082d4:	bf00      	nop
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop
 80082e0:	e000e010 	.word	0xe000e010
 80082e4:	e000e018 	.word	0xe000e018
 80082e8:	20000008 	.word	0x20000008
 80082ec:	10624dd3 	.word	0x10624dd3
 80082f0:	e000e014 	.word	0xe000e014

080082f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80082f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008304 <vPortEnableVFP+0x10>
 80082f8:	6801      	ldr	r1, [r0, #0]
 80082fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80082fe:	6001      	str	r1, [r0, #0]
 8008300:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008302:	bf00      	nop
 8008304:	e000ed88 	.word	0xe000ed88

08008308 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008308:	b480      	push	{r7}
 800830a:	b085      	sub	sp, #20
 800830c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800830e:	f3ef 8305 	mrs	r3, IPSR
 8008312:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2b0f      	cmp	r3, #15
 8008318:	d914      	bls.n	8008344 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800831a:	4a17      	ldr	r2, [pc, #92]	; (8008378 <vPortValidateInterruptPriority+0x70>)
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	4413      	add	r3, r2
 8008320:	781b      	ldrb	r3, [r3, #0]
 8008322:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008324:	4b15      	ldr	r3, [pc, #84]	; (800837c <vPortValidateInterruptPriority+0x74>)
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	7afa      	ldrb	r2, [r7, #11]
 800832a:	429a      	cmp	r2, r3
 800832c:	d20a      	bcs.n	8008344 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800832e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008332:	f383 8811 	msr	BASEPRI, r3
 8008336:	f3bf 8f6f 	isb	sy
 800833a:	f3bf 8f4f 	dsb	sy
 800833e:	607b      	str	r3, [r7, #4]
}
 8008340:	bf00      	nop
 8008342:	e7fe      	b.n	8008342 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008344:	4b0e      	ldr	r3, [pc, #56]	; (8008380 <vPortValidateInterruptPriority+0x78>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800834c:	4b0d      	ldr	r3, [pc, #52]	; (8008384 <vPortValidateInterruptPriority+0x7c>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	429a      	cmp	r2, r3
 8008352:	d90a      	bls.n	800836a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008358:	f383 8811 	msr	BASEPRI, r3
 800835c:	f3bf 8f6f 	isb	sy
 8008360:	f3bf 8f4f 	dsb	sy
 8008364:	603b      	str	r3, [r7, #0]
}
 8008366:	bf00      	nop
 8008368:	e7fe      	b.n	8008368 <vPortValidateInterruptPriority+0x60>
	}
 800836a:	bf00      	nop
 800836c:	3714      	adds	r7, #20
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop
 8008378:	e000e3f0 	.word	0xe000e3f0
 800837c:	200003e8 	.word	0x200003e8
 8008380:	e000ed0c 	.word	0xe000ed0c
 8008384:	200003ec 	.word	0x200003ec

08008388 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b08a      	sub	sp, #40	; 0x28
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008390:	2300      	movs	r3, #0
 8008392:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008394:	f7fe ffc8 	bl	8007328 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008398:	4b5b      	ldr	r3, [pc, #364]	; (8008508 <pvPortMalloc+0x180>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d101      	bne.n	80083a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80083a0:	f000 f920 	bl	80085e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80083a4:	4b59      	ldr	r3, [pc, #356]	; (800850c <pvPortMalloc+0x184>)
 80083a6:	681a      	ldr	r2, [r3, #0]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	4013      	ands	r3, r2
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	f040 8093 	bne.w	80084d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d01d      	beq.n	80083f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80083b8:	2208      	movs	r2, #8
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	4413      	add	r3, r2
 80083be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f003 0307 	and.w	r3, r3, #7
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d014      	beq.n	80083f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f023 0307 	bic.w	r3, r3, #7
 80083d0:	3308      	adds	r3, #8
 80083d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f003 0307 	and.w	r3, r3, #7
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d00a      	beq.n	80083f4 <pvPortMalloc+0x6c>
	__asm volatile
 80083de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	617b      	str	r3, [r7, #20]
}
 80083f0:	bf00      	nop
 80083f2:	e7fe      	b.n	80083f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d06e      	beq.n	80084d8 <pvPortMalloc+0x150>
 80083fa:	4b45      	ldr	r3, [pc, #276]	; (8008510 <pvPortMalloc+0x188>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	429a      	cmp	r2, r3
 8008402:	d869      	bhi.n	80084d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008404:	4b43      	ldr	r3, [pc, #268]	; (8008514 <pvPortMalloc+0x18c>)
 8008406:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008408:	4b42      	ldr	r3, [pc, #264]	; (8008514 <pvPortMalloc+0x18c>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800840e:	e004      	b.n	800841a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008412:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800841a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	429a      	cmp	r2, r3
 8008422:	d903      	bls.n	800842c <pvPortMalloc+0xa4>
 8008424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d1f1      	bne.n	8008410 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800842c:	4b36      	ldr	r3, [pc, #216]	; (8008508 <pvPortMalloc+0x180>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008432:	429a      	cmp	r2, r3
 8008434:	d050      	beq.n	80084d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008436:	6a3b      	ldr	r3, [r7, #32]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	2208      	movs	r2, #8
 800843c:	4413      	add	r3, r2
 800843e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	6a3b      	ldr	r3, [r7, #32]
 8008446:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800844a:	685a      	ldr	r2, [r3, #4]
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	1ad2      	subs	r2, r2, r3
 8008450:	2308      	movs	r3, #8
 8008452:	005b      	lsls	r3, r3, #1
 8008454:	429a      	cmp	r2, r3
 8008456:	d91f      	bls.n	8008498 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008458:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4413      	add	r3, r2
 800845e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	f003 0307 	and.w	r3, r3, #7
 8008466:	2b00      	cmp	r3, #0
 8008468:	d00a      	beq.n	8008480 <pvPortMalloc+0xf8>
	__asm volatile
 800846a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800846e:	f383 8811 	msr	BASEPRI, r3
 8008472:	f3bf 8f6f 	isb	sy
 8008476:	f3bf 8f4f 	dsb	sy
 800847a:	613b      	str	r3, [r7, #16]
}
 800847c:	bf00      	nop
 800847e:	e7fe      	b.n	800847e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008482:	685a      	ldr	r2, [r3, #4]
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	1ad2      	subs	r2, r2, r3
 8008488:	69bb      	ldr	r3, [r7, #24]
 800848a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800848c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008492:	69b8      	ldr	r0, [r7, #24]
 8008494:	f000 f908 	bl	80086a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008498:	4b1d      	ldr	r3, [pc, #116]	; (8008510 <pvPortMalloc+0x188>)
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	1ad3      	subs	r3, r2, r3
 80084a2:	4a1b      	ldr	r2, [pc, #108]	; (8008510 <pvPortMalloc+0x188>)
 80084a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80084a6:	4b1a      	ldr	r3, [pc, #104]	; (8008510 <pvPortMalloc+0x188>)
 80084a8:	681a      	ldr	r2, [r3, #0]
 80084aa:	4b1b      	ldr	r3, [pc, #108]	; (8008518 <pvPortMalloc+0x190>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d203      	bcs.n	80084ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80084b2:	4b17      	ldr	r3, [pc, #92]	; (8008510 <pvPortMalloc+0x188>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a18      	ldr	r2, [pc, #96]	; (8008518 <pvPortMalloc+0x190>)
 80084b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80084ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084bc:	685a      	ldr	r2, [r3, #4]
 80084be:	4b13      	ldr	r3, [pc, #76]	; (800850c <pvPortMalloc+0x184>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	431a      	orrs	r2, r3
 80084c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80084c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ca:	2200      	movs	r2, #0
 80084cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80084ce:	4b13      	ldr	r3, [pc, #76]	; (800851c <pvPortMalloc+0x194>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	3301      	adds	r3, #1
 80084d4:	4a11      	ldr	r2, [pc, #68]	; (800851c <pvPortMalloc+0x194>)
 80084d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80084d8:	f7fe ff34 	bl	8007344 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80084dc:	69fb      	ldr	r3, [r7, #28]
 80084de:	f003 0307 	and.w	r3, r3, #7
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d00a      	beq.n	80084fc <pvPortMalloc+0x174>
	__asm volatile
 80084e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ea:	f383 8811 	msr	BASEPRI, r3
 80084ee:	f3bf 8f6f 	isb	sy
 80084f2:	f3bf 8f4f 	dsb	sy
 80084f6:	60fb      	str	r3, [r7, #12]
}
 80084f8:	bf00      	nop
 80084fa:	e7fe      	b.n	80084fa <pvPortMalloc+0x172>
	return pvReturn;
 80084fc:	69fb      	ldr	r3, [r7, #28]
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3728      	adds	r7, #40	; 0x28
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}
 8008506:	bf00      	nop
 8008508:	20003ff8 	.word	0x20003ff8
 800850c:	2000400c 	.word	0x2000400c
 8008510:	20003ffc 	.word	0x20003ffc
 8008514:	20003ff0 	.word	0x20003ff0
 8008518:	20004000 	.word	0x20004000
 800851c:	20004004 	.word	0x20004004

08008520 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b086      	sub	sp, #24
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d04d      	beq.n	80085ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008532:	2308      	movs	r3, #8
 8008534:	425b      	negs	r3, r3
 8008536:	697a      	ldr	r2, [r7, #20]
 8008538:	4413      	add	r3, r2
 800853a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	685a      	ldr	r2, [r3, #4]
 8008544:	4b24      	ldr	r3, [pc, #144]	; (80085d8 <vPortFree+0xb8>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	4013      	ands	r3, r2
 800854a:	2b00      	cmp	r3, #0
 800854c:	d10a      	bne.n	8008564 <vPortFree+0x44>
	__asm volatile
 800854e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008552:	f383 8811 	msr	BASEPRI, r3
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	f3bf 8f4f 	dsb	sy
 800855e:	60fb      	str	r3, [r7, #12]
}
 8008560:	bf00      	nop
 8008562:	e7fe      	b.n	8008562 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d00a      	beq.n	8008582 <vPortFree+0x62>
	__asm volatile
 800856c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008570:	f383 8811 	msr	BASEPRI, r3
 8008574:	f3bf 8f6f 	isb	sy
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	60bb      	str	r3, [r7, #8]
}
 800857e:	bf00      	nop
 8008580:	e7fe      	b.n	8008580 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	685a      	ldr	r2, [r3, #4]
 8008586:	4b14      	ldr	r3, [pc, #80]	; (80085d8 <vPortFree+0xb8>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4013      	ands	r3, r2
 800858c:	2b00      	cmp	r3, #0
 800858e:	d01e      	beq.n	80085ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d11a      	bne.n	80085ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	685a      	ldr	r2, [r3, #4]
 800859c:	4b0e      	ldr	r3, [pc, #56]	; (80085d8 <vPortFree+0xb8>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	43db      	mvns	r3, r3
 80085a2:	401a      	ands	r2, r3
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80085a8:	f7fe febe 	bl	8007328 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	685a      	ldr	r2, [r3, #4]
 80085b0:	4b0a      	ldr	r3, [pc, #40]	; (80085dc <vPortFree+0xbc>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4413      	add	r3, r2
 80085b6:	4a09      	ldr	r2, [pc, #36]	; (80085dc <vPortFree+0xbc>)
 80085b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80085ba:	6938      	ldr	r0, [r7, #16]
 80085bc:	f000 f874 	bl	80086a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80085c0:	4b07      	ldr	r3, [pc, #28]	; (80085e0 <vPortFree+0xc0>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	3301      	adds	r3, #1
 80085c6:	4a06      	ldr	r2, [pc, #24]	; (80085e0 <vPortFree+0xc0>)
 80085c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80085ca:	f7fe febb 	bl	8007344 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80085ce:	bf00      	nop
 80085d0:	3718      	adds	r7, #24
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}
 80085d6:	bf00      	nop
 80085d8:	2000400c 	.word	0x2000400c
 80085dc:	20003ffc 	.word	0x20003ffc
 80085e0:	20004008 	.word	0x20004008

080085e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80085e4:	b480      	push	{r7}
 80085e6:	b085      	sub	sp, #20
 80085e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80085ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80085ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80085f0:	4b27      	ldr	r3, [pc, #156]	; (8008690 <prvHeapInit+0xac>)
 80085f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f003 0307 	and.w	r3, r3, #7
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d00c      	beq.n	8008618 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	3307      	adds	r3, #7
 8008602:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f023 0307 	bic.w	r3, r3, #7
 800860a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800860c:	68ba      	ldr	r2, [r7, #8]
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	1ad3      	subs	r3, r2, r3
 8008612:	4a1f      	ldr	r2, [pc, #124]	; (8008690 <prvHeapInit+0xac>)
 8008614:	4413      	add	r3, r2
 8008616:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800861c:	4a1d      	ldr	r2, [pc, #116]	; (8008694 <prvHeapInit+0xb0>)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008622:	4b1c      	ldr	r3, [pc, #112]	; (8008694 <prvHeapInit+0xb0>)
 8008624:	2200      	movs	r2, #0
 8008626:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	68ba      	ldr	r2, [r7, #8]
 800862c:	4413      	add	r3, r2
 800862e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008630:	2208      	movs	r2, #8
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	1a9b      	subs	r3, r3, r2
 8008636:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f023 0307 	bic.w	r3, r3, #7
 800863e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	4a15      	ldr	r2, [pc, #84]	; (8008698 <prvHeapInit+0xb4>)
 8008644:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008646:	4b14      	ldr	r3, [pc, #80]	; (8008698 <prvHeapInit+0xb4>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2200      	movs	r2, #0
 800864c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800864e:	4b12      	ldr	r3, [pc, #72]	; (8008698 <prvHeapInit+0xb4>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	2200      	movs	r2, #0
 8008654:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	68fa      	ldr	r2, [r7, #12]
 800865e:	1ad2      	subs	r2, r2, r3
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008664:	4b0c      	ldr	r3, [pc, #48]	; (8008698 <prvHeapInit+0xb4>)
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	4a0a      	ldr	r2, [pc, #40]	; (800869c <prvHeapInit+0xb8>)
 8008672:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	685b      	ldr	r3, [r3, #4]
 8008678:	4a09      	ldr	r2, [pc, #36]	; (80086a0 <prvHeapInit+0xbc>)
 800867a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800867c:	4b09      	ldr	r3, [pc, #36]	; (80086a4 <prvHeapInit+0xc0>)
 800867e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008682:	601a      	str	r2, [r3, #0]
}
 8008684:	bf00      	nop
 8008686:	3714      	adds	r7, #20
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr
 8008690:	200003f0 	.word	0x200003f0
 8008694:	20003ff0 	.word	0x20003ff0
 8008698:	20003ff8 	.word	0x20003ff8
 800869c:	20004000 	.word	0x20004000
 80086a0:	20003ffc 	.word	0x20003ffc
 80086a4:	2000400c 	.word	0x2000400c

080086a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80086b0:	4b28      	ldr	r3, [pc, #160]	; (8008754 <prvInsertBlockIntoFreeList+0xac>)
 80086b2:	60fb      	str	r3, [r7, #12]
 80086b4:	e002      	b.n	80086bc <prvInsertBlockIntoFreeList+0x14>
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	60fb      	str	r3, [r7, #12]
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d8f7      	bhi.n	80086b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	68ba      	ldr	r2, [r7, #8]
 80086d0:	4413      	add	r3, r2
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d108      	bne.n	80086ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	685a      	ldr	r2, [r3, #4]
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	441a      	add	r2, r3
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	68ba      	ldr	r2, [r7, #8]
 80086f4:	441a      	add	r2, r3
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d118      	bne.n	8008730 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	4b15      	ldr	r3, [pc, #84]	; (8008758 <prvInsertBlockIntoFreeList+0xb0>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	429a      	cmp	r2, r3
 8008708:	d00d      	beq.n	8008726 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	685a      	ldr	r2, [r3, #4]
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	441a      	add	r2, r3
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	601a      	str	r2, [r3, #0]
 8008724:	e008      	b.n	8008738 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008726:	4b0c      	ldr	r3, [pc, #48]	; (8008758 <prvInsertBlockIntoFreeList+0xb0>)
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	601a      	str	r2, [r3, #0]
 800872e:	e003      	b.n	8008738 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008738:	68fa      	ldr	r2, [r7, #12]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	429a      	cmp	r2, r3
 800873e:	d002      	beq.n	8008746 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	687a      	ldr	r2, [r7, #4]
 8008744:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008746:	bf00      	nop
 8008748:	3714      	adds	r7, #20
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr
 8008752:	bf00      	nop
 8008754:	20003ff0 	.word	0x20003ff0
 8008758:	20003ff8 	.word	0x20003ff8

0800875c <__libc_init_array>:
 800875c:	b570      	push	{r4, r5, r6, lr}
 800875e:	4d0d      	ldr	r5, [pc, #52]	; (8008794 <__libc_init_array+0x38>)
 8008760:	4c0d      	ldr	r4, [pc, #52]	; (8008798 <__libc_init_array+0x3c>)
 8008762:	1b64      	subs	r4, r4, r5
 8008764:	10a4      	asrs	r4, r4, #2
 8008766:	2600      	movs	r6, #0
 8008768:	42a6      	cmp	r6, r4
 800876a:	d109      	bne.n	8008780 <__libc_init_array+0x24>
 800876c:	4d0b      	ldr	r5, [pc, #44]	; (800879c <__libc_init_array+0x40>)
 800876e:	4c0c      	ldr	r4, [pc, #48]	; (80087a0 <__libc_init_array+0x44>)
 8008770:	f000 f82e 	bl	80087d0 <_init>
 8008774:	1b64      	subs	r4, r4, r5
 8008776:	10a4      	asrs	r4, r4, #2
 8008778:	2600      	movs	r6, #0
 800877a:	42a6      	cmp	r6, r4
 800877c:	d105      	bne.n	800878a <__libc_init_array+0x2e>
 800877e:	bd70      	pop	{r4, r5, r6, pc}
 8008780:	f855 3b04 	ldr.w	r3, [r5], #4
 8008784:	4798      	blx	r3
 8008786:	3601      	adds	r6, #1
 8008788:	e7ee      	b.n	8008768 <__libc_init_array+0xc>
 800878a:	f855 3b04 	ldr.w	r3, [r5], #4
 800878e:	4798      	blx	r3
 8008790:	3601      	adds	r6, #1
 8008792:	e7f2      	b.n	800877a <__libc_init_array+0x1e>
 8008794:	080088d8 	.word	0x080088d8
 8008798:	080088d8 	.word	0x080088d8
 800879c:	080088d8 	.word	0x080088d8
 80087a0:	080088dc 	.word	0x080088dc

080087a4 <memcpy>:
 80087a4:	440a      	add	r2, r1
 80087a6:	4291      	cmp	r1, r2
 80087a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80087ac:	d100      	bne.n	80087b0 <memcpy+0xc>
 80087ae:	4770      	bx	lr
 80087b0:	b510      	push	{r4, lr}
 80087b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087ba:	4291      	cmp	r1, r2
 80087bc:	d1f9      	bne.n	80087b2 <memcpy+0xe>
 80087be:	bd10      	pop	{r4, pc}

080087c0 <memset>:
 80087c0:	4402      	add	r2, r0
 80087c2:	4603      	mov	r3, r0
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d100      	bne.n	80087ca <memset+0xa>
 80087c8:	4770      	bx	lr
 80087ca:	f803 1b01 	strb.w	r1, [r3], #1
 80087ce:	e7f9      	b.n	80087c4 <memset+0x4>

080087d0 <_init>:
 80087d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d2:	bf00      	nop
 80087d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087d6:	bc08      	pop	{r3}
 80087d8:	469e      	mov	lr, r3
 80087da:	4770      	bx	lr

080087dc <_fini>:
 80087dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087de:	bf00      	nop
 80087e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087e2:	bc08      	pop	{r3}
 80087e4:	469e      	mov	lr, r3
 80087e6:	4770      	bx	lr
