Source Block: hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@61:71@HdlIdDef
  reg     [31:0]    decimation_counter;

  reg               adc_dec_valid_a_filter;
  reg               adc_dec_valid_b_filter;

  reg               filter_enable = 1'b0;

  wire    [25:0]    adc_fir_data_a;
  wire              adc_fir_valid_a;
  wire    [25:0]    adc_fir_data_b;
  wire              adc_fir_valid_b;

Diff Content:
- 66   reg               filter_enable = 1'b0;
+ 66   reg     [4:0]     filter_enable = 5'h00;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@65:75

  reg               filter_enable = 1'b0;

  wire    [25:0]    adc_fir_data_a;
  wire              adc_fir_valid_a;
  wire    [25:0]    adc_fir_data_b;
  wire              adc_fir_valid_b;

  wire    [105:0]   adc_cic_data_a;
  wire              adc_cic_valid_a;
  wire    [105:0]   adc_cic_data_b;

Clone Blocks 2:
hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@63:73
  reg               adc_dec_valid_a_filter;
  reg               adc_dec_valid_b_filter;

  reg               filter_enable = 1'b0;

  wire    [25:0]    adc_fir_data_a;
  wire              adc_fir_valid_a;
  wire    [25:0]    adc_fir_data_b;
  wire              adc_fir_valid_b;

  wire    [105:0]   adc_cic_data_a;

Clone Blocks 3:
hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@64:74
  reg               adc_dec_valid_b_filter;

  reg               filter_enable = 1'b0;

  wire    [25:0]    adc_fir_data_a;
  wire              adc_fir_valid_a;
  wire    [25:0]    adc_fir_data_b;
  wire              adc_fir_valid_b;

  wire    [105:0]   adc_cic_data_a;
  wire              adc_cic_valid_a;

Clone Blocks 4:
hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@66:76
  reg               filter_enable = 1'b0;

  wire    [25:0]    adc_fir_data_a;
  wire              adc_fir_valid_a;
  wire    [25:0]    adc_fir_data_b;
  wire              adc_fir_valid_b;

  wire    [105:0]   adc_cic_data_a;
  wire              adc_cic_valid_a;
  wire    [105:0]   adc_cic_data_b;
  wire              adc_cic_valid_b;

Clone Blocks 5:
hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@59:69
  // internal signals

  reg     [31:0]    decimation_counter;

  reg               adc_dec_valid_a_filter;
  reg               adc_dec_valid_b_filter;

  reg               filter_enable = 1'b0;

  wire    [25:0]    adc_fir_data_a;
  wire              adc_fir_valid_a;

