// Seed: 2246640411
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1
    , id_3
);
  assign id_3 = 1;
  wire id_4 = id_4;
  module_0 modCall_1 (id_3);
  wire id_5;
  wire id_6;
endmodule
macromodule module_2 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output tri id_6,
    input tri0 id_7,
    input wand id_8,
    output wor id_9,
    output tri1 id_10,
    inout tri1 id_11,
    output wand id_12,
    input tri0 id_13
);
endmodule
module module_3 (
    output wor id_0,
    output supply1 id_1,
    input wand id_2,
    output supply1 id_3#(
        .id_8 (id_8),
        .id_9 (1),
        .id_10((1) - id_4)
    ),
    input wire id_4,
    output logic id_5,
    inout supply1 id_6
);
  always_ff id_5 <= ~id_0++;
  module_2 modCall_1 (
      id_6,
      id_0,
      id_1,
      id_1,
      id_4,
      id_2,
      id_6,
      id_4,
      id_2,
      id_1,
      id_1,
      id_6,
      id_3,
      id_2
  );
  assign modCall_1.type_8 = 0;
endmodule
