
---------- Begin Simulation Statistics ----------
sim_seconds                                  5.971016                       # Number of seconds simulated
sim_ticks                                5971015999000                       # Number of ticks simulated
final_tick                               5971015999000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 875026                       # Simulator instruction rate (inst/s)
host_op_rate                                  1400238                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5600405513                       # Simulator tick rate (ticks/s)
host_mem_usage                                 619452                       # Number of bytes of host memory used
host_seconds                                  1066.18                       # Real time elapsed on the host
sim_insts                                   932931538                       # Number of instructions simulated
sim_ops                                    1492899249                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1095872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1121856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    890213888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       890213888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13909592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13909592                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               4352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             183532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                187884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          4352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             4352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       149089181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            149089181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       149089181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              4352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            183532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            149277065                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684801                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56343078                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936874                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           243                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1343332827                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            38                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      11942031998                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   932931538                       # Number of instructions committed
system.cpu.committedOps                    1492899249                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491313312                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                1261125                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080288                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29212131                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491313312                       # number of integer instructions
system.cpu.num_fp_insts                       1261125                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934541370                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1544955357                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              1081305                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              900629                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            157583139                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523314033                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439027877                       # number of memory refs
system.cpu.num_load_insts                   382684799                       # Number of load instructions
system.cpu.num_store_insts                   56343078                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                11942031998                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30551562                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1045475      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                 914274613     61.24%     61.31% # Class of executed instruction
system.cpu.op_class::IntMult                135270005      9.06%     70.37% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560789      0.17%     70.54% # Class of executed instruction
system.cpu.op_class::FloatAdd                  360135      0.02%     70.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                       94      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                       46      0.00%     70.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                  360215      0.02%     70.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::MemRead                382684753     25.63%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                55982628      3.75%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  46      0.00%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             360450      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492899249                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.836130                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439027879                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3127102                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.394486                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            770000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.836130                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881182860                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881182860                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379578031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379578031                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       715339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         715339                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380293370                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380293370                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380293370                       # number of overall hits
system.cpu.dcache.overall_hits::total       380293370                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106770                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627739                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627739                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58734509                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58734509                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58734509                       # number of overall misses
system.cpu.dcache.overall_misses::total      58734509                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86253473000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86253473000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4161006223500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4161006223500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4247259696500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4247259696500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4247259696500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4247259696500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56343078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56343078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439027879                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439027879                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439027879                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439027879                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987304                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133783                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27763.070005                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27763.070005                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74800.923034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74800.923034                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 72312.849274                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72312.849274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 72312.849274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72312.849274                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6675                       # number of writebacks
system.cpu.dcache.writebacks::total              6675                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106770                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106770                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627739                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58734509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58734509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58734509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58734509                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  83146703000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83146703000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4105378484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4105378484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4188525187500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4188525187500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4188525187500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4188525187500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26763.070005                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26763.070005                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73800.923034                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73800.923034                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71312.849274                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71312.849274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71312.849274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71312.849274                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126590                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           319.912506                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1343332827                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               409                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3284432.339853                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   319.912506                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.624829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.624829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2686666063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2686666063                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1343332418                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1343332418                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1343332418                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1343332418                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1343332418                       # number of overall hits
system.cpu.icache.overall_hits::total      1343332418                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          409                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           409                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          409                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            409                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          409                       # number of overall misses
system.cpu.icache.overall_misses::total           409                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    130517500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    130517500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    130517500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    130517500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    130517500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    130517500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1343332827                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1343332827                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1343332827                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1343332827                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1343332827                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1343332827                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 319113.691932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 319113.691932                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 319113.691932                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 319113.691932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 319113.691932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 319113.691932                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           71                       # number of writebacks
system.cpu.icache.writebacks::total                71                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          409                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    130108500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    130108500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    130108500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    130108500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    130108500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    130108500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 318113.691932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 318113.691932                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 318113.691932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 318113.691932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 318113.691932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 318113.691932                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.848510                       # Cycle average of tags in use
system.l2.tags.total_refs                   117484203                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1711183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.656715                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.003473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.063859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2044.781177                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998949                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1648                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941584815                       # Number of tag accesses
system.l2.tags.data_accesses                941584815                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         6675                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6675                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           71                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               71                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55622625                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55622625                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809365                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809365                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1685                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1412995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1412995                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1414680                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1414683                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data              1414680                       # number of overall hits
system.l2.overall_hits::total                 1414683                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27798042                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27798042                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18647                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              406                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693775                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 406                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1712422                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712828                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                406                       # number of overall misses
system.l2.overall_misses::cpu.data            1712422                       # number of overall misses
system.l2.overall_misses::total               1712828                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3718865671000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3718865671000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10875137500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10875137500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    129453500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    129453500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63650098500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63650098500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     129453500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   74525236000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      74654689500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    129453500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  74525236000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     74654689500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         6675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55622625                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55622625                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607407                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607407                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               409                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3127102                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127511                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              409                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3127102                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127511                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.917126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917126                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.992665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.992665                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545188                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.992665                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547665                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.992665                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547665                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 133781.568896                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 133781.568896                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 583211.106344                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 583211.106344                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 318850.985222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 318850.985222                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37578.839279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37578.839279                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 318850.985222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 43520.368227                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 43585.631190                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 318850.985222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 43520.368227                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 43585.631190                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                20550                       # number of writebacks
system.l2.writebacks::total                     20550                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27798042                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27798042                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18647                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693775                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693775                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1712422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1712422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712828                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3440885251000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3440885251000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10688667500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10688667500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    125393500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    125393500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46712348500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46712348500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    125393500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  57401016000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  57526409500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    125393500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  57401016000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57526409500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.917126                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917126                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.992665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.992665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545188                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.992665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547665                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.992665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547665                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 123781.568896                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 123781.568896                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 573211.106344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 573211.106344                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 308850.985222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 308850.985222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27578.839279                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27578.839279                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 308850.985222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 33520.368227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 33585.631190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 308850.985222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 33520.368227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 33585.631190                       # average overall mshr miss latency
system.l2.replacements                        1709135                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14218.529244                       # Cycle average of tags in use
system.l3.tags.total_refs                    59031938                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17529                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3367.672885                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        215.391293                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14003.137951                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.013146                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.854684                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.867830                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16322                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236145285                       # Number of tag accesses
system.l3.tags.data_accesses                236145285                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        20550                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            20550                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27812254                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27812254                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905356                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905356                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                247                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   247                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693385                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693385                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693632                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693632                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693632                       # number of overall hits
system.l3.overall_hits::total                 1693632                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894350                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894350                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16736                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16736                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          406                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          390                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             796                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 406                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17126                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17532                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                406                       # number of overall misses
system.l3.overall_misses::cpu.data              17126                       # number of overall misses
system.l3.overall_misses::total                 17532                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2905878809000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2905878809000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  10269081000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   10269081000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    120927500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    139971000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    260898500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     120927500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   10409052000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      10529979500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    120927500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  10409052000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     10529979500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        20550                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        20550                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27812254                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27812254                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799706                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799706                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16983                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16983                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          406                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693775                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694181                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               406                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710758                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711164                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              406                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710758                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711164                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499802                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499802                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.985456                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.985456                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000230                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000470                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010011                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010246                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010011                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010246                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 209141.039991                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 209141.039991                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 613592.315966                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 613592.315966                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 297850.985222                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data       358900                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 327761.934673                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 297850.985222                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 607792.362490                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 600614.847137                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 297850.985222                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 607792.362490                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 600614.847137                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  763                       # number of writebacks
system.l3.writebacks::total                       763                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13894350                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894350                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16736                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16736                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          406                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          390                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          796                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            406                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17126                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17532                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           406                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17126                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17532                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2683569209000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2683569209000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  10001305000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10001305000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    114431500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    133731000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    248162500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    114431500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  10135036000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  10249467500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    114431500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  10135036000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  10249467500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499802                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499802                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.985456                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.985456                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000230                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000470                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010011                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010246                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010011                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010246                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 193141.039991                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 193141.039991                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 597592.315966                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 597592.315966                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 281850.985222                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data       342900                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 311761.934673                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 281850.985222                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 591792.362490                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 584614.847137                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 281850.985222                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 591792.362490                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 584614.847137                       # average overall mshr miss latency
system.l3.replacements                           1145                       # number of replacements
system.membus.snoop_filter.tot_requests      13912710                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13895181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          763                       # Transaction distribution
system.membus.trans_dist::WriteClean         13908829                       # Transaction distribution
system.membus.trans_dist::CleanEvict               65                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894353                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16733                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16733                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           796                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27839068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27839068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27839068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891335744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891335744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891335744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911882                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911882    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911882                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95075155500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89183500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61861579                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58734068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41721726                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41721726                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3107179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        27232                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           71                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97343708                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4808818                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607407                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607407                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           409                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106770                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176218233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176219122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3760409728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3760440448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43430543                       # Total snoops (count)
system.tol2bus.snoopTraffic                2671464960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102165461                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.408374                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491533                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60443735     59.16%     59.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41721726     40.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102165461                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       114371473000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            613500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32494356500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31219685                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29508521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       13909154                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     13909154                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 5971015999000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694181                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21313                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41721083                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1688647                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799706                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799706                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16983                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16983                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694181                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88542809                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890813952                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13909974                       # Total snoops (count)
system.tol3bus.snoopTraffic                 890213888                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         43420844                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.320334                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.466605                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               29511690     67.97%     67.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13909154     32.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           43420844                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57348773500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16466599000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
