<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIRegisterInfo.h source code [llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SIRegisterInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIRegisterInfo.h.html'>SIRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIRegisterInfo.h - SI Register Info Interface ----------*- C++ -*--===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Interface definition for SIRegisterInfo</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H">LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H">LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPURegisterInfo.h.html">"AMDGPURegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" id="llvm::GCNSubtarget">GCNSubtarget</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" id="llvm::LiveIntervals">LiveIntervals</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="SIFrameLowering.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" id="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>class</b> <dfn class="type def" id="llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</dfn> final : <b>public</b> <a class="type" href="AMDGPURegisterInfo.h.html#llvm::AMDGPURegisterInfo" title='llvm::AMDGPURegisterInfo' data-ref="llvm::AMDGPURegisterInfo">AMDGPURegisterInfo</a> {</td></tr>
<tr><th id="29">29</th><td><b>private</b>:</td></tr>
<tr><th id="30">30</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIRegisterInfo::SGPRSetID" title='llvm::SIRegisterInfo::SGPRSetID' data-ref="llvm::SIRegisterInfo::SGPRSetID">SGPRSetID</dfn>;</td></tr>
<tr><th id="31">31</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIRegisterInfo::VGPRSetID" title='llvm::SIRegisterInfo::VGPRSetID' data-ref="llvm::SIRegisterInfo::VGPRSetID">VGPRSetID</dfn>;</td></tr>
<tr><th id="32">32</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::SIRegisterInfo::SGPRPressureSets" title='llvm::SIRegisterInfo::SGPRPressureSets' data-ref="llvm::SIRegisterInfo::SGPRPressureSets">SGPRPressureSets</dfn>;</td></tr>
<tr><th id="33">33</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::SIRegisterInfo::VGPRPressureSets" title='llvm::SIRegisterInfo::VGPRPressureSets' data-ref="llvm::SIRegisterInfo::VGPRPressureSets">VGPRPressureSets</dfn>;</td></tr>
<tr><th id="34">34</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIRegisterInfo::SpillSGPRToVGPR" title='llvm::SIRegisterInfo::SpillSGPRToVGPR' data-ref="llvm::SIRegisterInfo::SpillSGPRToVGPR">SpillSGPRToVGPR</dfn>;</td></tr>
<tr><th id="35">35</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIRegisterInfo::SpillSGPRToSMEM" title='llvm::SIRegisterInfo::SpillSGPRToSMEM' data-ref="llvm::SIRegisterInfo::SpillSGPRToSMEM">SpillSGPRToSMEM</dfn>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo19classifyPressureSetEjjRNS_9BitVectorE" title='llvm::SIRegisterInfo::classifyPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo19classifyPressureSetEjjRNS_9BitVectorE">classifyPressureSet</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="849PSetID" title='PSetID' data-type='unsigned int' data-ref="849PSetID">PSetID</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="850Reg" title='Reg' data-type='unsigned int' data-ref="850Reg">Reg</dfn>,</td></tr>
<tr><th id="38">38</th><td>                           <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col1 decl" id="851PressureSets" title='PressureSets' data-type='llvm::BitVector &amp;' data-ref="851PressureSets">PressureSets</dfn>) <em>const</em>;</td></tr>
<tr><th id="39">39</th><td><b>public</b>:</td></tr>
<tr><th id="40">40</th><td>  <dfn class="decl" id="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE" title='llvm::SIRegisterInfo::SIRegisterInfo' data-ref="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE">SIRegisterInfo</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="852ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="852ST">ST</dfn>);</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv" title='llvm::SIRegisterInfo::spillSGPRToVGPR' data-ref="_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv">spillSGPRToVGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="43">43</th><td>    <b>return</b> <a class="member" href="#llvm::SIRegisterInfo::SpillSGPRToVGPR" title='llvm::SIRegisterInfo::SpillSGPRToVGPR' data-ref="llvm::SIRegisterInfo::SpillSGPRToVGPR">SpillSGPRToVGPR</a>;</td></tr>
<tr><th id="44">44</th><td>  }</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo15spillSGPRToSMEMEv" title='llvm::SIRegisterInfo::spillSGPRToSMEM' data-ref="_ZNK4llvm14SIRegisterInfo15spillSGPRToSMEMEv">spillSGPRToSMEM</dfn>() <em>const</em> {</td></tr>
<tr><th id="47">47</th><td>    <b>return</b> <a class="member" href="#llvm::SIRegisterInfo::SpillSGPRToSMEM" title='llvm::SIRegisterInfo::SpillSGPRToSMEM' data-ref="llvm::SIRegisterInfo::SpillSGPRToSMEM">SpillSGPRToSMEM</a>;</td></tr>
<tr><th id="48">48</th><td>  }</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <i class="doc">/// Return the end register initially reserved for the scratch buffer in case</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">  /// spilling is needed.</i></td></tr>
<tr><th id="52">52</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg' data-ref="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE">reservedPrivateSegmentBufferReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="853MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="853MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i class="doc">/// Return the end register initially reserved for the scratch wave offset in</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">  /// case spilling is needed.</i></td></tr>
<tr><th id="56">56</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo39reservedPrivateSegmentWaveByteOffsetRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg' data-ref="_ZNK4llvm14SIRegisterInfo39reservedPrivateSegmentWaveByteOffsetRegERKNS_15MachineFunctionE">reservedPrivateSegmentWaveByteOffsetReg</dfn>(</td></tr>
<tr><th id="57">57</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="854MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="854MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="855MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="855MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="856MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="856MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="62">62</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="857MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="857MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="63">63</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="858MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="858MF">MF</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                       <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i>// Stack access is very expensive. CSRs are also the high registers, and we</i></td></tr>
<tr><th id="67">67</th><td><i>  // want to minimize the number of used registers.</i></td></tr>
<tr><th id="68">68</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo18getCSRFirstUseCostEv" title='llvm::SIRegisterInfo::getCSRFirstUseCost' data-ref="_ZNK4llvm14SIRegisterInfo18getCSRFirstUseCostEv">getCSRFirstUseCost</dfn>() <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="69">69</th><td>    <b>return</b> <var>100</var>;</td></tr>
<tr><th id="70">70</th><td>  }</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="859MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="859MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::canRealignStack' data-ref="_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="860MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="860MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="861Fn" title='Fn' data-type='const llvm::MachineFunction &amp;' data-ref="861Fn">Fn</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="862MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="862MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="78">78</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresFrameIndexReplacementScavenging' data-ref="_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE">requiresFrameIndexReplacementScavenging</dfn>(</td></tr>
<tr><th id="79">79</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="863MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="863MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="80">80</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="864Fn" title='Fn' data-type='const llvm::MachineFunction &amp;' data-ref="864Fn">Fn</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::trackLivenessAfterRegAlloc' data-ref="_ZNK4llvm14SIRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE">trackLivenessAfterRegAlloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="865MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="865MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo19getMUBUFInstrOffsetEPKNS_12MachineInstrE" title='llvm::SIRegisterInfo::getMUBUFInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo19getMUBUFInstrOffsetEPKNS_12MachineInstrE">getMUBUFInstrOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="866MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="866MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" title='llvm::SIRegisterInfo::getFrameIndexInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi">getFrameIndexInstrOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="867MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="867MI">MI</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                   <em>int</em> <dfn class="local col8 decl" id="868Idx" title='Idx' data-type='int' data-ref="868Idx">Idx</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::SIRegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="869MI" title='MI' data-type='llvm::MachineInstr *' data-ref="869MI">MI</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="870Offset" title='Offset' data-type='int64_t' data-ref="870Offset">Offset</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil" title='llvm::SIRegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil">materializeFrameBaseRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="871MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="871MBB">MBB</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                    <em>unsigned</em> <dfn class="local col2 decl" id="872BaseReg" title='BaseReg' data-type='unsigned int' data-ref="872BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col3 decl" id="873FrameIdx" title='FrameIdx' data-type='int' data-ref="873FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="874Offset" title='Offset' data-type='int64_t' data-ref="874Offset">Offset</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl" title='llvm::SIRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl">resolveFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="875MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="875MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="876BaseReg" title='BaseReg' data-type='unsigned int' data-ref="876BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="95">95</th><td>                         <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="877Offset" title='Offset' data-type='int64_t' data-ref="877Offset">Offset</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl" title='llvm::SIRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl">isFrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="878MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="878MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="879BaseReg" title='BaseReg' data-type='unsigned int' data-ref="879BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="98">98</th><td>                          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="880Offset" title='Offset' data-type='int64_t' data-ref="880Offset">Offset</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(</td></tr>
<tr><th id="101">101</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="881MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="881MF">MF</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="882Kind" title='Kind' data-type='unsigned int' data-ref="882Kind">Kind</dfn> = <var>0</var>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i class="doc">/// If<span class="command"> \p</span> <span class="arg">OnlyToVGPR</span> is true, this will only succeed if this</i></td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::spillSGPR' data-ref="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">spillSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="883MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="883MI">MI</dfn>,</td></tr>
<tr><th id="105">105</th><td>                 <em>int</em> <dfn class="local col4 decl" id="884FI" title='FI' data-type='int' data-ref="884FI">FI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col5 decl" id="885RS" title='RS' data-type='llvm::RegScavenger *' data-ref="885RS">RS</dfn>,</td></tr>
<tr><th id="106">106</th><td>                 <em>bool</em> <dfn class="local col6 decl" id="886OnlyToVGPR" title='OnlyToVGPR' data-type='bool' data-ref="886OnlyToVGPR">OnlyToVGPR</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::restoreSGPR' data-ref="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">restoreSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="887MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="887MI">MI</dfn>,</td></tr>
<tr><th id="109">109</th><td>                   <em>int</em> <dfn class="local col8 decl" id="888FI" title='FI' data-type='int' data-ref="888FI">FI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col9 decl" id="889RS" title='RS' data-type='llvm::RegScavenger *' data-ref="889RS">RS</dfn>,</td></tr>
<tr><th id="110">110</th><td>                   <em>bool</em> <dfn class="local col0 decl" id="890OnlyToVGPR" title='OnlyToVGPR' data-type='bool' data-ref="890OnlyToVGPR">OnlyToVGPR</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::SIRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="891MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="891MI">MI</dfn>, <em>int</em> <dfn class="local col2 decl" id="892SPAdj" title='SPAdj' data-type='int' data-ref="892SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="113">113</th><td>                           <em>unsigned</em> <dfn class="local col3 decl" id="893FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="893FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="114">114</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col4 decl" id="894RS" title='RS' data-type='llvm::RegScavenger *' data-ref="894RS">RS</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE" title='llvm::SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE">eliminateSGPRToVGPRSpillFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="895MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="895MI">MI</dfn>,</td></tr>
<tr><th id="117">117</th><td>                                          <em>int</em> <dfn class="local col6 decl" id="896FI" title='FI' data-type='int' data-ref="896FI">FI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col7 decl" id="897RS" title='RS' data-type='llvm::RegScavenger *' data-ref="897RS">RS</dfn>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo13getRegAsmNameEj" title='llvm::SIRegisterInfo::getRegAsmName' data-ref="_ZNK4llvm14SIRegisterInfo13getRegAsmNameEj">getRegAsmName</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="898Reg" title='Reg' data-type='unsigned int' data-ref="898Reg">Reg</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo13getHWRegIndexEj" title='llvm::SIRegisterInfo::getHWRegIndex' data-ref="_ZNK4llvm14SIRegisterInfo13getHWRegIndexEj">getHWRegIndex</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="899Reg" title='Reg' data-type='unsigned int' data-ref="899Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;getEncodingValue&apos;">getEncodingValue</span>(Reg) &amp; <var>0xff</var>;</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <i class="doc">/// Return the 'base' register class for this register.</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  /// e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR1 -&gt; SReg_32, etc.</i></td></tr>
<tr><th id="127">127</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="900Reg" title='Reg' data-type='unsigned int' data-ref="900Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this class contains only SGPR registers</i></td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="901RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="901RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="131">131</th><td>    <b>return</b> !<a class="member" href="#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col1 ref" href="#901RC" title='RC' data-ref="901RC">RC</a>);</td></tr>
<tr><th id="132">132</th><td>  }</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this class ID contains only SGPR registers</i></td></tr>
<tr><th id="135">135</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo13isSGPRClassIDEj" title='llvm::SIRegisterInfo::isSGPRClassID' data-ref="_ZNK4llvm14SIRegisterInfo13isSGPRClassIDEj">isSGPRClassID</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="902RCID" title='RCID' data-type='unsigned int' data-ref="902RCID">RCID</dfn>) <em>const</em> {</td></tr>
<tr><th id="136">136</th><td>    <b>return</b> isSGPRClass(<span class='error' title="use of undeclared identifier &apos;getRegClass&apos;">getRegClass</span>(RCID));</td></tr>
<tr><th id="137">137</th><td>  }</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj">isSGPRReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="903MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="903MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="904Reg" title='Reg' data-type='unsigned int' data-ref="904Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="140">140</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="905RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="905RC">RC</dfn>;</td></tr>
<tr><th id="141">141</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#904Reg" title='Reg' data-ref="904Reg">Reg</a>))</td></tr>
<tr><th id="142">142</th><td>      <a class="local col5 ref" href="#905RC" title='RC' data-ref="905RC">RC</a> = <a class="local col3 ref" href="#903MRI" title='MRI' data-ref="903MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#904Reg" title='Reg' data-ref="904Reg">Reg</a>);</td></tr>
<tr><th id="143">143</th><td>    <b>else</b></td></tr>
<tr><th id="144">144</th><td>      <a class="local col5 ref" href="#905RC" title='RC' data-ref="905RC">RC</a> = <a class="member" href="#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</a>(<a class="local col4 ref" href="#904Reg" title='Reg' data-ref="904Reg">Reg</a>);</td></tr>
<tr><th id="145">145</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col5 ref" href="#905RC" title='RC' data-ref="905RC">RC</a>);</td></tr>
<tr><th id="146">146</th><td>  }</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this class contains VGPR registers.</i></td></tr>
<tr><th id="149">149</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="906RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="906RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <i class="doc">/// <span class="command">\returns</span> A VGPR reg class with the same width as<span class="command"> \p</span> <span class="arg">SRC</span></i></td></tr>
<tr><th id="152">152</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</dfn>(</td></tr>
<tr><th id="153">153</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="907SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="907SRC">SRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i class="doc">/// <span class="command">\returns</span> A SGPR reg class with the same width as<span class="command"> \p</span> <span class="arg">SRC</span></i></td></tr>
<tr><th id="156">156</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE">getEquivalentSGPRClass</dfn>(</td></tr>
<tr><th id="157">157</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="908VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="908VRC">VRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <i class="doc">/// <span class="command">\returns</span> The register class that is used for a sub-register of<span class="command"> \p</span> <span class="arg">RC</span> for</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">  /// the given<span class="command"> \p</span> <span class="arg">SubIdx.</span>  If<span class="command"> \p</span> <span class="arg">SubIdx</span> equals NoSubRegister,<span class="command"> \p</span> <span class="arg">RC</span> will</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">  /// be returned.</i></td></tr>
<tr><th id="162">162</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="909RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="909RC">RC</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                            <em>unsigned</em> <dfn class="local col0 decl" id="910SubIdx" title='SubIdx' data-type='unsigned int' data-ref="910SubIdx">SubIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" title='llvm::SIRegisterInfo::shouldRewriteCopySrc' data-ref="_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j">shouldRewriteCopySrc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="911DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="911DefRC">DefRC</dfn>,</td></tr>
<tr><th id="166">166</th><td>                            <em>unsigned</em> <dfn class="local col2 decl" id="912DefSubReg" title='DefSubReg' data-type='unsigned int' data-ref="912DefSubReg">DefSubReg</dfn>,</td></tr>
<tr><th id="167">167</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="913SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="913SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="168">168</th><td>                            <em>unsigned</em> <dfn class="local col4 decl" id="914SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="914SrcSubReg">SrcSubReg</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i class="doc">/// <span class="command">\returns</span> True if operands defined with this operand type can accept</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">  /// a literal constant (i.e. any 32-bit immediate).</i></td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj" title='llvm::SIRegisterInfo::opCanUseLiteralConstant' data-ref="_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj">opCanUseLiteralConstant</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="915OpType" title='OpType' data-type='unsigned int' data-ref="915OpType">OpType</dfn>) <em>const</em> {</td></tr>
<tr><th id="173">173</th><td>    <i>// TODO: 64-bit operands have extending behavior from 32-bit literal.</i></td></tr>
<tr><th id="174">174</th><td>    <b>return</b> <a class="local col5 ref" href="#915OpType" title='OpType' data-ref="915OpType">OpType</a> &gt;= <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FIRST" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FIRST' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FIRST">OPERAND_REG_IMM_FIRST</a> &amp;&amp;</td></tr>
<tr><th id="175">175</th><td>           <a class="local col5 ref" href="#915OpType" title='OpType' data-ref="915OpType">OpType</a> &lt;= <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_LAST" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_LAST' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_LAST">OPERAND_REG_IMM_LAST</a>;</td></tr>
<tr><th id="176">176</th><td>  }</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i class="doc">/// <span class="command">\returns</span> True if operands defined with this operand type can accept</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  /// an inline constant. i.e. An integer value in the range (-16, 64) or</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">  /// -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f.</i></td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj" title='llvm::SIRegisterInfo::opCanUseInlineConstant' data-ref="_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj">opCanUseInlineConstant</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="916OpType" title='OpType' data-type='unsigned int' data-ref="916OpType">OpType</dfn>) <em>const</em> {</td></tr>
<tr><th id="182">182</th><td>    <b>return</b> <a class="local col6 ref" href="#916OpType" title='OpType' data-ref="916OpType">OpType</a> &gt;= <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST" title='llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST' data-ref="llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST">OPERAND_SRC_FIRST</a> &amp;&amp;</td></tr>
<tr><th id="183">183</th><td>           <a class="local col6 ref" href="#916OpType" title='OpType' data-ref="916OpType">OpType</a> &lt;= <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_SRC_LAST" title='llvm::AMDGPU::OperandType::OPERAND_SRC_LAST' data-ref="llvm::AMDGPU::OperandType::OPERAND_SRC_LAST">OPERAND_SRC_LAST</a>;</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::findUnusedRegister' data-ref="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">findUnusedRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="917MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="917MRI">MRI</dfn>,</td></tr>
<tr><th id="187">187</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="918RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="918RC">RC</dfn>,</td></tr>
<tr><th id="188">188</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="919MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="919MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv" title='llvm::SIRegisterInfo::getSGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv">getSGPRPressureSet</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SIRegisterInfo::SGPRSetID" title='llvm::SIRegisterInfo::SGPRSetID' data-ref="llvm::SIRegisterInfo::SGPRSetID">SGPRSetID</a>; };</td></tr>
<tr><th id="191">191</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv" title='llvm::SIRegisterInfo::getVGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv">getVGPRPressureSet</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SIRegisterInfo::VGPRSetID" title='llvm::SIRegisterInfo::VGPRSetID' data-ref="llvm::SIRegisterInfo::VGPRSetID">VGPRSetID</a>; };</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoEj">getRegClassForReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="920MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="920MRI">MRI</dfn>,</td></tr>
<tr><th id="194">194</th><td>                                               <em>unsigned</em> <dfn class="local col1 decl" id="921Reg" title='Reg' data-type='unsigned int' data-ref="921Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="195">195</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="922MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="922MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="923Reg" title='Reg' data-type='unsigned int' data-ref="923Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <b>virtual</b> <em>bool</em></td></tr>
<tr><th id="198">198</th><td>  <span class='error' title="&apos;isDivergentRegClass&apos; marked &apos;override&apos; but does not override any member functions"><dfn class="virtual decl def" id="_ZNK4llvm14SIRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isDivergentRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE">isDivergentRegClass</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="924RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="924RC">RC</dfn>) <em>const</em> override {</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> !<a class="member" href="#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col4 ref" href="#924RC" title='RC' data-ref="924RC">RC</a>);</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo17isSGPRPressureSetEj" title='llvm::SIRegisterInfo::isSGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo17isSGPRPressureSetEj">isSGPRPressureSet</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="925SetID" title='SetID' data-type='unsigned int' data-ref="925SetID">SetID</dfn>) <em>const</em> {</td></tr>
<tr><th id="203">203</th><td>    <b>return</b> <a class="member" href="#llvm::SIRegisterInfo::SGPRPressureSets" title='llvm::SIRegisterInfo::SGPRPressureSets' data-ref="llvm::SIRegisterInfo::SGPRPressureSets">SGPRPressureSets</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#925SetID" title='SetID' data-ref="925SetID">SetID</a>) &amp;&amp; !<a class="member" href="#llvm::SIRegisterInfo::VGPRPressureSets" title='llvm::SIRegisterInfo::VGPRPressureSets' data-ref="llvm::SIRegisterInfo::VGPRPressureSets">VGPRPressureSets</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#925SetID" title='SetID' data-ref="925SetID">SetID</a>);</td></tr>
<tr><th id="204">204</th><td>  }</td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo17isVGPRPressureSetEj" title='llvm::SIRegisterInfo::isVGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo17isVGPRPressureSetEj">isVGPRPressureSet</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="926SetID" title='SetID' data-type='unsigned int' data-ref="926SetID">SetID</dfn>) <em>const</em> {</td></tr>
<tr><th id="206">206</th><td>    <b>return</b> <a class="member" href="#llvm::SIRegisterInfo::VGPRPressureSets" title='llvm::SIRegisterInfo::VGPRPressureSets' data-ref="llvm::SIRegisterInfo::VGPRPressureSets">VGPRPressureSets</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col6 ref" href="#926SetID" title='SetID' data-ref="926SetID">SetID</a>) &amp;&amp; !<a class="member" href="#llvm::SIRegisterInfo::SGPRPressureSets" title='llvm::SIRegisterInfo::SGPRPressureSets' data-ref="llvm::SIRegisterInfo::SGPRPressureSets">SGPRPressureSets</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col6 ref" href="#926SetID" title='SetID' data-ref="926SetID">SetID</a>);</td></tr>
<tr><th id="207">207</th><td>  }</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt; <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="927RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="927RC">RC</dfn>,</td></tr>
<tr><th id="210">210</th><td>                                     <em>unsigned</em> <dfn class="local col8 decl" id="928EltSize" title='EltSize' data-type='unsigned int' data-ref="928EltSize">EltSize</dfn>) <em>const</em>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::SIRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="929MI" title='MI' data-type='llvm::MachineInstr *' data-ref="929MI">MI</dfn>,</td></tr>
<tr><th id="213">213</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="930SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="930SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="214">214</th><td>                      <em>unsigned</em> <dfn class="local col1 decl" id="931SubReg" title='SubReg' data-type='unsigned int' data-ref="931SubReg">SubReg</dfn>,</td></tr>
<tr><th id="215">215</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="932DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="932DstRC">DstRC</dfn>,</td></tr>
<tr><th id="216">216</th><td>                      <em>unsigned</em> <dfn class="local col3 decl" id="933DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="933DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="217">217</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="934NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="934NewRC">NewRC</dfn>,</td></tr>
<tr><th id="218">218</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col5 decl" id="935LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="935LIS">LIS</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="936RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="936RC">RC</dfn>,</td></tr>
<tr><th id="221">221</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="937MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="937MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="938MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="938MF">MF</dfn>,</td></tr>
<tr><th id="224">224</th><td>                                  <em>unsigned</em> <dfn class="local col9 decl" id="939Idx" title='Idx' data-type='unsigned int' data-ref="939Idx">Idx</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <em>const</em> <em>int</em> *<dfn class="decl" id="_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj" title='llvm::SIRegisterInfo::getRegUnitPressureSets' data-ref="_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj">getRegUnitPressureSets</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="940RegUnit" title='RegUnit' data-type='unsigned int' data-ref="940RegUnit">RegUnit</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReturnAddressReg' data-ref="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE">getReturnAddressReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="941MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="941MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="231">231</th><td>  <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="942MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="942MO">MO</dfn>,</td></tr>
<tr><th id="232">232</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="943MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="943MRI">MRI</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i>// Find reaching register definition</i></td></tr>
<tr><th id="235">235</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm14SIRegisterInfo15findReachingDefEjjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" title='llvm::SIRegisterInfo::findReachingDef' data-ref="_ZNK4llvm14SIRegisterInfo15findReachingDefEjjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">findReachingDef</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="944Reg" title='Reg' data-type='unsigned int' data-ref="944Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="945SubReg" title='SubReg' data-type='unsigned int' data-ref="945SubReg">SubReg</dfn>,</td></tr>
<tr><th id="236">236</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="946Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="946Use">Use</dfn>,</td></tr>
<tr><th id="237">237</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="947MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="947MRI">MRI</dfn>,</td></tr>
<tr><th id="238">238</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col8 decl" id="948LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="948LIS">LIS</dfn>) <em>const</em>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><b>private</b>:</td></tr>
<tr><th id="241">241</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjijbjjlPNS_17MachineMemOperandEPNS_12RegScavengerE" title='llvm::SIRegisterInfo::buildSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjijbjjlPNS_17MachineMemOperandEPNS_12RegScavengerE">buildSpillLoadStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="949MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="949MI">MI</dfn>,</td></tr>
<tr><th id="242">242</th><td>                           <em>unsigned</em> <dfn class="local col0 decl" id="950LoadStoreOp" title='LoadStoreOp' data-type='unsigned int' data-ref="950LoadStoreOp">LoadStoreOp</dfn>,</td></tr>
<tr><th id="243">243</th><td>                           <em>int</em> <dfn class="local col1 decl" id="951Index" title='Index' data-type='int' data-ref="951Index">Index</dfn>,</td></tr>
<tr><th id="244">244</th><td>                           <em>unsigned</em> <dfn class="local col2 decl" id="952ValueReg" title='ValueReg' data-type='unsigned int' data-ref="952ValueReg">ValueReg</dfn>,</td></tr>
<tr><th id="245">245</th><td>                           <em>bool</em> <dfn class="local col3 decl" id="953ValueIsKill" title='ValueIsKill' data-type='bool' data-ref="953ValueIsKill">ValueIsKill</dfn>,</td></tr>
<tr><th id="246">246</th><td>                           <em>unsigned</em> <dfn class="local col4 decl" id="954ScratchRsrcReg" title='ScratchRsrcReg' data-type='unsigned int' data-ref="954ScratchRsrcReg">ScratchRsrcReg</dfn>,</td></tr>
<tr><th id="247">247</th><td>                           <em>unsigned</em> <dfn class="local col5 decl" id="955ScratchOffsetReg" title='ScratchOffsetReg' data-type='unsigned int' data-ref="955ScratchOffsetReg">ScratchOffsetReg</dfn>,</td></tr>
<tr><th id="248">248</th><td>                           <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="956InstrOffset" title='InstrOffset' data-type='int64_t' data-ref="956InstrOffset">InstrOffset</dfn>,</td></tr>
<tr><th id="249">249</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="957MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="957MMO">MMO</dfn>,</td></tr>
<tr><th id="250">250</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col8 decl" id="958RS" title='RS' data-type='llvm::RegScavenger *' data-ref="958RS">RS</dfn>) <em>const</em>;</td></tr>
<tr><th id="251">251</th><td>};</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>} <i>// End namespace llvm</i></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="256">256</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
