<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/dmpro2015/v3k/fpga/tb_Core_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="defs" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_textio" />
            <top_module name="std_logic_unsigned" />
            <top_module name="tb_core" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="11" />
   <wvobject fp_name="/tb_core/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_core/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_core/reset_if" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset_if</obj_property>
      <obj_property name="ObjectShortName">reset_if</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_core/processor_enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">processor_enable</obj_property>
      <obj_property name="ObjectShortName">processor_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_core/core_inst/control/state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_core/if_inst/state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_core/core_inst/imem_address" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">imem_address[18:0]</obj_property>
      <obj_property name="ObjectShortName">imem_address[18:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_core/core_inst/imem_data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">imem_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">imem_data_in[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_core/if_inst/sram_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sram_addr[18:0]</obj_property>
      <obj_property name="ObjectShortName">sram_addr[18:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_core/if_inst/sram_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sram_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">sram_data[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_core/if_inst/instruction" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
