=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Processor>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\Proccessor.vhd".
WARNING:Xst:2935 - Signal 'PC_16<15:8>', unconnected in block 'Processor', is tied to its initial value (00000000).
    Summary:
	no macro.
Unit <Processor> synthesized.

Synthesizing Unit <OutputReg>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\OutputReg.vhd".
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <OutputReg> synthesized.

Synthesizing Unit <DualPortMemory>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\DualPortMemory.vhd".
    Found 128x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <DualPortMemory> synthesized.

Synthesizing Unit <MMU>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\MMU.vhd".
WARNING:Xst:647 - Input <I_addr<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit adder for signal <mD_addr> created at line 70.
    Found 16-bit comparator lessequal for signal <n0000> created at line 42
    Found 16-bit comparator greater for signal <D_addr[15]_GND_7_o_LessThan_2_o> created at line 42
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <MMU> synthesized.

Synthesizing Unit <DataPath_C>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\DataPath_C.vhd".
        data_size = 16
        num_registers = 32
    Summary:
	inferred   4 Multiplexer(s).
Unit <DataPath_C> synthesized.

Synthesizing Unit <Reg>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\Reg.vhd".
        data_size = 16
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Reg> synthesized.

Synthesizing Unit <ALU_param>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\ALU_param.vhd".
        N = 16
    Found 16-bit adder for signal <A_itrn[15]_B_itrn[15]_add_27_OUT> created at line 69.
    Found 16-bit adder for signal <A_itrn[15]_GND_11_o_add_31_OUT> created at line 1253.
    Found 16-bit subtractor for signal <A_itrn[15]_B_itrn[15]_sub_26_OUT<15:0>> created at line 70.
    Found 16-bit subtractor for signal <A_itrn[15]_GND_11_o_sub_30_OUT<15:0>> created at line 1320.
    Found 16-bit shifter rotate right for signal <A_itrn[15]_X_itrn[30]_rotate_right_17_OUT> created at line 3021
    Found 16-bit shifter rotate left for signal <A_itrn[15]_X_itrn[30]_rotate_left_19_OUT> created at line 3012
    Found 16-bit shifter arithmetic right for signal <A_itrn[15]_X_itrn[30]_shift_right_21_OUT> created at line 2982
    Found 16-bit shifter logical left for signal <A_itrn[15]_X_itrn[30]_shift_left_23_OUT> created at line 2973
    Found 16-bit 13-to-1 multiplexer for signal <O_itrn> created at line 42.
    Found 16-bit comparator greater for signal <flags<3>> created at line 99
    Found 16-bit comparator greater for signal <flags<4>> created at line 100
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <ALU_param> synthesized.

Synthesizing Unit <regbank>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\otherRegBank.vhd".
    Found 16-bit register for signal <REG02>.
    Found 16-bit register for signal <REG03>.
    Found 16-bit register for signal <REG04>.
    Found 16-bit register for signal <REG05>.
    Found 16-bit register for signal <REG06>.
    Found 16-bit register for signal <REG07>.
    Found 16-bit register for signal <REG08>.
    Found 16-bit register for signal <REG09>.
    Found 16-bit register for signal <REG10>.
    Found 16-bit register for signal <REG11>.
    Found 16-bit register for signal <REG12>.
    Found 16-bit register for signal <REG13>.
    Found 16-bit register for signal <REG14>.
    Found 16-bit register for signal <REG15>.
    Found 16-bit register for signal <REG16>.
    Found 16-bit register for signal <REG17>.
    Found 16-bit register for signal <REG18>.
    Found 16-bit register for signal <REG19>.
    Found 16-bit register for signal <REG20>.
    Found 16-bit register for signal <REG21>.
    Found 16-bit register for signal <REG22>.
    Found 16-bit register for signal <REG23>.
    Found 16-bit register for signal <REG24>.
    Found 16-bit register for signal <REG25>.
    Found 16-bit register for signal <REG26>.
    Found 16-bit register for signal <REG27>.
    Found 16-bit register for signal <REG28>.
    Found 16-bit register for signal <REG29>.
    Found 16-bit register for signal <REG30>.
    Found 16-bit register for signal <REG31>.
    Found 16-bit register for signal <REG01>.
    Found 16-bit 32-to-1 multiplexer for signal <A> created at line 30.
    Found 16-bit 32-to-1 multiplexer for signal <B> created at line 31.
    Summary:
	inferred 496 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <regbank> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\ControlUnit.vhd".
    Summary:
	no macro.
Unit <ControlUnit> synthesized.

Synthesizing Unit <ControlFSM>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\ControlFSM.vhd".
    Found 4-bit register for signal <curr_state>.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ControlFSM> synthesized.

Synthesizing Unit <Sequencer>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\Sequencer.vhd".
WARNING:Xst:647 - Input <STAGE<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instr<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <PC_next>.
    Found 1-bit register for signal <cond_met_i>.
    Found 8-bit register for signal <PC_internal>.
    Found 8-bit adder for signal <PC_internal[7]_GND_46_o_add_13_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <Sequencer> synthesized.

Synthesizing Unit <Decoder_Block>.
    Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\Decoder.vhd".
WARNING:Xst:647 - Input <STAGE<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <STAGE<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <STAGE<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  17 Multiplexer(s).
Unit <Decoder_Block> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x32-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 3
 16-bit addsub                                         : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 39
 1-bit register                                        : 1
 16-bit register                                       : 36
 8-bit register                                        : 2
# Comparators                                          : 4
 16-bit comparator greater                             : 3
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 17
 16-bit 2-to-1 multiplexer                             : 18
 16-bit 32-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter rotate left                            : 1
 16-bit shifter rotate right                           : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================