// Seed: 3830497486
module module_0 (
    output wor id_0
    , id_2
);
  module_2 modCall_1 ();
  wire id_3;
  wire id_4;
  id_5 :
  assert property (@(1'b0 or negedge 1) 1)
  else;
  wire id_6;
  wire id_7;
  assign module_1.id_1 = 0;
  assign id_6 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1
);
  initial disable id_3;
  module_0 modCall_1 (id_1);
endmodule
module module_2;
  supply0 id_2;
  supply1 id_3;
  supply0 id_4;
  assign id_4 = id_3;
  tri1 id_6;
  assign id_6 = 1;
  wire id_7;
endmodule
