{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xczu48dr-ffvg1517-2-e",
      "gen_directory": "../../../../CAMC_Full_128.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "hp_sec": {
        "smartconnect_0": "",
        "One_port8": {
          "CAMC_with": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with1": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with2": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with3": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "axi_interconnect_0": {
            "xbar": "",
            "s00_couplers": {
              "auto_us": ""
            },
            "s01_couplers": {
              "auto_us": ""
            },
            "s02_couplers": {
              "auto_us": ""
            },
            "s03_couplers": {
              "auto_us": ""
            },
            "s04_couplers": {
              "auto_us": ""
            },
            "s05_couplers": {
              "auto_us": ""
            },
            "s06_couplers": {
              "auto_us": ""
            },
            "s07_couplers": {
              "auto_us": ""
            },
            "s08_couplers": {
              "auto_us": ""
            },
            "s09_couplers": {
              "auto_us": ""
            },
            "s10_couplers": {
              "auto_us": ""
            },
            "s11_couplers": {
              "auto_us": ""
            },
            "s12_couplers": {
              "auto_us": ""
            },
            "s13_couplers": {
              "auto_us": ""
            },
            "s14_couplers": {
              "auto_us": ""
            },
            "s15_couplers": {
              "auto_us": ""
            },
            "m00_couplers": {}
          }
        }
      },
      "hp_sec1": {
        "smartconnect_0": "",
        "One_port8": {
          "CAMC_with": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with1": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with2": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with3": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "axi_interconnect_0": {
            "xbar": "",
            "s00_couplers": {
              "auto_us": ""
            },
            "s01_couplers": {
              "auto_us": ""
            },
            "s02_couplers": {
              "auto_us": ""
            },
            "s03_couplers": {
              "auto_us": ""
            },
            "s04_couplers": {
              "auto_us": ""
            },
            "s05_couplers": {
              "auto_us": ""
            },
            "s06_couplers": {
              "auto_us": ""
            },
            "s07_couplers": {
              "auto_us": ""
            },
            "s08_couplers": {
              "auto_us": ""
            },
            "s09_couplers": {
              "auto_us": ""
            },
            "s10_couplers": {
              "auto_us": ""
            },
            "s11_couplers": {
              "auto_us": ""
            },
            "s12_couplers": {
              "auto_us": ""
            },
            "s13_couplers": {
              "auto_us": ""
            },
            "s14_couplers": {
              "auto_us": ""
            },
            "s15_couplers": {
              "auto_us": ""
            },
            "m00_couplers": {}
          }
        }
      },
      "hp_sec2": {
        "smartconnect_0": "",
        "One_port8": {
          "CAMC_with": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with1": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with2": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with3": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "axi_interconnect_0": {
            "xbar": "",
            "s00_couplers": {
              "auto_us": ""
            },
            "s01_couplers": {
              "auto_us": ""
            },
            "s02_couplers": {
              "auto_us": ""
            },
            "s03_couplers": {
              "auto_us": ""
            },
            "s04_couplers": {
              "auto_us": ""
            },
            "s05_couplers": {
              "auto_us": ""
            },
            "s06_couplers": {
              "auto_us": ""
            },
            "s07_couplers": {
              "auto_us": ""
            },
            "s08_couplers": {
              "auto_us": ""
            },
            "s09_couplers": {
              "auto_us": ""
            },
            "s10_couplers": {
              "auto_us": ""
            },
            "s11_couplers": {
              "auto_us": ""
            },
            "s12_couplers": {
              "auto_us": ""
            },
            "s13_couplers": {
              "auto_us": ""
            },
            "s14_couplers": {
              "auto_us": ""
            },
            "s15_couplers": {
              "auto_us": ""
            },
            "m00_couplers": {}
          }
        }
      },
      "smartconnect_0": "",
      "hp_sec3": {
        "smartconnect_0": "",
        "One_port8": {
          "CAMC_with": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with1": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with2": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with3": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "axi_interconnect_0": {
            "xbar": "",
            "s00_couplers": {
              "auto_us": ""
            },
            "s01_couplers": {
              "auto_us": ""
            },
            "s02_couplers": {
              "auto_us": ""
            },
            "s03_couplers": {
              "auto_us": ""
            },
            "s04_couplers": {
              "auto_us": ""
            },
            "s05_couplers": {
              "auto_us": ""
            },
            "s06_couplers": {
              "auto_us": ""
            },
            "s07_couplers": {
              "auto_us": ""
            },
            "s08_couplers": {
              "auto_us": ""
            },
            "s09_couplers": {
              "auto_us": ""
            },
            "s10_couplers": {
              "auto_us": ""
            },
            "s11_couplers": {
              "auto_us": ""
            },
            "s12_couplers": {
              "auto_us": ""
            },
            "s13_couplers": {
              "auto_us": ""
            },
            "s14_couplers": {
              "auto_us": ""
            },
            "s15_couplers": {
              "auto_us": ""
            },
            "m00_couplers": {}
          }
        }
      },
      "hp_sec4": {
        "smartconnect_0": "",
        "One_port8": {
          "CAMC_with": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with1": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with2": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with3": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "axi_interconnect_0": {
            "xbar": "",
            "s00_couplers": {
              "auto_us": ""
            },
            "s01_couplers": {
              "auto_us": ""
            },
            "s02_couplers": {
              "auto_us": ""
            },
            "s03_couplers": {
              "auto_us": ""
            },
            "s04_couplers": {
              "auto_us": ""
            },
            "s05_couplers": {
              "auto_us": ""
            },
            "s06_couplers": {
              "auto_us": ""
            },
            "s07_couplers": {
              "auto_us": ""
            },
            "s08_couplers": {
              "auto_us": ""
            },
            "s09_couplers": {
              "auto_us": ""
            },
            "s10_couplers": {
              "auto_us": ""
            },
            "s11_couplers": {
              "auto_us": ""
            },
            "s12_couplers": {
              "auto_us": ""
            },
            "s13_couplers": {
              "auto_us": ""
            },
            "s14_couplers": {
              "auto_us": ""
            },
            "s15_couplers": {
              "auto_us": ""
            },
            "m00_couplers": {}
          }
        }
      },
      "smartconnect_1": "",
      "hp_sec6": {
        "smartconnect_0": "",
        "One_port8": {
          "CAMC_with": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with1": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with2": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with3": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "axi_interconnect_0": {
            "xbar": "",
            "s00_couplers": {
              "auto_us": ""
            },
            "s01_couplers": {
              "auto_us": ""
            },
            "s02_couplers": {
              "auto_us": ""
            },
            "s03_couplers": {
              "auto_us": ""
            },
            "s04_couplers": {
              "auto_us": ""
            },
            "s05_couplers": {
              "auto_us": ""
            },
            "s06_couplers": {
              "auto_us": ""
            },
            "s07_couplers": {
              "auto_us": ""
            },
            "s08_couplers": {
              "auto_us": ""
            },
            "s09_couplers": {
              "auto_us": ""
            },
            "s10_couplers": {
              "auto_us": ""
            },
            "s11_couplers": {
              "auto_us": ""
            },
            "s12_couplers": {
              "auto_us": ""
            },
            "s13_couplers": {
              "auto_us": ""
            },
            "s14_couplers": {
              "auto_us": ""
            },
            "s15_couplers": {
              "auto_us": ""
            },
            "m00_couplers": {}
          }
        }
      },
      "hp_sec7": {
        "smartconnect_0": "",
        "One_port8": {
          "CAMC_with": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with1": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with2": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with3": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "axi_interconnect_0": {
            "xbar": "",
            "s00_couplers": {
              "auto_us": ""
            },
            "s01_couplers": {
              "auto_us": ""
            },
            "s02_couplers": {
              "auto_us": ""
            },
            "s03_couplers": {
              "auto_us": ""
            },
            "s04_couplers": {
              "auto_us": ""
            },
            "s05_couplers": {
              "auto_us": ""
            },
            "s06_couplers": {
              "auto_us": ""
            },
            "s07_couplers": {
              "auto_us": ""
            },
            "s08_couplers": {
              "auto_us": ""
            },
            "s09_couplers": {
              "auto_us": ""
            },
            "s10_couplers": {
              "auto_us": ""
            },
            "s11_couplers": {
              "auto_us": ""
            },
            "s12_couplers": {
              "auto_us": ""
            },
            "s13_couplers": {
              "auto_us": ""
            },
            "s14_couplers": {
              "auto_us": ""
            },
            "s15_couplers": {
              "auto_us": ""
            },
            "m00_couplers": {}
          }
        }
      },
      "hp_sec8": {
        "smartconnect_0": "",
        "One_port8": {
          "CAMC_with": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with1": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with2": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "CAMC_with3": {
            "CAMC_0": "",
            "axi_bram_ctrl_0": "",
            "axi_dma_0": "",
            "axi_dma_1": "",
            "blk_mem_gen_0": ""
          },
          "axi_interconnect_0": {
            "xbar": "",
            "s00_couplers": {
              "auto_us": ""
            },
            "s01_couplers": {
              "auto_us": ""
            },
            "s02_couplers": {
              "auto_us": ""
            },
            "s03_couplers": {
              "auto_us": ""
            },
            "s04_couplers": {
              "auto_us": ""
            },
            "s05_couplers": {
              "auto_us": ""
            },
            "s06_couplers": {
              "auto_us": ""
            },
            "s07_couplers": {
              "auto_us": ""
            },
            "s08_couplers": {
              "auto_us": ""
            },
            "s09_couplers": {
              "auto_us": ""
            },
            "s10_couplers": {
              "auto_us": ""
            },
            "s11_couplers": {
              "auto_us": ""
            },
            "s12_couplers": {
              "auto_us": ""
            },
            "s13_couplers": {
              "auto_us": ""
            },
            "s14_couplers": {
              "auto_us": ""
            },
            "s15_couplers": {
              "auto_us": ""
            },
            "m00_couplers": {}
          }
        }
      },
      "smartconnect_2": "",
      "rst_ps8_0_96M": ""
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "ip_revision": "3",
        "xci_name": "design_1_zynq_ultra_ps_e_0_0",
        "xci_path": "ip\\design_1_zynq_ultra_ps_e_0_0\\design_1_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU__AFI0_COHERENCY": {
            "value": "0"
          },
          "PSU__AFI1_COHERENCY": {
            "value": "0"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;1|S_AXI_HPC1_FPD:NA;1|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;1|S_AXI_HP2_FPD:NA;1|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;1|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__SAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP3__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP4__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP5__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP6__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          },
          "M_AXI_HPM1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            },
            "parameters": {
              "master_id": {
                "value": "3"
              }
            }
          },
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "S_AXI_ACP_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIACP"
          },
          "S_AXI_HPC0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP0"
          },
          "S_AXI_HPC1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP1"
          },
          "S_AXI_HP0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP2"
          },
          "S_AXI_HP1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP3"
          },
          "S_AXI_HP2_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP4"
          },
          "S_AXI_HP3_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP5"
          },
          "S_AXI_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP6"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "hp_sec": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "23",
            "xci_name": "design_1_smartconnect_0_0",
            "xci_path": "ip\\design_1_smartconnect_0_0\\design_1_smartconnect_0_0.xci",
            "inst_hier_path": "hp_sec/smartconnect_0",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "One_port8": {
            "interface_ports": {
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "CAMC_with": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_32",
                    "xci_path": "ip\\design_1_CAMC_0_32\\design_1_CAMC_0_32.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_32",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_32\\design_1_axi_bram_ctrl_0_32.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_33",
                    "xci_path": "ip\\design_1_axi_dma_0_33\\design_1_axi_dma_0_33.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_31",
                    "xci_path": "ip\\design_1_axi_dma_1_31\\design_1_axi_dma_1_31.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_32",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_32\\design_1_blk_mem_gen_0_32.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "s_axi_aclk_1": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  },
                  "s_axi_aresetn_1": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  }
                }
              },
              "CAMC_with1": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_33",
                    "xci_path": "ip\\design_1_CAMC_0_33\\design_1_CAMC_0_33.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with1/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_33",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_33\\design_1_axi_bram_ctrl_0_33.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with1/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_34",
                    "xci_path": "ip\\design_1_axi_dma_0_34\\design_1_axi_dma_0_34.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with1/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_32",
                    "xci_path": "ip\\design_1_axi_dma_1_32\\design_1_axi_dma_1_32.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with1/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_33",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_33\\design_1_blk_mem_gen_0_33.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with1/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with2": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_34",
                    "xci_path": "ip\\design_1_CAMC_0_34\\design_1_CAMC_0_34.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with2/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_34",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_34\\design_1_axi_bram_ctrl_0_34.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with2/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_35",
                    "xci_path": "ip\\design_1_axi_dma_0_35\\design_1_axi_dma_0_35.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with2/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_33",
                    "xci_path": "ip\\design_1_axi_dma_1_33\\design_1_axi_dma_1_33.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with2/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_34",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_34\\design_1_blk_mem_gen_0_34.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with2/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with3": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_35",
                    "xci_path": "ip\\design_1_CAMC_0_35\\design_1_CAMC_0_35.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with3/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_35",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_35\\design_1_axi_bram_ctrl_0_35.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with3/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_36",
                    "xci_path": "ip\\design_1_axi_dma_0_36\\design_1_axi_dma_0_36.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with3/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_34",
                    "xci_path": "ip\\design_1_axi_dma_1_34\\design_1_axi_dma_1_34.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with3/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_35",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_35\\design_1_blk_mem_gen_0_35.xci",
                    "inst_hier_path": "hp_sec/One_port8/CAMC_with3/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\design_1_axi_interconnect_0_8\\design_1_axi_interconnect_0_8.xci",
                "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0",
                "xci_name": "design_1_axi_interconnect_0_8",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "16"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S03_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S04_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S05_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S06_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S07_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S08_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S09_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S10_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S11_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S12_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S13_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S14_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S15_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S02_ARESETN"
                      }
                    }
                  },
                  "S02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S03_ARESETN"
                      }
                    }
                  },
                  "S03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S04_ARESETN"
                      }
                    }
                  },
                  "S04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S05_ARESETN"
                      }
                    }
                  },
                  "S05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S06_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S06_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S06_ARESETN"
                      }
                    }
                  },
                  "S06_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S07_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S07_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S07_ARESETN"
                      }
                    }
                  },
                  "S07_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S08_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S08_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S08_ARESETN"
                      }
                    }
                  },
                  "S08_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S09_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S09_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S09_ARESETN"
                      }
                    }
                  },
                  "S09_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S10_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S10_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S10_ARESETN"
                      }
                    }
                  },
                  "S10_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S11_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S11_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S11_ARESETN"
                      }
                    }
                  },
                  "S11_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S12_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S12_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S12_ARESETN"
                      }
                    }
                  },
                  "S12_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S13_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S13_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S13_ARESETN"
                      }
                    }
                  },
                  "S13_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S14_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S14_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S14_ARESETN"
                      }
                    }
                  },
                  "S14_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S15_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S15_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S15_ARESETN"
                      }
                    }
                  },
                  "S15_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_xbar_8",
                    "xci_path": "ip\\design_1_xbar_8\\design_1_xbar_8.xci",
                    "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "16"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S02_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S03_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S04_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S05_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S06_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S07_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S08_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S09_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S10_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S11_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S12_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S13_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S14_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S15_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_0",
                        "xci_path": "ip\\design_1_auto_us_0\\design_1_auto_us_0.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s00_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s00_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_1",
                        "xci_path": "ip\\design_1_auto_us_1\\design_1_auto_us_1.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s01_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s01_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_2",
                        "xci_path": "ip\\design_1_auto_us_2\\design_1_auto_us_2.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s02_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s02_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s02_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_3",
                        "xci_path": "ip\\design_1_auto_us_3\\design_1_auto_us_3.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s03_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s03_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s03_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_4",
                        "xci_path": "ip\\design_1_auto_us_4\\design_1_auto_us_4.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s04_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s04_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s04_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_5",
                        "xci_path": "ip\\design_1_auto_us_5\\design_1_auto_us_5.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s05_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s05_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s05_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s06_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_6",
                        "xci_path": "ip\\design_1_auto_us_6\\design_1_auto_us_6.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s06_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s06_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s06_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s07_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_7",
                        "xci_path": "ip\\design_1_auto_us_7\\design_1_auto_us_7.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s07_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s07_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s07_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s08_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_8",
                        "xci_path": "ip\\design_1_auto_us_8\\design_1_auto_us_8.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s08_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s08_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s08_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s09_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_9",
                        "xci_path": "ip\\design_1_auto_us_9\\design_1_auto_us_9.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s09_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s09_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s09_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s10_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_10",
                        "xci_path": "ip\\design_1_auto_us_10\\design_1_auto_us_10.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s10_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s10_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s10_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s11_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_11",
                        "xci_path": "ip\\design_1_auto_us_11\\design_1_auto_us_11.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s11_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s11_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s11_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s12_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_12",
                        "xci_path": "ip\\design_1_auto_us_12\\design_1_auto_us_12.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s12_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s12_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s12_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s13_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_13",
                        "xci_path": "ip\\design_1_auto_us_13\\design_1_auto_us_13.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s13_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s13_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s13_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s14_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_14",
                        "xci_path": "ip\\design_1_auto_us_14\\design_1_auto_us_14.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s14_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s14_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s14_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s15_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_15",
                        "xci_path": "ip\\design_1_auto_us_15\\design_1_auto_us_15.xci",
                        "inst_hier_path": "hp_sec/One_port8/axi_interconnect_0/s15_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s15_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s15_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s02_couplers": {
                    "interface_ports": [
                      "S02_AXI",
                      "s02_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s03_couplers": {
                    "interface_ports": [
                      "S03_AXI",
                      "s03_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s04_couplers": {
                    "interface_ports": [
                      "S04_AXI",
                      "s04_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s05_couplers": {
                    "interface_ports": [
                      "S05_AXI",
                      "s05_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s06_couplers": {
                    "interface_ports": [
                      "S06_AXI",
                      "s06_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s07_couplers": {
                    "interface_ports": [
                      "S07_AXI",
                      "s07_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s08_couplers": {
                    "interface_ports": [
                      "S08_AXI",
                      "s08_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s09_couplers": {
                    "interface_ports": [
                      "S09_AXI",
                      "s09_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s10_couplers": {
                    "interface_ports": [
                      "S10_AXI",
                      "s10_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s11_couplers": {
                    "interface_ports": [
                      "S11_AXI",
                      "s11_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s12_couplers": {
                    "interface_ports": [
                      "S12_AXI",
                      "s12_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s13_couplers": {
                    "interface_ports": [
                      "S13_AXI",
                      "s13_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s14_couplers": {
                    "interface_ports": [
                      "S14_AXI",
                      "s14_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s15_couplers": {
                    "interface_ports": [
                      "S15_AXI",
                      "s15_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "s02_couplers_to_xbar": {
                    "interface_ports": [
                      "s02_couplers/M_AXI",
                      "xbar/S02_AXI"
                    ]
                  },
                  "s03_couplers_to_xbar": {
                    "interface_ports": [
                      "s03_couplers/M_AXI",
                      "xbar/S03_AXI"
                    ]
                  },
                  "s04_couplers_to_xbar": {
                    "interface_ports": [
                      "s04_couplers/M_AXI",
                      "xbar/S04_AXI"
                    ]
                  },
                  "s05_couplers_to_xbar": {
                    "interface_ports": [
                      "s05_couplers/M_AXI",
                      "xbar/S05_AXI"
                    ]
                  },
                  "s06_couplers_to_xbar": {
                    "interface_ports": [
                      "s06_couplers/M_AXI",
                      "xbar/S06_AXI"
                    ]
                  },
                  "s07_couplers_to_xbar": {
                    "interface_ports": [
                      "s07_couplers/M_AXI",
                      "xbar/S07_AXI"
                    ]
                  },
                  "s08_couplers_to_xbar": {
                    "interface_ports": [
                      "s08_couplers/M_AXI",
                      "xbar/S08_AXI"
                    ]
                  },
                  "s09_couplers_to_xbar": {
                    "interface_ports": [
                      "s09_couplers/M_AXI",
                      "xbar/S09_AXI"
                    ]
                  },
                  "s10_couplers_to_xbar": {
                    "interface_ports": [
                      "s10_couplers/M_AXI",
                      "xbar/S10_AXI"
                    ]
                  },
                  "s11_couplers_to_xbar": {
                    "interface_ports": [
                      "s11_couplers/M_AXI",
                      "xbar/S11_AXI"
                    ]
                  },
                  "s12_couplers_to_xbar": {
                    "interface_ports": [
                      "s12_couplers/M_AXI",
                      "xbar/S12_AXI"
                    ]
                  },
                  "s13_couplers_to_xbar": {
                    "interface_ports": [
                      "s13_couplers/M_AXI",
                      "xbar/S13_AXI"
                    ]
                  },
                  "s14_couplers_to_xbar": {
                    "interface_ports": [
                      "s14_couplers/M_AXI",
                      "xbar/S14_AXI"
                    ]
                  },
                  "s15_couplers_to_xbar": {
                    "interface_ports": [
                      "s15_couplers/M_AXI",
                      "xbar/S15_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s01_couplers/S_ACLK",
                      "s02_couplers/S_ACLK",
                      "s03_couplers/S_ACLK",
                      "s04_couplers/S_ACLK",
                      "s05_couplers/S_ACLK",
                      "s06_couplers/S_ACLK",
                      "s07_couplers/S_ACLK",
                      "s08_couplers/S_ACLK",
                      "s09_couplers/S_ACLK",
                      "s10_couplers/S_ACLK",
                      "s11_couplers/S_ACLK",
                      "s12_couplers/S_ACLK",
                      "s13_couplers/S_ACLK",
                      "s14_couplers/S_ACLK",
                      "s15_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "s02_couplers/M_ACLK",
                      "s03_couplers/M_ACLK",
                      "s04_couplers/M_ACLK",
                      "s05_couplers/M_ACLK",
                      "s06_couplers/M_ACLK",
                      "s07_couplers/M_ACLK",
                      "s08_couplers/M_ACLK",
                      "s09_couplers/M_ACLK",
                      "s10_couplers/M_ACLK",
                      "s11_couplers/M_ACLK",
                      "s12_couplers/M_ACLK",
                      "s13_couplers/M_ACLK",
                      "s14_couplers/M_ACLK",
                      "s15_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s01_couplers/S_ARESETN",
                      "s02_couplers/S_ARESETN",
                      "s03_couplers/S_ARESETN",
                      "s04_couplers/S_ARESETN",
                      "s05_couplers/S_ARESETN",
                      "s06_couplers/S_ARESETN",
                      "s07_couplers/S_ARESETN",
                      "s08_couplers/S_ARESETN",
                      "s09_couplers/S_ARESETN",
                      "s10_couplers/S_ARESETN",
                      "s11_couplers/S_ARESETN",
                      "s12_couplers/S_ARESETN",
                      "s13_couplers/S_ARESETN",
                      "s14_couplers/S_ARESETN",
                      "s15_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "s02_couplers/M_ARESETN",
                      "s03_couplers/M_ARESETN",
                      "s04_couplers/M_ARESETN",
                      "s05_couplers/M_ARESETN",
                      "s06_couplers/M_ARESETN",
                      "s07_couplers/M_ARESETN",
                      "s08_couplers/M_ARESETN",
                      "s09_couplers/M_ARESETN",
                      "s10_couplers/M_ARESETN",
                      "s11_couplers/M_ARESETN",
                      "s12_couplers/M_ARESETN",
                      "s13_couplers/M_ARESETN",
                      "s14_couplers/M_ARESETN",
                      "s15_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axi_interconnect_0/M00_AXI",
                  "M00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "CAMC_with/S_AXI",
                  "S_AXI"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "CAMC_with1/S_AXI",
                  "S_AXI1"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "CAMC_with2/S_AXI",
                  "S_AXI2"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "CAMC_with3/S_AXI",
                  "S_AXI3"
                ]
              },
              "Conn6": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE",
                  "S_AXI_LITE"
                ]
              },
              "Conn7": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE1",
                  "S_AXI_LITE1"
                ]
              },
              "Conn8": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE",
                  "S_AXI_LITE2"
                ]
              },
              "Conn9": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE1",
                  "S_AXI_LITE3"
                ]
              },
              "Conn10": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE",
                  "S_AXI_LITE4"
                ]
              },
              "Conn11": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE1",
                  "S_AXI_LITE5"
                ]
              },
              "Conn12": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE",
                  "S_AXI_LITE6"
                ]
              },
              "Conn13": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE1",
                  "S_AXI_LITE7"
                ]
              },
              "Conn14": {
                "interface_ports": [
                  "CAMC_with/s_axi_CTRL",
                  "s_axi_CTRL"
                ]
              },
              "Conn15": {
                "interface_ports": [
                  "CAMC_with1/s_axi_CTRL",
                  "s_axi_CTRL1"
                ]
              },
              "Conn16": {
                "interface_ports": [
                  "CAMC_with2/s_axi_CTRL",
                  "s_axi_CTRL2"
                ]
              },
              "Conn17": {
                "interface_ports": [
                  "CAMC_with3/s_axi_CTRL",
                  "s_axi_CTRL3"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S00_AXI",
                  "CAMC_with/M_AXI_MM2S"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S01_AXI",
                  "CAMC_with/M_AXI_S2MM"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S02_AXI",
                  "CAMC_with1/M_AXI_MM2S"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S03_AXI",
                  "CAMC_with1/M_AXI_S2MM"
                ]
              },
              "S04_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S04_AXI",
                  "CAMC_with2/M_AXI_MM2S"
                ]
              },
              "S05_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S05_AXI",
                  "CAMC_with2/M_AXI_S2MM"
                ]
              },
              "S06_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S06_AXI",
                  "CAMC_with3/M_AXI_MM2S"
                ]
              },
              "S07_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S07_AXI",
                  "CAMC_with3/M_AXI_S2MM"
                ]
              },
              "S08_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S08_AXI",
                  "CAMC_with/M_AXI_MM2S1"
                ]
              },
              "S09_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S09_AXI",
                  "CAMC_with/M_AXI_S2MM1"
                ]
              },
              "S10_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S10_AXI",
                  "CAMC_with1/M_AXI_MM2S1"
                ]
              },
              "S11_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S11_AXI",
                  "CAMC_with1/M_AXI_S2MM1"
                ]
              },
              "S12_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S12_AXI",
                  "CAMC_with2/M_AXI_MM2S1"
                ]
              },
              "S13_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S13_AXI",
                  "CAMC_with2/M_AXI_S2MM1"
                ]
              },
              "S14_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S14_AXI",
                  "CAMC_with3/M_AXI_MM2S1"
                ]
              },
              "S15_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S15_AXI",
                  "CAMC_with3/M_AXI_S2MM1"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "CAMC_with/s_axi_aclk",
                  "CAMC_with1/pl_clk0",
                  "CAMC_with2/pl_clk0",
                  "CAMC_with3/pl_clk0",
                  "axi_interconnect_0/S00_ACLK",
                  "axi_interconnect_0/S01_ACLK",
                  "axi_interconnect_0/S08_ACLK",
                  "axi_interconnect_0/M00_ACLK",
                  "axi_interconnect_0/ACLK",
                  "axi_interconnect_0/S09_ACLK",
                  "axi_interconnect_0/S02_ACLK",
                  "axi_interconnect_0/S03_ACLK",
                  "axi_interconnect_0/S10_ACLK",
                  "axi_interconnect_0/S11_ACLK",
                  "axi_interconnect_0/S04_ACLK",
                  "axi_interconnect_0/S05_ACLK",
                  "axi_interconnect_0/S12_ACLK",
                  "axi_interconnect_0/S13_ACLK",
                  "axi_interconnect_0/S06_ACLK",
                  "axi_interconnect_0/S07_ACLK",
                  "axi_interconnect_0/S14_ACLK",
                  "axi_interconnect_0/S15_ACLK"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "CAMC_with/s_axi_aresetn",
                  "CAMC_with1/peripheral_aresetn",
                  "CAMC_with2/peripheral_aresetn",
                  "CAMC_with3/peripheral_aresetn",
                  "axi_interconnect_0/S00_ARESETN",
                  "axi_interconnect_0/S01_ARESETN",
                  "axi_interconnect_0/S08_ARESETN",
                  "axi_interconnect_0/M00_ARESETN",
                  "axi_interconnect_0/ARESETN",
                  "axi_interconnect_0/S09_ARESETN",
                  "axi_interconnect_0/S02_ARESETN",
                  "axi_interconnect_0/S03_ARESETN",
                  "axi_interconnect_0/S10_ARESETN",
                  "axi_interconnect_0/S11_ARESETN",
                  "axi_interconnect_0/S04_ARESETN",
                  "axi_interconnect_0/S05_ARESETN",
                  "axi_interconnect_0/S12_ARESETN",
                  "axi_interconnect_0/S13_ARESETN",
                  "axi_interconnect_0/S06_ARESETN",
                  "axi_interconnect_0/S07_ARESETN",
                  "axi_interconnect_0/S14_ARESETN",
                  "axi_interconnect_0/S15_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "smartconnect_0/S00_AXI",
              "S00_AXI"
            ]
          },
          "One_port8_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "One_port8/M00_AXI"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "One_port8/S_AXI1",
              "smartconnect_0/M01_AXI"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "One_port8/S_AXI2",
              "smartconnect_0/M02_AXI"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "One_port8/S_AXI3",
              "smartconnect_0/M03_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "One_port8/S_AXI",
              "smartconnect_0/M00_AXI"
            ]
          },
          "S_AXI_LITE1_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE1",
              "smartconnect_0/M05_AXI"
            ]
          },
          "S_AXI_LITE2_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE2",
              "smartconnect_0/M06_AXI"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE",
              "smartconnect_0/M04_AXI"
            ]
          },
          "smartconnect_0_M07_AXI": {
            "interface_ports": [
              "smartconnect_0/M07_AXI",
              "One_port8/S_AXI_LITE3"
            ]
          },
          "smartconnect_0_M08_AXI": {
            "interface_ports": [
              "smartconnect_0/M08_AXI",
              "One_port8/S_AXI_LITE4"
            ]
          },
          "smartconnect_0_M09_AXI": {
            "interface_ports": [
              "smartconnect_0/M09_AXI",
              "One_port8/S_AXI_LITE5"
            ]
          },
          "smartconnect_0_M10_AXI": {
            "interface_ports": [
              "smartconnect_0/M10_AXI",
              "One_port8/S_AXI_LITE6"
            ]
          },
          "smartconnect_0_M11_AXI": {
            "interface_ports": [
              "smartconnect_0/M11_AXI",
              "One_port8/S_AXI_LITE7"
            ]
          },
          "smartconnect_0_M12_AXI": {
            "interface_ports": [
              "smartconnect_0/M12_AXI",
              "One_port8/s_axi_CTRL"
            ]
          },
          "smartconnect_0_M13_AXI": {
            "interface_ports": [
              "smartconnect_0/M13_AXI",
              "One_port8/s_axi_CTRL1"
            ]
          },
          "smartconnect_0_M14_AXI": {
            "interface_ports": [
              "smartconnect_0/M14_AXI",
              "One_port8/s_axi_CTRL2"
            ]
          },
          "smartconnect_0_M15_AXI": {
            "interface_ports": [
              "smartconnect_0/M15_AXI",
              "One_port8/s_axi_CTRL3"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "One_port8/s_axi_aclk",
              "smartconnect_0/aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "One_port8/s_axi_aresetn"
            ]
          }
        }
      },
      "hp_sec1": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "23",
            "xci_name": "design_1_smartconnect_0_1",
            "xci_path": "ip\\design_1_smartconnect_0_1\\design_1_smartconnect_0_1.xci",
            "inst_hier_path": "hp_sec1/smartconnect_0",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "One_port8": {
            "interface_ports": {
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "CAMC_with": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_36",
                    "xci_path": "ip\\design_1_CAMC_0_36\\design_1_CAMC_0_36.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_36",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_36\\design_1_axi_bram_ctrl_0_36.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_37",
                    "xci_path": "ip\\design_1_axi_dma_0_37\\design_1_axi_dma_0_37.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_35",
                    "xci_path": "ip\\design_1_axi_dma_1_35\\design_1_axi_dma_1_35.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_36",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_36\\design_1_blk_mem_gen_0_36.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "s_axi_aclk_1": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  },
                  "s_axi_aresetn_1": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  }
                }
              },
              "CAMC_with1": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_37",
                    "xci_path": "ip\\design_1_CAMC_0_37\\design_1_CAMC_0_37.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with1/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_37",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_37\\design_1_axi_bram_ctrl_0_37.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with1/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_38",
                    "xci_path": "ip\\design_1_axi_dma_0_38\\design_1_axi_dma_0_38.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with1/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_36",
                    "xci_path": "ip\\design_1_axi_dma_1_36\\design_1_axi_dma_1_36.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with1/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_37",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_37\\design_1_blk_mem_gen_0_37.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with1/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with2": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_38",
                    "xci_path": "ip\\design_1_CAMC_0_38\\design_1_CAMC_0_38.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with2/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_38",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_38\\design_1_axi_bram_ctrl_0_38.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with2/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_39",
                    "xci_path": "ip\\design_1_axi_dma_0_39\\design_1_axi_dma_0_39.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with2/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_37",
                    "xci_path": "ip\\design_1_axi_dma_1_37\\design_1_axi_dma_1_37.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with2/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_38",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_38\\design_1_blk_mem_gen_0_38.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with2/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with3": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_39",
                    "xci_path": "ip\\design_1_CAMC_0_39\\design_1_CAMC_0_39.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with3/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_39",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_39\\design_1_axi_bram_ctrl_0_39.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with3/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_40",
                    "xci_path": "ip\\design_1_axi_dma_0_40\\design_1_axi_dma_0_40.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with3/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_38",
                    "xci_path": "ip\\design_1_axi_dma_1_38\\design_1_axi_dma_1_38.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with3/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_39",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_39\\design_1_blk_mem_gen_0_39.xci",
                    "inst_hier_path": "hp_sec1/One_port8/CAMC_with3/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\design_1_axi_interconnect_0_9\\design_1_axi_interconnect_0_9.xci",
                "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0",
                "xci_name": "design_1_axi_interconnect_0_9",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "16"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S03_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S04_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S05_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S06_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S07_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S08_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S09_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S10_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S11_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S12_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S13_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S14_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S15_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S02_ARESETN"
                      }
                    }
                  },
                  "S02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S03_ARESETN"
                      }
                    }
                  },
                  "S03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S04_ARESETN"
                      }
                    }
                  },
                  "S04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S05_ARESETN"
                      }
                    }
                  },
                  "S05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S06_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S06_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S06_ARESETN"
                      }
                    }
                  },
                  "S06_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S07_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S07_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S07_ARESETN"
                      }
                    }
                  },
                  "S07_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S08_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S08_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S08_ARESETN"
                      }
                    }
                  },
                  "S08_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S09_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S09_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S09_ARESETN"
                      }
                    }
                  },
                  "S09_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S10_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S10_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S10_ARESETN"
                      }
                    }
                  },
                  "S10_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S11_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S11_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S11_ARESETN"
                      }
                    }
                  },
                  "S11_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S12_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S12_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S12_ARESETN"
                      }
                    }
                  },
                  "S12_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S13_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S13_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S13_ARESETN"
                      }
                    }
                  },
                  "S13_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S14_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S14_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S14_ARESETN"
                      }
                    }
                  },
                  "S14_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S15_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S15_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S15_ARESETN"
                      }
                    }
                  },
                  "S15_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_xbar_9",
                    "xci_path": "ip\\design_1_xbar_9\\design_1_xbar_9.xci",
                    "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "16"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S02_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S03_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S04_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S05_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S06_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S07_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S08_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S09_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S10_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S11_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S12_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S13_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S14_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S15_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_16",
                        "xci_path": "ip\\design_1_auto_us_16\\design_1_auto_us_16.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s00_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s00_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_17",
                        "xci_path": "ip\\design_1_auto_us_17\\design_1_auto_us_17.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s01_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s01_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_18",
                        "xci_path": "ip\\design_1_auto_us_18\\design_1_auto_us_18.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s02_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s02_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s02_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_19",
                        "xci_path": "ip\\design_1_auto_us_19\\design_1_auto_us_19.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s03_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s03_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s03_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_20",
                        "xci_path": "ip\\design_1_auto_us_20\\design_1_auto_us_20.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s04_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s04_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s04_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_21",
                        "xci_path": "ip\\design_1_auto_us_21\\design_1_auto_us_21.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s05_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s05_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s05_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s06_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_22",
                        "xci_path": "ip\\design_1_auto_us_22\\design_1_auto_us_22.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s06_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s06_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s06_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s07_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_23",
                        "xci_path": "ip\\design_1_auto_us_23\\design_1_auto_us_23.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s07_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s07_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s07_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s08_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_24",
                        "xci_path": "ip\\design_1_auto_us_24\\design_1_auto_us_24.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s08_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s08_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s08_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s09_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_25",
                        "xci_path": "ip\\design_1_auto_us_25\\design_1_auto_us_25.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s09_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s09_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s09_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s10_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_26",
                        "xci_path": "ip\\design_1_auto_us_26\\design_1_auto_us_26.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s10_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s10_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s10_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s11_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_27",
                        "xci_path": "ip\\design_1_auto_us_27\\design_1_auto_us_27.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s11_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s11_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s12_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_28",
                        "xci_path": "ip\\design_1_auto_us_28\\design_1_auto_us_28.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s12_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s12_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s12_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s13_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_29",
                        "xci_path": "ip\\design_1_auto_us_29\\design_1_auto_us_29.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s13_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s13_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s13_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s14_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_30",
                        "xci_path": "ip\\design_1_auto_us_30\\design_1_auto_us_30.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s14_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s14_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s14_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s15_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_31",
                        "xci_path": "ip\\design_1_auto_us_31\\design_1_auto_us_31.xci",
                        "inst_hier_path": "hp_sec1/One_port8/axi_interconnect_0/s15_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s15_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s15_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s02_couplers": {
                    "interface_ports": [
                      "S02_AXI",
                      "s02_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s03_couplers": {
                    "interface_ports": [
                      "S03_AXI",
                      "s03_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s04_couplers": {
                    "interface_ports": [
                      "S04_AXI",
                      "s04_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s05_couplers": {
                    "interface_ports": [
                      "S05_AXI",
                      "s05_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s06_couplers": {
                    "interface_ports": [
                      "S06_AXI",
                      "s06_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s07_couplers": {
                    "interface_ports": [
                      "S07_AXI",
                      "s07_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s08_couplers": {
                    "interface_ports": [
                      "S08_AXI",
                      "s08_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s09_couplers": {
                    "interface_ports": [
                      "S09_AXI",
                      "s09_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s10_couplers": {
                    "interface_ports": [
                      "S10_AXI",
                      "s10_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s11_couplers": {
                    "interface_ports": [
                      "S11_AXI",
                      "s11_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s12_couplers": {
                    "interface_ports": [
                      "S12_AXI",
                      "s12_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s13_couplers": {
                    "interface_ports": [
                      "S13_AXI",
                      "s13_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s14_couplers": {
                    "interface_ports": [
                      "S14_AXI",
                      "s14_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s15_couplers": {
                    "interface_ports": [
                      "S15_AXI",
                      "s15_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "s02_couplers_to_xbar": {
                    "interface_ports": [
                      "s02_couplers/M_AXI",
                      "xbar/S02_AXI"
                    ]
                  },
                  "s03_couplers_to_xbar": {
                    "interface_ports": [
                      "s03_couplers/M_AXI",
                      "xbar/S03_AXI"
                    ]
                  },
                  "s04_couplers_to_xbar": {
                    "interface_ports": [
                      "s04_couplers/M_AXI",
                      "xbar/S04_AXI"
                    ]
                  },
                  "s05_couplers_to_xbar": {
                    "interface_ports": [
                      "s05_couplers/M_AXI",
                      "xbar/S05_AXI"
                    ]
                  },
                  "s06_couplers_to_xbar": {
                    "interface_ports": [
                      "s06_couplers/M_AXI",
                      "xbar/S06_AXI"
                    ]
                  },
                  "s07_couplers_to_xbar": {
                    "interface_ports": [
                      "s07_couplers/M_AXI",
                      "xbar/S07_AXI"
                    ]
                  },
                  "s08_couplers_to_xbar": {
                    "interface_ports": [
                      "s08_couplers/M_AXI",
                      "xbar/S08_AXI"
                    ]
                  },
                  "s09_couplers_to_xbar": {
                    "interface_ports": [
                      "s09_couplers/M_AXI",
                      "xbar/S09_AXI"
                    ]
                  },
                  "s10_couplers_to_xbar": {
                    "interface_ports": [
                      "s10_couplers/M_AXI",
                      "xbar/S10_AXI"
                    ]
                  },
                  "s11_couplers_to_xbar": {
                    "interface_ports": [
                      "s11_couplers/M_AXI",
                      "xbar/S11_AXI"
                    ]
                  },
                  "s12_couplers_to_xbar": {
                    "interface_ports": [
                      "s12_couplers/M_AXI",
                      "xbar/S12_AXI"
                    ]
                  },
                  "s13_couplers_to_xbar": {
                    "interface_ports": [
                      "s13_couplers/M_AXI",
                      "xbar/S13_AXI"
                    ]
                  },
                  "s14_couplers_to_xbar": {
                    "interface_ports": [
                      "s14_couplers/M_AXI",
                      "xbar/S14_AXI"
                    ]
                  },
                  "s15_couplers_to_xbar": {
                    "interface_ports": [
                      "s15_couplers/M_AXI",
                      "xbar/S15_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s01_couplers/S_ACLK",
                      "s02_couplers/S_ACLK",
                      "s03_couplers/S_ACLK",
                      "s04_couplers/S_ACLK",
                      "s05_couplers/S_ACLK",
                      "s06_couplers/S_ACLK",
                      "s07_couplers/S_ACLK",
                      "s08_couplers/S_ACLK",
                      "s09_couplers/S_ACLK",
                      "s10_couplers/S_ACLK",
                      "s11_couplers/S_ACLK",
                      "s12_couplers/S_ACLK",
                      "s13_couplers/S_ACLK",
                      "s14_couplers/S_ACLK",
                      "s15_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "s02_couplers/M_ACLK",
                      "s03_couplers/M_ACLK",
                      "s04_couplers/M_ACLK",
                      "s05_couplers/M_ACLK",
                      "s06_couplers/M_ACLK",
                      "s07_couplers/M_ACLK",
                      "s08_couplers/M_ACLK",
                      "s09_couplers/M_ACLK",
                      "s10_couplers/M_ACLK",
                      "s11_couplers/M_ACLK",
                      "s12_couplers/M_ACLK",
                      "s13_couplers/M_ACLK",
                      "s14_couplers/M_ACLK",
                      "s15_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s01_couplers/S_ARESETN",
                      "s02_couplers/S_ARESETN",
                      "s03_couplers/S_ARESETN",
                      "s04_couplers/S_ARESETN",
                      "s05_couplers/S_ARESETN",
                      "s06_couplers/S_ARESETN",
                      "s07_couplers/S_ARESETN",
                      "s08_couplers/S_ARESETN",
                      "s09_couplers/S_ARESETN",
                      "s10_couplers/S_ARESETN",
                      "s11_couplers/S_ARESETN",
                      "s12_couplers/S_ARESETN",
                      "s13_couplers/S_ARESETN",
                      "s14_couplers/S_ARESETN",
                      "s15_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "s02_couplers/M_ARESETN",
                      "s03_couplers/M_ARESETN",
                      "s04_couplers/M_ARESETN",
                      "s05_couplers/M_ARESETN",
                      "s06_couplers/M_ARESETN",
                      "s07_couplers/M_ARESETN",
                      "s08_couplers/M_ARESETN",
                      "s09_couplers/M_ARESETN",
                      "s10_couplers/M_ARESETN",
                      "s11_couplers/M_ARESETN",
                      "s12_couplers/M_ARESETN",
                      "s13_couplers/M_ARESETN",
                      "s14_couplers/M_ARESETN",
                      "s15_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axi_interconnect_0/M00_AXI",
                  "M00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "CAMC_with/S_AXI",
                  "S_AXI"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "CAMC_with1/S_AXI",
                  "S_AXI1"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "CAMC_with2/S_AXI",
                  "S_AXI2"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "CAMC_with3/S_AXI",
                  "S_AXI3"
                ]
              },
              "Conn6": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE",
                  "S_AXI_LITE"
                ]
              },
              "Conn7": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE1",
                  "S_AXI_LITE1"
                ]
              },
              "Conn8": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE",
                  "S_AXI_LITE2"
                ]
              },
              "Conn9": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE1",
                  "S_AXI_LITE3"
                ]
              },
              "Conn10": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE",
                  "S_AXI_LITE4"
                ]
              },
              "Conn11": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE1",
                  "S_AXI_LITE5"
                ]
              },
              "Conn12": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE",
                  "S_AXI_LITE6"
                ]
              },
              "Conn13": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE1",
                  "S_AXI_LITE7"
                ]
              },
              "Conn14": {
                "interface_ports": [
                  "CAMC_with/s_axi_CTRL",
                  "s_axi_CTRL"
                ]
              },
              "Conn15": {
                "interface_ports": [
                  "CAMC_with1/s_axi_CTRL",
                  "s_axi_CTRL1"
                ]
              },
              "Conn16": {
                "interface_ports": [
                  "CAMC_with2/s_axi_CTRL",
                  "s_axi_CTRL2"
                ]
              },
              "Conn17": {
                "interface_ports": [
                  "CAMC_with3/s_axi_CTRL",
                  "s_axi_CTRL3"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S00_AXI",
                  "CAMC_with/M_AXI_MM2S"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S01_AXI",
                  "CAMC_with/M_AXI_S2MM"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S02_AXI",
                  "CAMC_with1/M_AXI_MM2S"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S03_AXI",
                  "CAMC_with1/M_AXI_S2MM"
                ]
              },
              "S04_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S04_AXI",
                  "CAMC_with2/M_AXI_MM2S"
                ]
              },
              "S05_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S05_AXI",
                  "CAMC_with2/M_AXI_S2MM"
                ]
              },
              "S06_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S06_AXI",
                  "CAMC_with3/M_AXI_MM2S"
                ]
              },
              "S07_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S07_AXI",
                  "CAMC_with3/M_AXI_S2MM"
                ]
              },
              "S08_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S08_AXI",
                  "CAMC_with/M_AXI_MM2S1"
                ]
              },
              "S09_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S09_AXI",
                  "CAMC_with/M_AXI_S2MM1"
                ]
              },
              "S10_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S10_AXI",
                  "CAMC_with1/M_AXI_MM2S1"
                ]
              },
              "S11_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S11_AXI",
                  "CAMC_with1/M_AXI_S2MM1"
                ]
              },
              "S12_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S12_AXI",
                  "CAMC_with2/M_AXI_MM2S1"
                ]
              },
              "S13_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S13_AXI",
                  "CAMC_with2/M_AXI_S2MM1"
                ]
              },
              "S14_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S14_AXI",
                  "CAMC_with3/M_AXI_MM2S1"
                ]
              },
              "S15_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S15_AXI",
                  "CAMC_with3/M_AXI_S2MM1"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "CAMC_with/s_axi_aclk",
                  "CAMC_with1/pl_clk0",
                  "CAMC_with2/pl_clk0",
                  "CAMC_with3/pl_clk0",
                  "axi_interconnect_0/S00_ACLK",
                  "axi_interconnect_0/S01_ACLK",
                  "axi_interconnect_0/S08_ACLK",
                  "axi_interconnect_0/M00_ACLK",
                  "axi_interconnect_0/ACLK",
                  "axi_interconnect_0/S09_ACLK",
                  "axi_interconnect_0/S02_ACLK",
                  "axi_interconnect_0/S03_ACLK",
                  "axi_interconnect_0/S10_ACLK",
                  "axi_interconnect_0/S11_ACLK",
                  "axi_interconnect_0/S04_ACLK",
                  "axi_interconnect_0/S05_ACLK",
                  "axi_interconnect_0/S12_ACLK",
                  "axi_interconnect_0/S13_ACLK",
                  "axi_interconnect_0/S06_ACLK",
                  "axi_interconnect_0/S07_ACLK",
                  "axi_interconnect_0/S14_ACLK",
                  "axi_interconnect_0/S15_ACLK"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "CAMC_with/s_axi_aresetn",
                  "CAMC_with1/peripheral_aresetn",
                  "CAMC_with2/peripheral_aresetn",
                  "CAMC_with3/peripheral_aresetn",
                  "axi_interconnect_0/S00_ARESETN",
                  "axi_interconnect_0/S01_ARESETN",
                  "axi_interconnect_0/S08_ARESETN",
                  "axi_interconnect_0/M00_ARESETN",
                  "axi_interconnect_0/ARESETN",
                  "axi_interconnect_0/S09_ARESETN",
                  "axi_interconnect_0/S02_ARESETN",
                  "axi_interconnect_0/S03_ARESETN",
                  "axi_interconnect_0/S10_ARESETN",
                  "axi_interconnect_0/S11_ARESETN",
                  "axi_interconnect_0/S04_ARESETN",
                  "axi_interconnect_0/S05_ARESETN",
                  "axi_interconnect_0/S12_ARESETN",
                  "axi_interconnect_0/S13_ARESETN",
                  "axi_interconnect_0/S06_ARESETN",
                  "axi_interconnect_0/S07_ARESETN",
                  "axi_interconnect_0/S14_ARESETN",
                  "axi_interconnect_0/S15_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "smartconnect_0/S00_AXI",
              "S00_AXI"
            ]
          },
          "One_port8_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "One_port8/M00_AXI"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "One_port8/S_AXI1",
              "smartconnect_0/M01_AXI"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "One_port8/S_AXI2",
              "smartconnect_0/M02_AXI"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "One_port8/S_AXI3",
              "smartconnect_0/M03_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "One_port8/S_AXI",
              "smartconnect_0/M00_AXI"
            ]
          },
          "S_AXI_LITE1_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE1",
              "smartconnect_0/M05_AXI"
            ]
          },
          "S_AXI_LITE2_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE2",
              "smartconnect_0/M06_AXI"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE",
              "smartconnect_0/M04_AXI"
            ]
          },
          "smartconnect_0_M07_AXI": {
            "interface_ports": [
              "smartconnect_0/M07_AXI",
              "One_port8/S_AXI_LITE3"
            ]
          },
          "smartconnect_0_M08_AXI": {
            "interface_ports": [
              "smartconnect_0/M08_AXI",
              "One_port8/S_AXI_LITE4"
            ]
          },
          "smartconnect_0_M09_AXI": {
            "interface_ports": [
              "smartconnect_0/M09_AXI",
              "One_port8/S_AXI_LITE5"
            ]
          },
          "smartconnect_0_M10_AXI": {
            "interface_ports": [
              "smartconnect_0/M10_AXI",
              "One_port8/S_AXI_LITE6"
            ]
          },
          "smartconnect_0_M11_AXI": {
            "interface_ports": [
              "smartconnect_0/M11_AXI",
              "One_port8/S_AXI_LITE7"
            ]
          },
          "smartconnect_0_M12_AXI": {
            "interface_ports": [
              "smartconnect_0/M12_AXI",
              "One_port8/s_axi_CTRL"
            ]
          },
          "smartconnect_0_M13_AXI": {
            "interface_ports": [
              "smartconnect_0/M13_AXI",
              "One_port8/s_axi_CTRL1"
            ]
          },
          "smartconnect_0_M14_AXI": {
            "interface_ports": [
              "smartconnect_0/M14_AXI",
              "One_port8/s_axi_CTRL2"
            ]
          },
          "smartconnect_0_M15_AXI": {
            "interface_ports": [
              "smartconnect_0/M15_AXI",
              "One_port8/s_axi_CTRL3"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "One_port8/s_axi_aclk",
              "smartconnect_0/aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "One_port8/s_axi_aresetn"
            ]
          }
        }
      },
      "hp_sec2": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "23",
            "xci_name": "design_1_smartconnect_0_2",
            "xci_path": "ip\\design_1_smartconnect_0_2\\design_1_smartconnect_0_2.xci",
            "inst_hier_path": "hp_sec2/smartconnect_0",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "One_port8": {
            "interface_ports": {
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "CAMC_with": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_40",
                    "xci_path": "ip\\design_1_CAMC_0_40\\design_1_CAMC_0_40.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_40",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_40\\design_1_axi_bram_ctrl_0_40.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_41",
                    "xci_path": "ip\\design_1_axi_dma_0_41\\design_1_axi_dma_0_41.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_39",
                    "xci_path": "ip\\design_1_axi_dma_1_39\\design_1_axi_dma_1_39.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_40",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_40\\design_1_blk_mem_gen_0_40.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "s_axi_aclk_1": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  },
                  "s_axi_aresetn_1": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  }
                }
              },
              "CAMC_with1": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_41",
                    "xci_path": "ip\\design_1_CAMC_0_41\\design_1_CAMC_0_41.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with1/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_41",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_41\\design_1_axi_bram_ctrl_0_41.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with1/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_42",
                    "xci_path": "ip\\design_1_axi_dma_0_42\\design_1_axi_dma_0_42.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with1/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_40",
                    "xci_path": "ip\\design_1_axi_dma_1_40\\design_1_axi_dma_1_40.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with1/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_41",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_41\\design_1_blk_mem_gen_0_41.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with1/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with2": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_42",
                    "xci_path": "ip\\design_1_CAMC_0_42\\design_1_CAMC_0_42.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with2/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_42",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_42\\design_1_axi_bram_ctrl_0_42.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with2/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_43",
                    "xci_path": "ip\\design_1_axi_dma_0_43\\design_1_axi_dma_0_43.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with2/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_41",
                    "xci_path": "ip\\design_1_axi_dma_1_41\\design_1_axi_dma_1_41.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with2/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_42",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_42\\design_1_blk_mem_gen_0_42.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with2/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with3": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_43",
                    "xci_path": "ip\\design_1_CAMC_0_43\\design_1_CAMC_0_43.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with3/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_43",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_43\\design_1_axi_bram_ctrl_0_43.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with3/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_44",
                    "xci_path": "ip\\design_1_axi_dma_0_44\\design_1_axi_dma_0_44.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with3/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_42",
                    "xci_path": "ip\\design_1_axi_dma_1_42\\design_1_axi_dma_1_42.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with3/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_43",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_43\\design_1_blk_mem_gen_0_43.xci",
                    "inst_hier_path": "hp_sec2/One_port8/CAMC_with3/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\design_1_axi_interconnect_0_10\\design_1_axi_interconnect_0_10.xci",
                "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0",
                "xci_name": "design_1_axi_interconnect_0_10",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "16"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S03_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S04_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S05_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S06_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S07_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S08_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S09_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S10_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S11_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S12_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S13_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S14_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S15_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S02_ARESETN"
                      }
                    }
                  },
                  "S02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S03_ARESETN"
                      }
                    }
                  },
                  "S03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S04_ARESETN"
                      }
                    }
                  },
                  "S04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S05_ARESETN"
                      }
                    }
                  },
                  "S05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S06_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S06_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S06_ARESETN"
                      }
                    }
                  },
                  "S06_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S07_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S07_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S07_ARESETN"
                      }
                    }
                  },
                  "S07_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S08_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S08_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S08_ARESETN"
                      }
                    }
                  },
                  "S08_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S09_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S09_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S09_ARESETN"
                      }
                    }
                  },
                  "S09_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S10_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S10_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S10_ARESETN"
                      }
                    }
                  },
                  "S10_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S11_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S11_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S11_ARESETN"
                      }
                    }
                  },
                  "S11_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S12_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S12_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S12_ARESETN"
                      }
                    }
                  },
                  "S12_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S13_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S13_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S13_ARESETN"
                      }
                    }
                  },
                  "S13_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S14_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S14_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S14_ARESETN"
                      }
                    }
                  },
                  "S14_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S15_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S15_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S15_ARESETN"
                      }
                    }
                  },
                  "S15_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_xbar_10",
                    "xci_path": "ip\\design_1_xbar_10\\design_1_xbar_10.xci",
                    "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "16"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S02_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S03_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S04_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S05_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S06_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S07_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S08_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S09_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S10_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S11_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S12_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S13_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S14_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S15_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_32",
                        "xci_path": "ip\\design_1_auto_us_32\\design_1_auto_us_32.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s00_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s00_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_33",
                        "xci_path": "ip\\design_1_auto_us_33\\design_1_auto_us_33.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s01_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s01_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_34",
                        "xci_path": "ip\\design_1_auto_us_34\\design_1_auto_us_34.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s02_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s02_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s02_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_35",
                        "xci_path": "ip\\design_1_auto_us_35\\design_1_auto_us_35.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s03_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s03_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s03_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_36",
                        "xci_path": "ip\\design_1_auto_us_36\\design_1_auto_us_36.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s04_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s04_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s04_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_37",
                        "xci_path": "ip\\design_1_auto_us_37\\design_1_auto_us_37.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s05_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s05_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s05_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s06_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_38",
                        "xci_path": "ip\\design_1_auto_us_38\\design_1_auto_us_38.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s06_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s06_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s06_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s07_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_39",
                        "xci_path": "ip\\design_1_auto_us_39\\design_1_auto_us_39.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s07_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s07_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s07_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s08_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_40",
                        "xci_path": "ip\\design_1_auto_us_40\\design_1_auto_us_40.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s08_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s08_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s08_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s09_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_41",
                        "xci_path": "ip\\design_1_auto_us_41\\design_1_auto_us_41.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s09_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s09_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s09_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s10_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_42",
                        "xci_path": "ip\\design_1_auto_us_42\\design_1_auto_us_42.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s10_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s10_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s10_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s11_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_43",
                        "xci_path": "ip\\design_1_auto_us_43\\design_1_auto_us_43.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s11_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s11_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s11_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s12_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_44",
                        "xci_path": "ip\\design_1_auto_us_44\\design_1_auto_us_44.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s12_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s12_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s12_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s13_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_45",
                        "xci_path": "ip\\design_1_auto_us_45\\design_1_auto_us_45.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s13_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s13_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s13_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s14_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_46",
                        "xci_path": "ip\\design_1_auto_us_46\\design_1_auto_us_46.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s14_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s14_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s14_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s15_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_47",
                        "xci_path": "ip\\design_1_auto_us_47\\design_1_auto_us_47.xci",
                        "inst_hier_path": "hp_sec2/One_port8/axi_interconnect_0/s15_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s15_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s15_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s02_couplers": {
                    "interface_ports": [
                      "S02_AXI",
                      "s02_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s03_couplers": {
                    "interface_ports": [
                      "S03_AXI",
                      "s03_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s04_couplers": {
                    "interface_ports": [
                      "S04_AXI",
                      "s04_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s05_couplers": {
                    "interface_ports": [
                      "S05_AXI",
                      "s05_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s06_couplers": {
                    "interface_ports": [
                      "S06_AXI",
                      "s06_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s07_couplers": {
                    "interface_ports": [
                      "S07_AXI",
                      "s07_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s08_couplers": {
                    "interface_ports": [
                      "S08_AXI",
                      "s08_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s09_couplers": {
                    "interface_ports": [
                      "S09_AXI",
                      "s09_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s10_couplers": {
                    "interface_ports": [
                      "S10_AXI",
                      "s10_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s11_couplers": {
                    "interface_ports": [
                      "S11_AXI",
                      "s11_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s12_couplers": {
                    "interface_ports": [
                      "S12_AXI",
                      "s12_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s13_couplers": {
                    "interface_ports": [
                      "S13_AXI",
                      "s13_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s14_couplers": {
                    "interface_ports": [
                      "S14_AXI",
                      "s14_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s15_couplers": {
                    "interface_ports": [
                      "S15_AXI",
                      "s15_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "s02_couplers_to_xbar": {
                    "interface_ports": [
                      "s02_couplers/M_AXI",
                      "xbar/S02_AXI"
                    ]
                  },
                  "s03_couplers_to_xbar": {
                    "interface_ports": [
                      "s03_couplers/M_AXI",
                      "xbar/S03_AXI"
                    ]
                  },
                  "s04_couplers_to_xbar": {
                    "interface_ports": [
                      "s04_couplers/M_AXI",
                      "xbar/S04_AXI"
                    ]
                  },
                  "s05_couplers_to_xbar": {
                    "interface_ports": [
                      "s05_couplers/M_AXI",
                      "xbar/S05_AXI"
                    ]
                  },
                  "s06_couplers_to_xbar": {
                    "interface_ports": [
                      "s06_couplers/M_AXI",
                      "xbar/S06_AXI"
                    ]
                  },
                  "s07_couplers_to_xbar": {
                    "interface_ports": [
                      "s07_couplers/M_AXI",
                      "xbar/S07_AXI"
                    ]
                  },
                  "s08_couplers_to_xbar": {
                    "interface_ports": [
                      "s08_couplers/M_AXI",
                      "xbar/S08_AXI"
                    ]
                  },
                  "s09_couplers_to_xbar": {
                    "interface_ports": [
                      "s09_couplers/M_AXI",
                      "xbar/S09_AXI"
                    ]
                  },
                  "s10_couplers_to_xbar": {
                    "interface_ports": [
                      "s10_couplers/M_AXI",
                      "xbar/S10_AXI"
                    ]
                  },
                  "s11_couplers_to_xbar": {
                    "interface_ports": [
                      "s11_couplers/M_AXI",
                      "xbar/S11_AXI"
                    ]
                  },
                  "s12_couplers_to_xbar": {
                    "interface_ports": [
                      "s12_couplers/M_AXI",
                      "xbar/S12_AXI"
                    ]
                  },
                  "s13_couplers_to_xbar": {
                    "interface_ports": [
                      "s13_couplers/M_AXI",
                      "xbar/S13_AXI"
                    ]
                  },
                  "s14_couplers_to_xbar": {
                    "interface_ports": [
                      "s14_couplers/M_AXI",
                      "xbar/S14_AXI"
                    ]
                  },
                  "s15_couplers_to_xbar": {
                    "interface_ports": [
                      "s15_couplers/M_AXI",
                      "xbar/S15_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s01_couplers/S_ACLK",
                      "s02_couplers/S_ACLK",
                      "s03_couplers/S_ACLK",
                      "s04_couplers/S_ACLK",
                      "s05_couplers/S_ACLK",
                      "s06_couplers/S_ACLK",
                      "s07_couplers/S_ACLK",
                      "s08_couplers/S_ACLK",
                      "s09_couplers/S_ACLK",
                      "s10_couplers/S_ACLK",
                      "s11_couplers/S_ACLK",
                      "s12_couplers/S_ACLK",
                      "s13_couplers/S_ACLK",
                      "s14_couplers/S_ACLK",
                      "s15_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "s02_couplers/M_ACLK",
                      "s03_couplers/M_ACLK",
                      "s04_couplers/M_ACLK",
                      "s05_couplers/M_ACLK",
                      "s06_couplers/M_ACLK",
                      "s07_couplers/M_ACLK",
                      "s08_couplers/M_ACLK",
                      "s09_couplers/M_ACLK",
                      "s10_couplers/M_ACLK",
                      "s11_couplers/M_ACLK",
                      "s12_couplers/M_ACLK",
                      "s13_couplers/M_ACLK",
                      "s14_couplers/M_ACLK",
                      "s15_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s01_couplers/S_ARESETN",
                      "s02_couplers/S_ARESETN",
                      "s03_couplers/S_ARESETN",
                      "s04_couplers/S_ARESETN",
                      "s05_couplers/S_ARESETN",
                      "s06_couplers/S_ARESETN",
                      "s07_couplers/S_ARESETN",
                      "s08_couplers/S_ARESETN",
                      "s09_couplers/S_ARESETN",
                      "s10_couplers/S_ARESETN",
                      "s11_couplers/S_ARESETN",
                      "s12_couplers/S_ARESETN",
                      "s13_couplers/S_ARESETN",
                      "s14_couplers/S_ARESETN",
                      "s15_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "s02_couplers/M_ARESETN",
                      "s03_couplers/M_ARESETN",
                      "s04_couplers/M_ARESETN",
                      "s05_couplers/M_ARESETN",
                      "s06_couplers/M_ARESETN",
                      "s07_couplers/M_ARESETN",
                      "s08_couplers/M_ARESETN",
                      "s09_couplers/M_ARESETN",
                      "s10_couplers/M_ARESETN",
                      "s11_couplers/M_ARESETN",
                      "s12_couplers/M_ARESETN",
                      "s13_couplers/M_ARESETN",
                      "s14_couplers/M_ARESETN",
                      "s15_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axi_interconnect_0/M00_AXI",
                  "M00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "CAMC_with/S_AXI",
                  "S_AXI"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "CAMC_with1/S_AXI",
                  "S_AXI1"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "CAMC_with2/S_AXI",
                  "S_AXI2"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "CAMC_with3/S_AXI",
                  "S_AXI3"
                ]
              },
              "Conn6": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE",
                  "S_AXI_LITE"
                ]
              },
              "Conn7": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE1",
                  "S_AXI_LITE1"
                ]
              },
              "Conn8": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE",
                  "S_AXI_LITE2"
                ]
              },
              "Conn9": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE1",
                  "S_AXI_LITE3"
                ]
              },
              "Conn10": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE",
                  "S_AXI_LITE4"
                ]
              },
              "Conn11": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE1",
                  "S_AXI_LITE5"
                ]
              },
              "Conn12": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE",
                  "S_AXI_LITE6"
                ]
              },
              "Conn13": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE1",
                  "S_AXI_LITE7"
                ]
              },
              "Conn14": {
                "interface_ports": [
                  "CAMC_with/s_axi_CTRL",
                  "s_axi_CTRL"
                ]
              },
              "Conn15": {
                "interface_ports": [
                  "CAMC_with1/s_axi_CTRL",
                  "s_axi_CTRL1"
                ]
              },
              "Conn16": {
                "interface_ports": [
                  "CAMC_with2/s_axi_CTRL",
                  "s_axi_CTRL2"
                ]
              },
              "Conn17": {
                "interface_ports": [
                  "CAMC_with3/s_axi_CTRL",
                  "s_axi_CTRL3"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S00_AXI",
                  "CAMC_with/M_AXI_MM2S"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S01_AXI",
                  "CAMC_with/M_AXI_S2MM"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S02_AXI",
                  "CAMC_with1/M_AXI_MM2S"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S03_AXI",
                  "CAMC_with1/M_AXI_S2MM"
                ]
              },
              "S04_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S04_AXI",
                  "CAMC_with2/M_AXI_MM2S"
                ]
              },
              "S05_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S05_AXI",
                  "CAMC_with2/M_AXI_S2MM"
                ]
              },
              "S06_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S06_AXI",
                  "CAMC_with3/M_AXI_MM2S"
                ]
              },
              "S07_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S07_AXI",
                  "CAMC_with3/M_AXI_S2MM"
                ]
              },
              "S08_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S08_AXI",
                  "CAMC_with/M_AXI_MM2S1"
                ]
              },
              "S09_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S09_AXI",
                  "CAMC_with/M_AXI_S2MM1"
                ]
              },
              "S10_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S10_AXI",
                  "CAMC_with1/M_AXI_MM2S1"
                ]
              },
              "S11_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S11_AXI",
                  "CAMC_with1/M_AXI_S2MM1"
                ]
              },
              "S12_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S12_AXI",
                  "CAMC_with2/M_AXI_MM2S1"
                ]
              },
              "S13_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S13_AXI",
                  "CAMC_with2/M_AXI_S2MM1"
                ]
              },
              "S14_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S14_AXI",
                  "CAMC_with3/M_AXI_MM2S1"
                ]
              },
              "S15_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S15_AXI",
                  "CAMC_with3/M_AXI_S2MM1"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "CAMC_with/s_axi_aclk",
                  "CAMC_with1/pl_clk0",
                  "CAMC_with2/pl_clk0",
                  "CAMC_with3/pl_clk0",
                  "axi_interconnect_0/S00_ACLK",
                  "axi_interconnect_0/S01_ACLK",
                  "axi_interconnect_0/S08_ACLK",
                  "axi_interconnect_0/M00_ACLK",
                  "axi_interconnect_0/ACLK",
                  "axi_interconnect_0/S09_ACLK",
                  "axi_interconnect_0/S02_ACLK",
                  "axi_interconnect_0/S03_ACLK",
                  "axi_interconnect_0/S10_ACLK",
                  "axi_interconnect_0/S11_ACLK",
                  "axi_interconnect_0/S04_ACLK",
                  "axi_interconnect_0/S05_ACLK",
                  "axi_interconnect_0/S12_ACLK",
                  "axi_interconnect_0/S13_ACLK",
                  "axi_interconnect_0/S06_ACLK",
                  "axi_interconnect_0/S07_ACLK",
                  "axi_interconnect_0/S14_ACLK",
                  "axi_interconnect_0/S15_ACLK"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "CAMC_with/s_axi_aresetn",
                  "CAMC_with1/peripheral_aresetn",
                  "CAMC_with2/peripheral_aresetn",
                  "CAMC_with3/peripheral_aresetn",
                  "axi_interconnect_0/S00_ARESETN",
                  "axi_interconnect_0/S01_ARESETN",
                  "axi_interconnect_0/S08_ARESETN",
                  "axi_interconnect_0/M00_ARESETN",
                  "axi_interconnect_0/ARESETN",
                  "axi_interconnect_0/S09_ARESETN",
                  "axi_interconnect_0/S02_ARESETN",
                  "axi_interconnect_0/S03_ARESETN",
                  "axi_interconnect_0/S10_ARESETN",
                  "axi_interconnect_0/S11_ARESETN",
                  "axi_interconnect_0/S04_ARESETN",
                  "axi_interconnect_0/S05_ARESETN",
                  "axi_interconnect_0/S12_ARESETN",
                  "axi_interconnect_0/S13_ARESETN",
                  "axi_interconnect_0/S06_ARESETN",
                  "axi_interconnect_0/S07_ARESETN",
                  "axi_interconnect_0/S14_ARESETN",
                  "axi_interconnect_0/S15_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "smartconnect_0/S00_AXI",
              "S00_AXI"
            ]
          },
          "One_port8_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "One_port8/M00_AXI"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "One_port8/S_AXI1",
              "smartconnect_0/M01_AXI"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "One_port8/S_AXI2",
              "smartconnect_0/M02_AXI"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "One_port8/S_AXI3",
              "smartconnect_0/M03_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "One_port8/S_AXI",
              "smartconnect_0/M00_AXI"
            ]
          },
          "S_AXI_LITE1_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE1",
              "smartconnect_0/M05_AXI"
            ]
          },
          "S_AXI_LITE2_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE2",
              "smartconnect_0/M06_AXI"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE",
              "smartconnect_0/M04_AXI"
            ]
          },
          "smartconnect_0_M07_AXI": {
            "interface_ports": [
              "smartconnect_0/M07_AXI",
              "One_port8/S_AXI_LITE3"
            ]
          },
          "smartconnect_0_M08_AXI": {
            "interface_ports": [
              "smartconnect_0/M08_AXI",
              "One_port8/S_AXI_LITE4"
            ]
          },
          "smartconnect_0_M09_AXI": {
            "interface_ports": [
              "smartconnect_0/M09_AXI",
              "One_port8/S_AXI_LITE5"
            ]
          },
          "smartconnect_0_M10_AXI": {
            "interface_ports": [
              "smartconnect_0/M10_AXI",
              "One_port8/S_AXI_LITE6"
            ]
          },
          "smartconnect_0_M11_AXI": {
            "interface_ports": [
              "smartconnect_0/M11_AXI",
              "One_port8/S_AXI_LITE7"
            ]
          },
          "smartconnect_0_M12_AXI": {
            "interface_ports": [
              "smartconnect_0/M12_AXI",
              "One_port8/s_axi_CTRL"
            ]
          },
          "smartconnect_0_M13_AXI": {
            "interface_ports": [
              "smartconnect_0/M13_AXI",
              "One_port8/s_axi_CTRL1"
            ]
          },
          "smartconnect_0_M14_AXI": {
            "interface_ports": [
              "smartconnect_0/M14_AXI",
              "One_port8/s_axi_CTRL2"
            ]
          },
          "smartconnect_0_M15_AXI": {
            "interface_ports": [
              "smartconnect_0/M15_AXI",
              "One_port8/s_axi_CTRL3"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "One_port8/s_axi_aclk",
              "smartconnect_0/aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "One_port8/s_axi_aresetn"
            ]
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "23",
        "xci_name": "design_1_smartconnect_0_3",
        "xci_path": "ip\\design_1_smartconnect_0_3\\design_1_smartconnect_0_3.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "hp_sec3": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "23",
            "xci_name": "design_1_smartconnect_0_4",
            "xci_path": "ip\\design_1_smartconnect_0_4\\design_1_smartconnect_0_4.xci",
            "inst_hier_path": "hp_sec3/smartconnect_0",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "One_port8": {
            "interface_ports": {
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "CAMC_with": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_44",
                    "xci_path": "ip\\design_1_CAMC_0_44\\design_1_CAMC_0_44.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_44",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_44\\design_1_axi_bram_ctrl_0_44.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_45",
                    "xci_path": "ip\\design_1_axi_dma_0_45\\design_1_axi_dma_0_45.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_43",
                    "xci_path": "ip\\design_1_axi_dma_1_43\\design_1_axi_dma_1_43.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_44",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_44\\design_1_blk_mem_gen_0_44.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "s_axi_aclk_1": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  },
                  "s_axi_aresetn_1": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  }
                }
              },
              "CAMC_with1": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_45",
                    "xci_path": "ip\\design_1_CAMC_0_45\\design_1_CAMC_0_45.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with1/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_45",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_45\\design_1_axi_bram_ctrl_0_45.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with1/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_46",
                    "xci_path": "ip\\design_1_axi_dma_0_46\\design_1_axi_dma_0_46.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with1/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_44",
                    "xci_path": "ip\\design_1_axi_dma_1_44\\design_1_axi_dma_1_44.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with1/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_45",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_45\\design_1_blk_mem_gen_0_45.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with1/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with2": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_46",
                    "xci_path": "ip\\design_1_CAMC_0_46\\design_1_CAMC_0_46.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with2/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_46",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_46\\design_1_axi_bram_ctrl_0_46.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with2/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_47",
                    "xci_path": "ip\\design_1_axi_dma_0_47\\design_1_axi_dma_0_47.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with2/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_45",
                    "xci_path": "ip\\design_1_axi_dma_1_45\\design_1_axi_dma_1_45.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with2/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_46",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_46\\design_1_blk_mem_gen_0_46.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with2/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with3": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_47",
                    "xci_path": "ip\\design_1_CAMC_0_47\\design_1_CAMC_0_47.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with3/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_47",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_47\\design_1_axi_bram_ctrl_0_47.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with3/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_48",
                    "xci_path": "ip\\design_1_axi_dma_0_48\\design_1_axi_dma_0_48.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with3/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_46",
                    "xci_path": "ip\\design_1_axi_dma_1_46\\design_1_axi_dma_1_46.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with3/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_47",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_47\\design_1_blk_mem_gen_0_47.xci",
                    "inst_hier_path": "hp_sec3/One_port8/CAMC_with3/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\design_1_axi_interconnect_0_11\\design_1_axi_interconnect_0_11.xci",
                "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0",
                "xci_name": "design_1_axi_interconnect_0_11",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "16"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S03_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S04_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S05_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S06_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S07_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S08_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S09_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S10_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S11_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S12_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S13_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S14_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S15_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S02_ARESETN"
                      }
                    }
                  },
                  "S02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S03_ARESETN"
                      }
                    }
                  },
                  "S03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S04_ARESETN"
                      }
                    }
                  },
                  "S04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S05_ARESETN"
                      }
                    }
                  },
                  "S05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S06_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S06_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S06_ARESETN"
                      }
                    }
                  },
                  "S06_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S07_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S07_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S07_ARESETN"
                      }
                    }
                  },
                  "S07_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S08_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S08_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S08_ARESETN"
                      }
                    }
                  },
                  "S08_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S09_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S09_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S09_ARESETN"
                      }
                    }
                  },
                  "S09_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S10_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S10_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S10_ARESETN"
                      }
                    }
                  },
                  "S10_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S11_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S11_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S11_ARESETN"
                      }
                    }
                  },
                  "S11_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S12_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S12_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S12_ARESETN"
                      }
                    }
                  },
                  "S12_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S13_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S13_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S13_ARESETN"
                      }
                    }
                  },
                  "S13_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S14_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S14_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S14_ARESETN"
                      }
                    }
                  },
                  "S14_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S15_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S15_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S15_ARESETN"
                      }
                    }
                  },
                  "S15_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_xbar_11",
                    "xci_path": "ip\\design_1_xbar_11\\design_1_xbar_11.xci",
                    "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "16"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S02_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S03_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S04_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S05_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S06_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S07_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S08_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S09_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S10_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S11_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S12_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S13_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S14_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S15_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_48",
                        "xci_path": "ip\\design_1_auto_us_48\\design_1_auto_us_48.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s00_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s00_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_49",
                        "xci_path": "ip\\design_1_auto_us_49\\design_1_auto_us_49.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s01_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s01_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_50",
                        "xci_path": "ip\\design_1_auto_us_50\\design_1_auto_us_50.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s02_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s02_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s02_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_51",
                        "xci_path": "ip\\design_1_auto_us_51\\design_1_auto_us_51.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s03_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s03_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s03_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_52",
                        "xci_path": "ip\\design_1_auto_us_52\\design_1_auto_us_52.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s04_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s04_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s04_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_53",
                        "xci_path": "ip\\design_1_auto_us_53\\design_1_auto_us_53.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s05_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s05_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s05_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s06_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_54",
                        "xci_path": "ip\\design_1_auto_us_54\\design_1_auto_us_54.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s06_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s06_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s06_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s07_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_55",
                        "xci_path": "ip\\design_1_auto_us_55\\design_1_auto_us_55.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s07_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s07_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s07_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s08_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_56",
                        "xci_path": "ip\\design_1_auto_us_56\\design_1_auto_us_56.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s08_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s08_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s08_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s09_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_57",
                        "xci_path": "ip\\design_1_auto_us_57\\design_1_auto_us_57.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s09_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s09_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s09_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s10_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_58",
                        "xci_path": "ip\\design_1_auto_us_58\\design_1_auto_us_58.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s10_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s10_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s10_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s11_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_59",
                        "xci_path": "ip\\design_1_auto_us_59\\design_1_auto_us_59.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s11_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s11_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s11_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s12_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_60",
                        "xci_path": "ip\\design_1_auto_us_60\\design_1_auto_us_60.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s12_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s12_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s12_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s13_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_61",
                        "xci_path": "ip\\design_1_auto_us_61\\design_1_auto_us_61.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s13_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s13_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s13_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s14_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_62",
                        "xci_path": "ip\\design_1_auto_us_62\\design_1_auto_us_62.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s14_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s14_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s14_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s15_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_63",
                        "xci_path": "ip\\design_1_auto_us_63\\design_1_auto_us_63.xci",
                        "inst_hier_path": "hp_sec3/One_port8/axi_interconnect_0/s15_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s15_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s15_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s02_couplers": {
                    "interface_ports": [
                      "S02_AXI",
                      "s02_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s03_couplers": {
                    "interface_ports": [
                      "S03_AXI",
                      "s03_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s04_couplers": {
                    "interface_ports": [
                      "S04_AXI",
                      "s04_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s05_couplers": {
                    "interface_ports": [
                      "S05_AXI",
                      "s05_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s06_couplers": {
                    "interface_ports": [
                      "S06_AXI",
                      "s06_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s07_couplers": {
                    "interface_ports": [
                      "S07_AXI",
                      "s07_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s08_couplers": {
                    "interface_ports": [
                      "S08_AXI",
                      "s08_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s09_couplers": {
                    "interface_ports": [
                      "S09_AXI",
                      "s09_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s10_couplers": {
                    "interface_ports": [
                      "S10_AXI",
                      "s10_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s11_couplers": {
                    "interface_ports": [
                      "S11_AXI",
                      "s11_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s12_couplers": {
                    "interface_ports": [
                      "S12_AXI",
                      "s12_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s13_couplers": {
                    "interface_ports": [
                      "S13_AXI",
                      "s13_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s14_couplers": {
                    "interface_ports": [
                      "S14_AXI",
                      "s14_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s15_couplers": {
                    "interface_ports": [
                      "S15_AXI",
                      "s15_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "s02_couplers_to_xbar": {
                    "interface_ports": [
                      "s02_couplers/M_AXI",
                      "xbar/S02_AXI"
                    ]
                  },
                  "s03_couplers_to_xbar": {
                    "interface_ports": [
                      "s03_couplers/M_AXI",
                      "xbar/S03_AXI"
                    ]
                  },
                  "s04_couplers_to_xbar": {
                    "interface_ports": [
                      "s04_couplers/M_AXI",
                      "xbar/S04_AXI"
                    ]
                  },
                  "s05_couplers_to_xbar": {
                    "interface_ports": [
                      "s05_couplers/M_AXI",
                      "xbar/S05_AXI"
                    ]
                  },
                  "s06_couplers_to_xbar": {
                    "interface_ports": [
                      "s06_couplers/M_AXI",
                      "xbar/S06_AXI"
                    ]
                  },
                  "s07_couplers_to_xbar": {
                    "interface_ports": [
                      "s07_couplers/M_AXI",
                      "xbar/S07_AXI"
                    ]
                  },
                  "s08_couplers_to_xbar": {
                    "interface_ports": [
                      "s08_couplers/M_AXI",
                      "xbar/S08_AXI"
                    ]
                  },
                  "s09_couplers_to_xbar": {
                    "interface_ports": [
                      "s09_couplers/M_AXI",
                      "xbar/S09_AXI"
                    ]
                  },
                  "s10_couplers_to_xbar": {
                    "interface_ports": [
                      "s10_couplers/M_AXI",
                      "xbar/S10_AXI"
                    ]
                  },
                  "s11_couplers_to_xbar": {
                    "interface_ports": [
                      "s11_couplers/M_AXI",
                      "xbar/S11_AXI"
                    ]
                  },
                  "s12_couplers_to_xbar": {
                    "interface_ports": [
                      "s12_couplers/M_AXI",
                      "xbar/S12_AXI"
                    ]
                  },
                  "s13_couplers_to_xbar": {
                    "interface_ports": [
                      "s13_couplers/M_AXI",
                      "xbar/S13_AXI"
                    ]
                  },
                  "s14_couplers_to_xbar": {
                    "interface_ports": [
                      "s14_couplers/M_AXI",
                      "xbar/S14_AXI"
                    ]
                  },
                  "s15_couplers_to_xbar": {
                    "interface_ports": [
                      "s15_couplers/M_AXI",
                      "xbar/S15_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s01_couplers/S_ACLK",
                      "s02_couplers/S_ACLK",
                      "s03_couplers/S_ACLK",
                      "s04_couplers/S_ACLK",
                      "s05_couplers/S_ACLK",
                      "s06_couplers/S_ACLK",
                      "s07_couplers/S_ACLK",
                      "s08_couplers/S_ACLK",
                      "s09_couplers/S_ACLK",
                      "s10_couplers/S_ACLK",
                      "s11_couplers/S_ACLK",
                      "s12_couplers/S_ACLK",
                      "s13_couplers/S_ACLK",
                      "s14_couplers/S_ACLK",
                      "s15_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "s02_couplers/M_ACLK",
                      "s03_couplers/M_ACLK",
                      "s04_couplers/M_ACLK",
                      "s05_couplers/M_ACLK",
                      "s06_couplers/M_ACLK",
                      "s07_couplers/M_ACLK",
                      "s08_couplers/M_ACLK",
                      "s09_couplers/M_ACLK",
                      "s10_couplers/M_ACLK",
                      "s11_couplers/M_ACLK",
                      "s12_couplers/M_ACLK",
                      "s13_couplers/M_ACLK",
                      "s14_couplers/M_ACLK",
                      "s15_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s01_couplers/S_ARESETN",
                      "s02_couplers/S_ARESETN",
                      "s03_couplers/S_ARESETN",
                      "s04_couplers/S_ARESETN",
                      "s05_couplers/S_ARESETN",
                      "s06_couplers/S_ARESETN",
                      "s07_couplers/S_ARESETN",
                      "s08_couplers/S_ARESETN",
                      "s09_couplers/S_ARESETN",
                      "s10_couplers/S_ARESETN",
                      "s11_couplers/S_ARESETN",
                      "s12_couplers/S_ARESETN",
                      "s13_couplers/S_ARESETN",
                      "s14_couplers/S_ARESETN",
                      "s15_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "s02_couplers/M_ARESETN",
                      "s03_couplers/M_ARESETN",
                      "s04_couplers/M_ARESETN",
                      "s05_couplers/M_ARESETN",
                      "s06_couplers/M_ARESETN",
                      "s07_couplers/M_ARESETN",
                      "s08_couplers/M_ARESETN",
                      "s09_couplers/M_ARESETN",
                      "s10_couplers/M_ARESETN",
                      "s11_couplers/M_ARESETN",
                      "s12_couplers/M_ARESETN",
                      "s13_couplers/M_ARESETN",
                      "s14_couplers/M_ARESETN",
                      "s15_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axi_interconnect_0/M00_AXI",
                  "M00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "CAMC_with/S_AXI",
                  "S_AXI"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "CAMC_with1/S_AXI",
                  "S_AXI1"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "CAMC_with2/S_AXI",
                  "S_AXI2"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "CAMC_with3/S_AXI",
                  "S_AXI3"
                ]
              },
              "Conn6": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE",
                  "S_AXI_LITE"
                ]
              },
              "Conn7": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE1",
                  "S_AXI_LITE1"
                ]
              },
              "Conn8": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE",
                  "S_AXI_LITE2"
                ]
              },
              "Conn9": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE1",
                  "S_AXI_LITE3"
                ]
              },
              "Conn10": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE",
                  "S_AXI_LITE4"
                ]
              },
              "Conn11": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE1",
                  "S_AXI_LITE5"
                ]
              },
              "Conn12": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE",
                  "S_AXI_LITE6"
                ]
              },
              "Conn13": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE1",
                  "S_AXI_LITE7"
                ]
              },
              "Conn14": {
                "interface_ports": [
                  "CAMC_with/s_axi_CTRL",
                  "s_axi_CTRL"
                ]
              },
              "Conn15": {
                "interface_ports": [
                  "CAMC_with1/s_axi_CTRL",
                  "s_axi_CTRL1"
                ]
              },
              "Conn16": {
                "interface_ports": [
                  "CAMC_with2/s_axi_CTRL",
                  "s_axi_CTRL2"
                ]
              },
              "Conn17": {
                "interface_ports": [
                  "CAMC_with3/s_axi_CTRL",
                  "s_axi_CTRL3"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S00_AXI",
                  "CAMC_with/M_AXI_MM2S"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S01_AXI",
                  "CAMC_with/M_AXI_S2MM"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S02_AXI",
                  "CAMC_with1/M_AXI_MM2S"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S03_AXI",
                  "CAMC_with1/M_AXI_S2MM"
                ]
              },
              "S04_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S04_AXI",
                  "CAMC_with2/M_AXI_MM2S"
                ]
              },
              "S05_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S05_AXI",
                  "CAMC_with2/M_AXI_S2MM"
                ]
              },
              "S06_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S06_AXI",
                  "CAMC_with3/M_AXI_MM2S"
                ]
              },
              "S07_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S07_AXI",
                  "CAMC_with3/M_AXI_S2MM"
                ]
              },
              "S08_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S08_AXI",
                  "CAMC_with/M_AXI_MM2S1"
                ]
              },
              "S09_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S09_AXI",
                  "CAMC_with/M_AXI_S2MM1"
                ]
              },
              "S10_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S10_AXI",
                  "CAMC_with1/M_AXI_MM2S1"
                ]
              },
              "S11_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S11_AXI",
                  "CAMC_with1/M_AXI_S2MM1"
                ]
              },
              "S12_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S12_AXI",
                  "CAMC_with2/M_AXI_MM2S1"
                ]
              },
              "S13_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S13_AXI",
                  "CAMC_with2/M_AXI_S2MM1"
                ]
              },
              "S14_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S14_AXI",
                  "CAMC_with3/M_AXI_MM2S1"
                ]
              },
              "S15_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S15_AXI",
                  "CAMC_with3/M_AXI_S2MM1"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "CAMC_with/s_axi_aclk",
                  "CAMC_with1/pl_clk0",
                  "CAMC_with2/pl_clk0",
                  "CAMC_with3/pl_clk0",
                  "axi_interconnect_0/S00_ACLK",
                  "axi_interconnect_0/S01_ACLK",
                  "axi_interconnect_0/S08_ACLK",
                  "axi_interconnect_0/M00_ACLK",
                  "axi_interconnect_0/ACLK",
                  "axi_interconnect_0/S09_ACLK",
                  "axi_interconnect_0/S02_ACLK",
                  "axi_interconnect_0/S03_ACLK",
                  "axi_interconnect_0/S10_ACLK",
                  "axi_interconnect_0/S11_ACLK",
                  "axi_interconnect_0/S04_ACLK",
                  "axi_interconnect_0/S05_ACLK",
                  "axi_interconnect_0/S12_ACLK",
                  "axi_interconnect_0/S13_ACLK",
                  "axi_interconnect_0/S06_ACLK",
                  "axi_interconnect_0/S07_ACLK",
                  "axi_interconnect_0/S14_ACLK",
                  "axi_interconnect_0/S15_ACLK"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "CAMC_with/s_axi_aresetn",
                  "CAMC_with1/peripheral_aresetn",
                  "CAMC_with2/peripheral_aresetn",
                  "CAMC_with3/peripheral_aresetn",
                  "axi_interconnect_0/S00_ARESETN",
                  "axi_interconnect_0/S01_ARESETN",
                  "axi_interconnect_0/S08_ARESETN",
                  "axi_interconnect_0/M00_ARESETN",
                  "axi_interconnect_0/ARESETN",
                  "axi_interconnect_0/S09_ARESETN",
                  "axi_interconnect_0/S02_ARESETN",
                  "axi_interconnect_0/S03_ARESETN",
                  "axi_interconnect_0/S10_ARESETN",
                  "axi_interconnect_0/S11_ARESETN",
                  "axi_interconnect_0/S04_ARESETN",
                  "axi_interconnect_0/S05_ARESETN",
                  "axi_interconnect_0/S12_ARESETN",
                  "axi_interconnect_0/S13_ARESETN",
                  "axi_interconnect_0/S06_ARESETN",
                  "axi_interconnect_0/S07_ARESETN",
                  "axi_interconnect_0/S14_ARESETN",
                  "axi_interconnect_0/S15_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "smartconnect_0/S00_AXI",
              "S00_AXI"
            ]
          },
          "One_port8_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "One_port8/M00_AXI"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "One_port8/S_AXI1",
              "smartconnect_0/M01_AXI"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "One_port8/S_AXI2",
              "smartconnect_0/M02_AXI"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "One_port8/S_AXI3",
              "smartconnect_0/M03_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "One_port8/S_AXI",
              "smartconnect_0/M00_AXI"
            ]
          },
          "S_AXI_LITE1_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE1",
              "smartconnect_0/M05_AXI"
            ]
          },
          "S_AXI_LITE2_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE2",
              "smartconnect_0/M06_AXI"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE",
              "smartconnect_0/M04_AXI"
            ]
          },
          "smartconnect_0_M07_AXI": {
            "interface_ports": [
              "smartconnect_0/M07_AXI",
              "One_port8/S_AXI_LITE3"
            ]
          },
          "smartconnect_0_M08_AXI": {
            "interface_ports": [
              "smartconnect_0/M08_AXI",
              "One_port8/S_AXI_LITE4"
            ]
          },
          "smartconnect_0_M09_AXI": {
            "interface_ports": [
              "smartconnect_0/M09_AXI",
              "One_port8/S_AXI_LITE5"
            ]
          },
          "smartconnect_0_M10_AXI": {
            "interface_ports": [
              "smartconnect_0/M10_AXI",
              "One_port8/S_AXI_LITE6"
            ]
          },
          "smartconnect_0_M11_AXI": {
            "interface_ports": [
              "smartconnect_0/M11_AXI",
              "One_port8/S_AXI_LITE7"
            ]
          },
          "smartconnect_0_M12_AXI": {
            "interface_ports": [
              "smartconnect_0/M12_AXI",
              "One_port8/s_axi_CTRL"
            ]
          },
          "smartconnect_0_M13_AXI": {
            "interface_ports": [
              "smartconnect_0/M13_AXI",
              "One_port8/s_axi_CTRL1"
            ]
          },
          "smartconnect_0_M14_AXI": {
            "interface_ports": [
              "smartconnect_0/M14_AXI",
              "One_port8/s_axi_CTRL2"
            ]
          },
          "smartconnect_0_M15_AXI": {
            "interface_ports": [
              "smartconnect_0/M15_AXI",
              "One_port8/s_axi_CTRL3"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "One_port8/s_axi_aclk",
              "smartconnect_0/aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "One_port8/s_axi_aresetn"
            ]
          }
        }
      },
      "hp_sec4": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "23",
            "xci_name": "design_1_smartconnect_0_5",
            "xci_path": "ip\\design_1_smartconnect_0_5\\design_1_smartconnect_0_5.xci",
            "inst_hier_path": "hp_sec4/smartconnect_0",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "One_port8": {
            "interface_ports": {
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "CAMC_with": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_48",
                    "xci_path": "ip\\design_1_CAMC_0_48\\design_1_CAMC_0_48.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_48",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_48\\design_1_axi_bram_ctrl_0_48.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_49",
                    "xci_path": "ip\\design_1_axi_dma_0_49\\design_1_axi_dma_0_49.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_47",
                    "xci_path": "ip\\design_1_axi_dma_1_47\\design_1_axi_dma_1_47.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_48",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_48\\design_1_blk_mem_gen_0_48.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "s_axi_aclk_1": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  },
                  "s_axi_aresetn_1": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  }
                }
              },
              "CAMC_with1": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_49",
                    "xci_path": "ip\\design_1_CAMC_0_49\\design_1_CAMC_0_49.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with1/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_49",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_49\\design_1_axi_bram_ctrl_0_49.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with1/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_50",
                    "xci_path": "ip\\design_1_axi_dma_0_50\\design_1_axi_dma_0_50.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with1/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_48",
                    "xci_path": "ip\\design_1_axi_dma_1_48\\design_1_axi_dma_1_48.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with1/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_49",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_49\\design_1_blk_mem_gen_0_49.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with1/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with2": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_50",
                    "xci_path": "ip\\design_1_CAMC_0_50\\design_1_CAMC_0_50.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with2/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_50",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_50\\design_1_axi_bram_ctrl_0_50.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with2/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_51",
                    "xci_path": "ip\\design_1_axi_dma_0_51\\design_1_axi_dma_0_51.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with2/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_49",
                    "xci_path": "ip\\design_1_axi_dma_1_49\\design_1_axi_dma_1_49.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with2/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_50",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_50\\design_1_blk_mem_gen_0_50.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with2/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with3": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_51",
                    "xci_path": "ip\\design_1_CAMC_0_51\\design_1_CAMC_0_51.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with3/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_51",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_51\\design_1_axi_bram_ctrl_0_51.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with3/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_52",
                    "xci_path": "ip\\design_1_axi_dma_0_52\\design_1_axi_dma_0_52.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with3/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_50",
                    "xci_path": "ip\\design_1_axi_dma_1_50\\design_1_axi_dma_1_50.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with3/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_51",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_51\\design_1_blk_mem_gen_0_51.xci",
                    "inst_hier_path": "hp_sec4/One_port8/CAMC_with3/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\design_1_axi_interconnect_0_12\\design_1_axi_interconnect_0_12.xci",
                "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0",
                "xci_name": "design_1_axi_interconnect_0_12",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "16"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S03_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S04_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S05_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S06_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S07_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S08_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S09_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S10_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S11_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S12_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S13_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S14_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S15_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S02_ARESETN"
                      }
                    }
                  },
                  "S02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S03_ARESETN"
                      }
                    }
                  },
                  "S03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S04_ARESETN"
                      }
                    }
                  },
                  "S04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S05_ARESETN"
                      }
                    }
                  },
                  "S05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S06_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S06_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S06_ARESETN"
                      }
                    }
                  },
                  "S06_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S07_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S07_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S07_ARESETN"
                      }
                    }
                  },
                  "S07_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S08_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S08_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S08_ARESETN"
                      }
                    }
                  },
                  "S08_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S09_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S09_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S09_ARESETN"
                      }
                    }
                  },
                  "S09_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S10_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S10_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S10_ARESETN"
                      }
                    }
                  },
                  "S10_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S11_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S11_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S11_ARESETN"
                      }
                    }
                  },
                  "S11_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S12_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S12_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S12_ARESETN"
                      }
                    }
                  },
                  "S12_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S13_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S13_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S13_ARESETN"
                      }
                    }
                  },
                  "S13_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S14_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S14_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S14_ARESETN"
                      }
                    }
                  },
                  "S14_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S15_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S15_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S15_ARESETN"
                      }
                    }
                  },
                  "S15_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_xbar_12",
                    "xci_path": "ip\\design_1_xbar_12\\design_1_xbar_12.xci",
                    "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "16"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S02_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S03_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S04_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S05_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S06_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S07_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S08_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S09_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S10_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S11_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S12_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S13_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S14_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S15_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_64",
                        "xci_path": "ip\\design_1_auto_us_64\\design_1_auto_us_64.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s00_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s00_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_65",
                        "xci_path": "ip\\design_1_auto_us_65\\design_1_auto_us_65.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s01_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s01_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_66",
                        "xci_path": "ip\\design_1_auto_us_66\\design_1_auto_us_66.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s02_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s02_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s02_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_67",
                        "xci_path": "ip\\design_1_auto_us_67\\design_1_auto_us_67.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s03_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s03_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s03_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_68",
                        "xci_path": "ip\\design_1_auto_us_68\\design_1_auto_us_68.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s04_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s04_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s04_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_69",
                        "xci_path": "ip\\design_1_auto_us_69\\design_1_auto_us_69.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s05_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s05_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s05_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s06_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_70",
                        "xci_path": "ip\\design_1_auto_us_70\\design_1_auto_us_70.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s06_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s06_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s06_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s07_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_71",
                        "xci_path": "ip\\design_1_auto_us_71\\design_1_auto_us_71.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s07_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s07_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s07_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s08_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_72",
                        "xci_path": "ip\\design_1_auto_us_72\\design_1_auto_us_72.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s08_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s08_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s08_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s09_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_73",
                        "xci_path": "ip\\design_1_auto_us_73\\design_1_auto_us_73.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s09_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s09_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s09_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s10_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_74",
                        "xci_path": "ip\\design_1_auto_us_74\\design_1_auto_us_74.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s10_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s10_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s10_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s11_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_75",
                        "xci_path": "ip\\design_1_auto_us_75\\design_1_auto_us_75.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s11_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s11_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s11_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s12_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_76",
                        "xci_path": "ip\\design_1_auto_us_76\\design_1_auto_us_76.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s12_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s12_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s12_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s13_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_77",
                        "xci_path": "ip\\design_1_auto_us_77\\design_1_auto_us_77.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s13_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s13_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s13_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s14_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_78",
                        "xci_path": "ip\\design_1_auto_us_78\\design_1_auto_us_78.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s14_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s14_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s14_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s15_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_79",
                        "xci_path": "ip\\design_1_auto_us_79\\design_1_auto_us_79.xci",
                        "inst_hier_path": "hp_sec4/One_port8/axi_interconnect_0/s15_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s15_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s15_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s02_couplers": {
                    "interface_ports": [
                      "S02_AXI",
                      "s02_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s03_couplers": {
                    "interface_ports": [
                      "S03_AXI",
                      "s03_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s04_couplers": {
                    "interface_ports": [
                      "S04_AXI",
                      "s04_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s05_couplers": {
                    "interface_ports": [
                      "S05_AXI",
                      "s05_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s06_couplers": {
                    "interface_ports": [
                      "S06_AXI",
                      "s06_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s07_couplers": {
                    "interface_ports": [
                      "S07_AXI",
                      "s07_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s08_couplers": {
                    "interface_ports": [
                      "S08_AXI",
                      "s08_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s09_couplers": {
                    "interface_ports": [
                      "S09_AXI",
                      "s09_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s10_couplers": {
                    "interface_ports": [
                      "S10_AXI",
                      "s10_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s11_couplers": {
                    "interface_ports": [
                      "S11_AXI",
                      "s11_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s12_couplers": {
                    "interface_ports": [
                      "S12_AXI",
                      "s12_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s13_couplers": {
                    "interface_ports": [
                      "S13_AXI",
                      "s13_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s14_couplers": {
                    "interface_ports": [
                      "S14_AXI",
                      "s14_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s15_couplers": {
                    "interface_ports": [
                      "S15_AXI",
                      "s15_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "s02_couplers_to_xbar": {
                    "interface_ports": [
                      "s02_couplers/M_AXI",
                      "xbar/S02_AXI"
                    ]
                  },
                  "s03_couplers_to_xbar": {
                    "interface_ports": [
                      "s03_couplers/M_AXI",
                      "xbar/S03_AXI"
                    ]
                  },
                  "s04_couplers_to_xbar": {
                    "interface_ports": [
                      "s04_couplers/M_AXI",
                      "xbar/S04_AXI"
                    ]
                  },
                  "s05_couplers_to_xbar": {
                    "interface_ports": [
                      "s05_couplers/M_AXI",
                      "xbar/S05_AXI"
                    ]
                  },
                  "s06_couplers_to_xbar": {
                    "interface_ports": [
                      "s06_couplers/M_AXI",
                      "xbar/S06_AXI"
                    ]
                  },
                  "s07_couplers_to_xbar": {
                    "interface_ports": [
                      "s07_couplers/M_AXI",
                      "xbar/S07_AXI"
                    ]
                  },
                  "s08_couplers_to_xbar": {
                    "interface_ports": [
                      "s08_couplers/M_AXI",
                      "xbar/S08_AXI"
                    ]
                  },
                  "s09_couplers_to_xbar": {
                    "interface_ports": [
                      "s09_couplers/M_AXI",
                      "xbar/S09_AXI"
                    ]
                  },
                  "s10_couplers_to_xbar": {
                    "interface_ports": [
                      "s10_couplers/M_AXI",
                      "xbar/S10_AXI"
                    ]
                  },
                  "s11_couplers_to_xbar": {
                    "interface_ports": [
                      "s11_couplers/M_AXI",
                      "xbar/S11_AXI"
                    ]
                  },
                  "s12_couplers_to_xbar": {
                    "interface_ports": [
                      "s12_couplers/M_AXI",
                      "xbar/S12_AXI"
                    ]
                  },
                  "s13_couplers_to_xbar": {
                    "interface_ports": [
                      "s13_couplers/M_AXI",
                      "xbar/S13_AXI"
                    ]
                  },
                  "s14_couplers_to_xbar": {
                    "interface_ports": [
                      "s14_couplers/M_AXI",
                      "xbar/S14_AXI"
                    ]
                  },
                  "s15_couplers_to_xbar": {
                    "interface_ports": [
                      "s15_couplers/M_AXI",
                      "xbar/S15_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s01_couplers/S_ACLK",
                      "s02_couplers/S_ACLK",
                      "s03_couplers/S_ACLK",
                      "s04_couplers/S_ACLK",
                      "s05_couplers/S_ACLK",
                      "s06_couplers/S_ACLK",
                      "s07_couplers/S_ACLK",
                      "s08_couplers/S_ACLK",
                      "s09_couplers/S_ACLK",
                      "s10_couplers/S_ACLK",
                      "s11_couplers/S_ACLK",
                      "s12_couplers/S_ACLK",
                      "s13_couplers/S_ACLK",
                      "s14_couplers/S_ACLK",
                      "s15_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "s02_couplers/M_ACLK",
                      "s03_couplers/M_ACLK",
                      "s04_couplers/M_ACLK",
                      "s05_couplers/M_ACLK",
                      "s06_couplers/M_ACLK",
                      "s07_couplers/M_ACLK",
                      "s08_couplers/M_ACLK",
                      "s09_couplers/M_ACLK",
                      "s10_couplers/M_ACLK",
                      "s11_couplers/M_ACLK",
                      "s12_couplers/M_ACLK",
                      "s13_couplers/M_ACLK",
                      "s14_couplers/M_ACLK",
                      "s15_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s01_couplers/S_ARESETN",
                      "s02_couplers/S_ARESETN",
                      "s03_couplers/S_ARESETN",
                      "s04_couplers/S_ARESETN",
                      "s05_couplers/S_ARESETN",
                      "s06_couplers/S_ARESETN",
                      "s07_couplers/S_ARESETN",
                      "s08_couplers/S_ARESETN",
                      "s09_couplers/S_ARESETN",
                      "s10_couplers/S_ARESETN",
                      "s11_couplers/S_ARESETN",
                      "s12_couplers/S_ARESETN",
                      "s13_couplers/S_ARESETN",
                      "s14_couplers/S_ARESETN",
                      "s15_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "s02_couplers/M_ARESETN",
                      "s03_couplers/M_ARESETN",
                      "s04_couplers/M_ARESETN",
                      "s05_couplers/M_ARESETN",
                      "s06_couplers/M_ARESETN",
                      "s07_couplers/M_ARESETN",
                      "s08_couplers/M_ARESETN",
                      "s09_couplers/M_ARESETN",
                      "s10_couplers/M_ARESETN",
                      "s11_couplers/M_ARESETN",
                      "s12_couplers/M_ARESETN",
                      "s13_couplers/M_ARESETN",
                      "s14_couplers/M_ARESETN",
                      "s15_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axi_interconnect_0/M00_AXI",
                  "M00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "CAMC_with/S_AXI",
                  "S_AXI"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "CAMC_with1/S_AXI",
                  "S_AXI1"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "CAMC_with2/S_AXI",
                  "S_AXI2"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "CAMC_with3/S_AXI",
                  "S_AXI3"
                ]
              },
              "Conn6": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE",
                  "S_AXI_LITE"
                ]
              },
              "Conn7": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE1",
                  "S_AXI_LITE1"
                ]
              },
              "Conn8": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE",
                  "S_AXI_LITE2"
                ]
              },
              "Conn9": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE1",
                  "S_AXI_LITE3"
                ]
              },
              "Conn10": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE",
                  "S_AXI_LITE4"
                ]
              },
              "Conn11": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE1",
                  "S_AXI_LITE5"
                ]
              },
              "Conn12": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE",
                  "S_AXI_LITE6"
                ]
              },
              "Conn13": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE1",
                  "S_AXI_LITE7"
                ]
              },
              "Conn14": {
                "interface_ports": [
                  "CAMC_with/s_axi_CTRL",
                  "s_axi_CTRL"
                ]
              },
              "Conn15": {
                "interface_ports": [
                  "CAMC_with1/s_axi_CTRL",
                  "s_axi_CTRL1"
                ]
              },
              "Conn16": {
                "interface_ports": [
                  "CAMC_with2/s_axi_CTRL",
                  "s_axi_CTRL2"
                ]
              },
              "Conn17": {
                "interface_ports": [
                  "CAMC_with3/s_axi_CTRL",
                  "s_axi_CTRL3"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S00_AXI",
                  "CAMC_with/M_AXI_MM2S"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S01_AXI",
                  "CAMC_with/M_AXI_S2MM"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S02_AXI",
                  "CAMC_with1/M_AXI_MM2S"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S03_AXI",
                  "CAMC_with1/M_AXI_S2MM"
                ]
              },
              "S04_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S04_AXI",
                  "CAMC_with2/M_AXI_MM2S"
                ]
              },
              "S05_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S05_AXI",
                  "CAMC_with2/M_AXI_S2MM"
                ]
              },
              "S06_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S06_AXI",
                  "CAMC_with3/M_AXI_MM2S"
                ]
              },
              "S07_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S07_AXI",
                  "CAMC_with3/M_AXI_S2MM"
                ]
              },
              "S08_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S08_AXI",
                  "CAMC_with/M_AXI_MM2S1"
                ]
              },
              "S09_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S09_AXI",
                  "CAMC_with/M_AXI_S2MM1"
                ]
              },
              "S10_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S10_AXI",
                  "CAMC_with1/M_AXI_MM2S1"
                ]
              },
              "S11_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S11_AXI",
                  "CAMC_with1/M_AXI_S2MM1"
                ]
              },
              "S12_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S12_AXI",
                  "CAMC_with2/M_AXI_MM2S1"
                ]
              },
              "S13_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S13_AXI",
                  "CAMC_with2/M_AXI_S2MM1"
                ]
              },
              "S14_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S14_AXI",
                  "CAMC_with3/M_AXI_MM2S1"
                ]
              },
              "S15_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S15_AXI",
                  "CAMC_with3/M_AXI_S2MM1"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "CAMC_with/s_axi_aclk",
                  "CAMC_with1/pl_clk0",
                  "CAMC_with2/pl_clk0",
                  "CAMC_with3/pl_clk0",
                  "axi_interconnect_0/S00_ACLK",
                  "axi_interconnect_0/S01_ACLK",
                  "axi_interconnect_0/S08_ACLK",
                  "axi_interconnect_0/M00_ACLK",
                  "axi_interconnect_0/ACLK",
                  "axi_interconnect_0/S09_ACLK",
                  "axi_interconnect_0/S02_ACLK",
                  "axi_interconnect_0/S03_ACLK",
                  "axi_interconnect_0/S10_ACLK",
                  "axi_interconnect_0/S11_ACLK",
                  "axi_interconnect_0/S04_ACLK",
                  "axi_interconnect_0/S05_ACLK",
                  "axi_interconnect_0/S12_ACLK",
                  "axi_interconnect_0/S13_ACLK",
                  "axi_interconnect_0/S06_ACLK",
                  "axi_interconnect_0/S07_ACLK",
                  "axi_interconnect_0/S14_ACLK",
                  "axi_interconnect_0/S15_ACLK"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "CAMC_with/s_axi_aresetn",
                  "CAMC_with1/peripheral_aresetn",
                  "CAMC_with2/peripheral_aresetn",
                  "CAMC_with3/peripheral_aresetn",
                  "axi_interconnect_0/S00_ARESETN",
                  "axi_interconnect_0/S01_ARESETN",
                  "axi_interconnect_0/S08_ARESETN",
                  "axi_interconnect_0/M00_ARESETN",
                  "axi_interconnect_0/ARESETN",
                  "axi_interconnect_0/S09_ARESETN",
                  "axi_interconnect_0/S02_ARESETN",
                  "axi_interconnect_0/S03_ARESETN",
                  "axi_interconnect_0/S10_ARESETN",
                  "axi_interconnect_0/S11_ARESETN",
                  "axi_interconnect_0/S04_ARESETN",
                  "axi_interconnect_0/S05_ARESETN",
                  "axi_interconnect_0/S12_ARESETN",
                  "axi_interconnect_0/S13_ARESETN",
                  "axi_interconnect_0/S06_ARESETN",
                  "axi_interconnect_0/S07_ARESETN",
                  "axi_interconnect_0/S14_ARESETN",
                  "axi_interconnect_0/S15_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "smartconnect_0/S00_AXI",
              "S00_AXI"
            ]
          },
          "One_port8_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "One_port8/M00_AXI"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "One_port8/S_AXI1",
              "smartconnect_0/M01_AXI"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "One_port8/S_AXI2",
              "smartconnect_0/M02_AXI"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "One_port8/S_AXI3",
              "smartconnect_0/M03_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "One_port8/S_AXI",
              "smartconnect_0/M00_AXI"
            ]
          },
          "S_AXI_LITE1_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE1",
              "smartconnect_0/M05_AXI"
            ]
          },
          "S_AXI_LITE2_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE2",
              "smartconnect_0/M06_AXI"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE",
              "smartconnect_0/M04_AXI"
            ]
          },
          "smartconnect_0_M07_AXI": {
            "interface_ports": [
              "smartconnect_0/M07_AXI",
              "One_port8/S_AXI_LITE3"
            ]
          },
          "smartconnect_0_M08_AXI": {
            "interface_ports": [
              "smartconnect_0/M08_AXI",
              "One_port8/S_AXI_LITE4"
            ]
          },
          "smartconnect_0_M09_AXI": {
            "interface_ports": [
              "smartconnect_0/M09_AXI",
              "One_port8/S_AXI_LITE5"
            ]
          },
          "smartconnect_0_M10_AXI": {
            "interface_ports": [
              "smartconnect_0/M10_AXI",
              "One_port8/S_AXI_LITE6"
            ]
          },
          "smartconnect_0_M11_AXI": {
            "interface_ports": [
              "smartconnect_0/M11_AXI",
              "One_port8/S_AXI_LITE7"
            ]
          },
          "smartconnect_0_M12_AXI": {
            "interface_ports": [
              "smartconnect_0/M12_AXI",
              "One_port8/s_axi_CTRL"
            ]
          },
          "smartconnect_0_M13_AXI": {
            "interface_ports": [
              "smartconnect_0/M13_AXI",
              "One_port8/s_axi_CTRL1"
            ]
          },
          "smartconnect_0_M14_AXI": {
            "interface_ports": [
              "smartconnect_0/M14_AXI",
              "One_port8/s_axi_CTRL2"
            ]
          },
          "smartconnect_0_M15_AXI": {
            "interface_ports": [
              "smartconnect_0/M15_AXI",
              "One_port8/s_axi_CTRL3"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "One_port8/s_axi_aclk",
              "smartconnect_0/aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "One_port8/s_axi_aresetn"
            ]
          }
        }
      },
      "smartconnect_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "23",
        "xci_name": "design_1_smartconnect_0_7",
        "xci_path": "ip\\design_1_smartconnect_0_7\\design_1_smartconnect_0_7.xci",
        "inst_hier_path": "smartconnect_1",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "hp_sec6": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "23",
            "xci_name": "design_1_smartconnect_0_8",
            "xci_path": "ip\\design_1_smartconnect_0_8\\design_1_smartconnect_0_8.xci",
            "inst_hier_path": "hp_sec6/smartconnect_0",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "One_port8": {
            "interface_ports": {
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "CAMC_with": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_56",
                    "xci_path": "ip\\design_1_CAMC_0_56\\design_1_CAMC_0_56.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_56",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_56\\design_1_axi_bram_ctrl_0_56.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_57",
                    "xci_path": "ip\\design_1_axi_dma_0_57\\design_1_axi_dma_0_57.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_55",
                    "xci_path": "ip\\design_1_axi_dma_1_55\\design_1_axi_dma_1_55.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_56",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_56\\design_1_blk_mem_gen_0_56.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "s_axi_aclk_1": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  },
                  "s_axi_aresetn_1": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  }
                }
              },
              "CAMC_with1": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_57",
                    "xci_path": "ip\\design_1_CAMC_0_57\\design_1_CAMC_0_57.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with1/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_57",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_57\\design_1_axi_bram_ctrl_0_57.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with1/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_58",
                    "xci_path": "ip\\design_1_axi_dma_0_58\\design_1_axi_dma_0_58.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with1/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_56",
                    "xci_path": "ip\\design_1_axi_dma_1_56\\design_1_axi_dma_1_56.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with1/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_57",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_57\\design_1_blk_mem_gen_0_57.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with1/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with2": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_58",
                    "xci_path": "ip\\design_1_CAMC_0_58\\design_1_CAMC_0_58.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with2/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_58",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_58\\design_1_axi_bram_ctrl_0_58.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with2/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_59",
                    "xci_path": "ip\\design_1_axi_dma_0_59\\design_1_axi_dma_0_59.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with2/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_57",
                    "xci_path": "ip\\design_1_axi_dma_1_57\\design_1_axi_dma_1_57.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with2/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_58",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_58\\design_1_blk_mem_gen_0_58.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with2/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with3": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_59",
                    "xci_path": "ip\\design_1_CAMC_0_59\\design_1_CAMC_0_59.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with3/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_59",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_59\\design_1_axi_bram_ctrl_0_59.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with3/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_60",
                    "xci_path": "ip\\design_1_axi_dma_0_60\\design_1_axi_dma_0_60.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with3/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_58",
                    "xci_path": "ip\\design_1_axi_dma_1_58\\design_1_axi_dma_1_58.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with3/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_59",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_59\\design_1_blk_mem_gen_0_59.xci",
                    "inst_hier_path": "hp_sec6/One_port8/CAMC_with3/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\design_1_axi_interconnect_0_14\\design_1_axi_interconnect_0_14.xci",
                "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0",
                "xci_name": "design_1_axi_interconnect_0_14",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "16"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S03_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S04_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S05_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S06_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S07_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S08_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S09_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S10_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S11_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S12_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S13_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S14_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S15_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S02_ARESETN"
                      }
                    }
                  },
                  "S02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S03_ARESETN"
                      }
                    }
                  },
                  "S03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S04_ARESETN"
                      }
                    }
                  },
                  "S04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S05_ARESETN"
                      }
                    }
                  },
                  "S05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S06_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S06_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S06_ARESETN"
                      }
                    }
                  },
                  "S06_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S07_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S07_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S07_ARESETN"
                      }
                    }
                  },
                  "S07_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S08_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S08_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S08_ARESETN"
                      }
                    }
                  },
                  "S08_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S09_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S09_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S09_ARESETN"
                      }
                    }
                  },
                  "S09_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S10_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S10_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S10_ARESETN"
                      }
                    }
                  },
                  "S10_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S11_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S11_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S11_ARESETN"
                      }
                    }
                  },
                  "S11_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S12_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S12_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S12_ARESETN"
                      }
                    }
                  },
                  "S12_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S13_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S13_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S13_ARESETN"
                      }
                    }
                  },
                  "S13_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S14_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S14_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S14_ARESETN"
                      }
                    }
                  },
                  "S14_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S15_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S15_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S15_ARESETN"
                      }
                    }
                  },
                  "S15_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_xbar_14",
                    "xci_path": "ip\\design_1_xbar_14\\design_1_xbar_14.xci",
                    "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "16"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S02_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S03_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S04_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S05_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S06_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S07_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S08_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S09_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S10_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S11_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S12_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S13_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S14_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S15_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_80",
                        "xci_path": "ip\\design_1_auto_us_80\\design_1_auto_us_80.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s00_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s00_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_81",
                        "xci_path": "ip\\design_1_auto_us_81\\design_1_auto_us_81.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s01_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s01_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_82",
                        "xci_path": "ip\\design_1_auto_us_82\\design_1_auto_us_82.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s02_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s02_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s02_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_83",
                        "xci_path": "ip\\design_1_auto_us_83\\design_1_auto_us_83.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s03_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s03_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s03_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_84",
                        "xci_path": "ip\\design_1_auto_us_84\\design_1_auto_us_84.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s04_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s04_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s04_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_85",
                        "xci_path": "ip\\design_1_auto_us_85\\design_1_auto_us_85.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s05_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s05_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s05_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s06_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_86",
                        "xci_path": "ip\\design_1_auto_us_86\\design_1_auto_us_86.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s06_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s06_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s06_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s07_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_87",
                        "xci_path": "ip\\design_1_auto_us_87\\design_1_auto_us_87.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s07_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s07_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s07_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s08_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_88",
                        "xci_path": "ip\\design_1_auto_us_88\\design_1_auto_us_88.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s08_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s08_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s08_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s09_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_89",
                        "xci_path": "ip\\design_1_auto_us_89\\design_1_auto_us_89.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s09_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s09_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s09_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s10_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_90",
                        "xci_path": "ip\\design_1_auto_us_90\\design_1_auto_us_90.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s10_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s10_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s10_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s11_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_91",
                        "xci_path": "ip\\design_1_auto_us_91\\design_1_auto_us_91.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s11_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s11_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s11_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s12_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_92",
                        "xci_path": "ip\\design_1_auto_us_92\\design_1_auto_us_92.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s12_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s12_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s12_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s13_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_93",
                        "xci_path": "ip\\design_1_auto_us_93\\design_1_auto_us_93.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s13_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s13_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s13_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s14_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_94",
                        "xci_path": "ip\\design_1_auto_us_94\\design_1_auto_us_94.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s14_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s14_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s14_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s15_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_95",
                        "xci_path": "ip\\design_1_auto_us_95\\design_1_auto_us_95.xci",
                        "inst_hier_path": "hp_sec6/One_port8/axi_interconnect_0/s15_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s15_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s15_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s02_couplers": {
                    "interface_ports": [
                      "S02_AXI",
                      "s02_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s03_couplers": {
                    "interface_ports": [
                      "S03_AXI",
                      "s03_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s04_couplers": {
                    "interface_ports": [
                      "S04_AXI",
                      "s04_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s05_couplers": {
                    "interface_ports": [
                      "S05_AXI",
                      "s05_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s06_couplers": {
                    "interface_ports": [
                      "S06_AXI",
                      "s06_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s07_couplers": {
                    "interface_ports": [
                      "S07_AXI",
                      "s07_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s08_couplers": {
                    "interface_ports": [
                      "S08_AXI",
                      "s08_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s09_couplers": {
                    "interface_ports": [
                      "S09_AXI",
                      "s09_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s10_couplers": {
                    "interface_ports": [
                      "S10_AXI",
                      "s10_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s11_couplers": {
                    "interface_ports": [
                      "S11_AXI",
                      "s11_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s12_couplers": {
                    "interface_ports": [
                      "S12_AXI",
                      "s12_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s13_couplers": {
                    "interface_ports": [
                      "S13_AXI",
                      "s13_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s14_couplers": {
                    "interface_ports": [
                      "S14_AXI",
                      "s14_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s15_couplers": {
                    "interface_ports": [
                      "S15_AXI",
                      "s15_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "s02_couplers_to_xbar": {
                    "interface_ports": [
                      "s02_couplers/M_AXI",
                      "xbar/S02_AXI"
                    ]
                  },
                  "s03_couplers_to_xbar": {
                    "interface_ports": [
                      "s03_couplers/M_AXI",
                      "xbar/S03_AXI"
                    ]
                  },
                  "s04_couplers_to_xbar": {
                    "interface_ports": [
                      "s04_couplers/M_AXI",
                      "xbar/S04_AXI"
                    ]
                  },
                  "s05_couplers_to_xbar": {
                    "interface_ports": [
                      "s05_couplers/M_AXI",
                      "xbar/S05_AXI"
                    ]
                  },
                  "s06_couplers_to_xbar": {
                    "interface_ports": [
                      "s06_couplers/M_AXI",
                      "xbar/S06_AXI"
                    ]
                  },
                  "s07_couplers_to_xbar": {
                    "interface_ports": [
                      "s07_couplers/M_AXI",
                      "xbar/S07_AXI"
                    ]
                  },
                  "s08_couplers_to_xbar": {
                    "interface_ports": [
                      "s08_couplers/M_AXI",
                      "xbar/S08_AXI"
                    ]
                  },
                  "s09_couplers_to_xbar": {
                    "interface_ports": [
                      "s09_couplers/M_AXI",
                      "xbar/S09_AXI"
                    ]
                  },
                  "s10_couplers_to_xbar": {
                    "interface_ports": [
                      "s10_couplers/M_AXI",
                      "xbar/S10_AXI"
                    ]
                  },
                  "s11_couplers_to_xbar": {
                    "interface_ports": [
                      "s11_couplers/M_AXI",
                      "xbar/S11_AXI"
                    ]
                  },
                  "s12_couplers_to_xbar": {
                    "interface_ports": [
                      "s12_couplers/M_AXI",
                      "xbar/S12_AXI"
                    ]
                  },
                  "s13_couplers_to_xbar": {
                    "interface_ports": [
                      "s13_couplers/M_AXI",
                      "xbar/S13_AXI"
                    ]
                  },
                  "s14_couplers_to_xbar": {
                    "interface_ports": [
                      "s14_couplers/M_AXI",
                      "xbar/S14_AXI"
                    ]
                  },
                  "s15_couplers_to_xbar": {
                    "interface_ports": [
                      "s15_couplers/M_AXI",
                      "xbar/S15_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s01_couplers/S_ACLK",
                      "s02_couplers/S_ACLK",
                      "s03_couplers/S_ACLK",
                      "s04_couplers/S_ACLK",
                      "s05_couplers/S_ACLK",
                      "s06_couplers/S_ACLK",
                      "s07_couplers/S_ACLK",
                      "s08_couplers/S_ACLK",
                      "s09_couplers/S_ACLK",
                      "s10_couplers/S_ACLK",
                      "s11_couplers/S_ACLK",
                      "s12_couplers/S_ACLK",
                      "s13_couplers/S_ACLK",
                      "s14_couplers/S_ACLK",
                      "s15_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "s02_couplers/M_ACLK",
                      "s03_couplers/M_ACLK",
                      "s04_couplers/M_ACLK",
                      "s05_couplers/M_ACLK",
                      "s06_couplers/M_ACLK",
                      "s07_couplers/M_ACLK",
                      "s08_couplers/M_ACLK",
                      "s09_couplers/M_ACLK",
                      "s10_couplers/M_ACLK",
                      "s11_couplers/M_ACLK",
                      "s12_couplers/M_ACLK",
                      "s13_couplers/M_ACLK",
                      "s14_couplers/M_ACLK",
                      "s15_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s01_couplers/S_ARESETN",
                      "s02_couplers/S_ARESETN",
                      "s03_couplers/S_ARESETN",
                      "s04_couplers/S_ARESETN",
                      "s05_couplers/S_ARESETN",
                      "s06_couplers/S_ARESETN",
                      "s07_couplers/S_ARESETN",
                      "s08_couplers/S_ARESETN",
                      "s09_couplers/S_ARESETN",
                      "s10_couplers/S_ARESETN",
                      "s11_couplers/S_ARESETN",
                      "s12_couplers/S_ARESETN",
                      "s13_couplers/S_ARESETN",
                      "s14_couplers/S_ARESETN",
                      "s15_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "s02_couplers/M_ARESETN",
                      "s03_couplers/M_ARESETN",
                      "s04_couplers/M_ARESETN",
                      "s05_couplers/M_ARESETN",
                      "s06_couplers/M_ARESETN",
                      "s07_couplers/M_ARESETN",
                      "s08_couplers/M_ARESETN",
                      "s09_couplers/M_ARESETN",
                      "s10_couplers/M_ARESETN",
                      "s11_couplers/M_ARESETN",
                      "s12_couplers/M_ARESETN",
                      "s13_couplers/M_ARESETN",
                      "s14_couplers/M_ARESETN",
                      "s15_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axi_interconnect_0/M00_AXI",
                  "M00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "CAMC_with/S_AXI",
                  "S_AXI"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "CAMC_with1/S_AXI",
                  "S_AXI1"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "CAMC_with2/S_AXI",
                  "S_AXI2"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "CAMC_with3/S_AXI",
                  "S_AXI3"
                ]
              },
              "Conn6": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE",
                  "S_AXI_LITE"
                ]
              },
              "Conn7": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE1",
                  "S_AXI_LITE1"
                ]
              },
              "Conn8": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE",
                  "S_AXI_LITE2"
                ]
              },
              "Conn9": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE1",
                  "S_AXI_LITE3"
                ]
              },
              "Conn10": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE",
                  "S_AXI_LITE4"
                ]
              },
              "Conn11": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE1",
                  "S_AXI_LITE5"
                ]
              },
              "Conn12": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE",
                  "S_AXI_LITE6"
                ]
              },
              "Conn13": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE1",
                  "S_AXI_LITE7"
                ]
              },
              "Conn14": {
                "interface_ports": [
                  "CAMC_with/s_axi_CTRL",
                  "s_axi_CTRL"
                ]
              },
              "Conn15": {
                "interface_ports": [
                  "CAMC_with1/s_axi_CTRL",
                  "s_axi_CTRL1"
                ]
              },
              "Conn16": {
                "interface_ports": [
                  "CAMC_with2/s_axi_CTRL",
                  "s_axi_CTRL2"
                ]
              },
              "Conn17": {
                "interface_ports": [
                  "CAMC_with3/s_axi_CTRL",
                  "s_axi_CTRL3"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S00_AXI",
                  "CAMC_with/M_AXI_MM2S"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S01_AXI",
                  "CAMC_with/M_AXI_S2MM"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S02_AXI",
                  "CAMC_with1/M_AXI_MM2S"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S03_AXI",
                  "CAMC_with1/M_AXI_S2MM"
                ]
              },
              "S04_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S04_AXI",
                  "CAMC_with2/M_AXI_MM2S"
                ]
              },
              "S05_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S05_AXI",
                  "CAMC_with2/M_AXI_S2MM"
                ]
              },
              "S06_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S06_AXI",
                  "CAMC_with3/M_AXI_MM2S"
                ]
              },
              "S07_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S07_AXI",
                  "CAMC_with3/M_AXI_S2MM"
                ]
              },
              "S08_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S08_AXI",
                  "CAMC_with/M_AXI_MM2S1"
                ]
              },
              "S09_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S09_AXI",
                  "CAMC_with/M_AXI_S2MM1"
                ]
              },
              "S10_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S10_AXI",
                  "CAMC_with1/M_AXI_MM2S1"
                ]
              },
              "S11_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S11_AXI",
                  "CAMC_with1/M_AXI_S2MM1"
                ]
              },
              "S12_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S12_AXI",
                  "CAMC_with2/M_AXI_MM2S1"
                ]
              },
              "S13_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S13_AXI",
                  "CAMC_with2/M_AXI_S2MM1"
                ]
              },
              "S14_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S14_AXI",
                  "CAMC_with3/M_AXI_MM2S1"
                ]
              },
              "S15_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S15_AXI",
                  "CAMC_with3/M_AXI_S2MM1"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "CAMC_with/s_axi_aclk",
                  "CAMC_with1/pl_clk0",
                  "CAMC_with2/pl_clk0",
                  "CAMC_with3/pl_clk0",
                  "axi_interconnect_0/S00_ACLK",
                  "axi_interconnect_0/S01_ACLK",
                  "axi_interconnect_0/S08_ACLK",
                  "axi_interconnect_0/M00_ACLK",
                  "axi_interconnect_0/ACLK",
                  "axi_interconnect_0/S09_ACLK",
                  "axi_interconnect_0/S02_ACLK",
                  "axi_interconnect_0/S03_ACLK",
                  "axi_interconnect_0/S10_ACLK",
                  "axi_interconnect_0/S11_ACLK",
                  "axi_interconnect_0/S04_ACLK",
                  "axi_interconnect_0/S05_ACLK",
                  "axi_interconnect_0/S12_ACLK",
                  "axi_interconnect_0/S13_ACLK",
                  "axi_interconnect_0/S06_ACLK",
                  "axi_interconnect_0/S07_ACLK",
                  "axi_interconnect_0/S14_ACLK",
                  "axi_interconnect_0/S15_ACLK"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "CAMC_with/s_axi_aresetn",
                  "CAMC_with1/peripheral_aresetn",
                  "CAMC_with2/peripheral_aresetn",
                  "CAMC_with3/peripheral_aresetn",
                  "axi_interconnect_0/S00_ARESETN",
                  "axi_interconnect_0/S01_ARESETN",
                  "axi_interconnect_0/S08_ARESETN",
                  "axi_interconnect_0/M00_ARESETN",
                  "axi_interconnect_0/ARESETN",
                  "axi_interconnect_0/S09_ARESETN",
                  "axi_interconnect_0/S02_ARESETN",
                  "axi_interconnect_0/S03_ARESETN",
                  "axi_interconnect_0/S10_ARESETN",
                  "axi_interconnect_0/S11_ARESETN",
                  "axi_interconnect_0/S04_ARESETN",
                  "axi_interconnect_0/S05_ARESETN",
                  "axi_interconnect_0/S12_ARESETN",
                  "axi_interconnect_0/S13_ARESETN",
                  "axi_interconnect_0/S06_ARESETN",
                  "axi_interconnect_0/S07_ARESETN",
                  "axi_interconnect_0/S14_ARESETN",
                  "axi_interconnect_0/S15_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "smartconnect_0/S00_AXI",
              "S00_AXI"
            ]
          },
          "One_port8_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "One_port8/M00_AXI"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "One_port8/S_AXI1",
              "smartconnect_0/M01_AXI"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "One_port8/S_AXI2",
              "smartconnect_0/M02_AXI"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "One_port8/S_AXI3",
              "smartconnect_0/M03_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "One_port8/S_AXI",
              "smartconnect_0/M00_AXI"
            ]
          },
          "S_AXI_LITE1_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE1",
              "smartconnect_0/M05_AXI"
            ]
          },
          "S_AXI_LITE2_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE2",
              "smartconnect_0/M06_AXI"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE",
              "smartconnect_0/M04_AXI"
            ]
          },
          "smartconnect_0_M07_AXI": {
            "interface_ports": [
              "smartconnect_0/M07_AXI",
              "One_port8/S_AXI_LITE3"
            ]
          },
          "smartconnect_0_M08_AXI": {
            "interface_ports": [
              "smartconnect_0/M08_AXI",
              "One_port8/S_AXI_LITE4"
            ]
          },
          "smartconnect_0_M09_AXI": {
            "interface_ports": [
              "smartconnect_0/M09_AXI",
              "One_port8/S_AXI_LITE5"
            ]
          },
          "smartconnect_0_M10_AXI": {
            "interface_ports": [
              "smartconnect_0/M10_AXI",
              "One_port8/S_AXI_LITE6"
            ]
          },
          "smartconnect_0_M11_AXI": {
            "interface_ports": [
              "smartconnect_0/M11_AXI",
              "One_port8/S_AXI_LITE7"
            ]
          },
          "smartconnect_0_M12_AXI": {
            "interface_ports": [
              "smartconnect_0/M12_AXI",
              "One_port8/s_axi_CTRL"
            ]
          },
          "smartconnect_0_M13_AXI": {
            "interface_ports": [
              "smartconnect_0/M13_AXI",
              "One_port8/s_axi_CTRL1"
            ]
          },
          "smartconnect_0_M14_AXI": {
            "interface_ports": [
              "smartconnect_0/M14_AXI",
              "One_port8/s_axi_CTRL2"
            ]
          },
          "smartconnect_0_M15_AXI": {
            "interface_ports": [
              "smartconnect_0/M15_AXI",
              "One_port8/s_axi_CTRL3"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "One_port8/s_axi_aclk",
              "smartconnect_0/aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "One_port8/s_axi_aresetn"
            ]
          }
        }
      },
      "hp_sec7": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "23",
            "xci_name": "design_1_smartconnect_0_9",
            "xci_path": "ip\\design_1_smartconnect_0_9\\design_1_smartconnect_0_9.xci",
            "inst_hier_path": "hp_sec7/smartconnect_0",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "One_port8": {
            "interface_ports": {
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "CAMC_with": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_60",
                    "xci_path": "ip\\design_1_CAMC_0_60\\design_1_CAMC_0_60.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_60",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_60\\design_1_axi_bram_ctrl_0_60.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_61",
                    "xci_path": "ip\\design_1_axi_dma_0_61\\design_1_axi_dma_0_61.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_59",
                    "xci_path": "ip\\design_1_axi_dma_1_59\\design_1_axi_dma_1_59.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_60",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_60\\design_1_blk_mem_gen_0_60.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "s_axi_aclk_1": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  },
                  "s_axi_aresetn_1": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  }
                }
              },
              "CAMC_with1": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_61",
                    "xci_path": "ip\\design_1_CAMC_0_61\\design_1_CAMC_0_61.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with1/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_61",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_61\\design_1_axi_bram_ctrl_0_61.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with1/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_62",
                    "xci_path": "ip\\design_1_axi_dma_0_62\\design_1_axi_dma_0_62.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with1/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_60",
                    "xci_path": "ip\\design_1_axi_dma_1_60\\design_1_axi_dma_1_60.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with1/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_61",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_61\\design_1_blk_mem_gen_0_61.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with1/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with2": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_62",
                    "xci_path": "ip\\design_1_CAMC_0_62\\design_1_CAMC_0_62.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with2/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_62",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_62\\design_1_axi_bram_ctrl_0_62.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with2/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_63",
                    "xci_path": "ip\\design_1_axi_dma_0_63\\design_1_axi_dma_0_63.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with2/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_61",
                    "xci_path": "ip\\design_1_axi_dma_1_61\\design_1_axi_dma_1_61.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with2/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_62",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_62\\design_1_blk_mem_gen_0_62.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with2/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with3": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_63",
                    "xci_path": "ip\\design_1_CAMC_0_63\\design_1_CAMC_0_63.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with3/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_63",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_63\\design_1_axi_bram_ctrl_0_63.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with3/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_64",
                    "xci_path": "ip\\design_1_axi_dma_0_64\\design_1_axi_dma_0_64.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with3/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_62",
                    "xci_path": "ip\\design_1_axi_dma_1_62\\design_1_axi_dma_1_62.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with3/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_63",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_63\\design_1_blk_mem_gen_0_63.xci",
                    "inst_hier_path": "hp_sec7/One_port8/CAMC_with3/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\design_1_axi_interconnect_0_15\\design_1_axi_interconnect_0_15.xci",
                "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0",
                "xci_name": "design_1_axi_interconnect_0_15",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "16"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S03_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S04_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S05_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S06_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S07_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S08_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S09_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S10_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S11_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S12_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S13_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S14_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S15_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S02_ARESETN"
                      }
                    }
                  },
                  "S02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S03_ARESETN"
                      }
                    }
                  },
                  "S03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S04_ARESETN"
                      }
                    }
                  },
                  "S04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S05_ARESETN"
                      }
                    }
                  },
                  "S05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S06_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S06_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S06_ARESETN"
                      }
                    }
                  },
                  "S06_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S07_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S07_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S07_ARESETN"
                      }
                    }
                  },
                  "S07_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S08_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S08_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S08_ARESETN"
                      }
                    }
                  },
                  "S08_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S09_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S09_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S09_ARESETN"
                      }
                    }
                  },
                  "S09_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S10_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S10_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S10_ARESETN"
                      }
                    }
                  },
                  "S10_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S11_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S11_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S11_ARESETN"
                      }
                    }
                  },
                  "S11_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S12_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S12_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S12_ARESETN"
                      }
                    }
                  },
                  "S12_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S13_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S13_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S13_ARESETN"
                      }
                    }
                  },
                  "S13_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S14_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S14_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S14_ARESETN"
                      }
                    }
                  },
                  "S14_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S15_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S15_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S15_ARESETN"
                      }
                    }
                  },
                  "S15_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_xbar_15",
                    "xci_path": "ip\\design_1_xbar_15\\design_1_xbar_15.xci",
                    "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "16"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S02_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S03_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S04_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S05_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S06_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S07_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S08_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S09_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S10_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S11_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S12_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S13_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S14_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S15_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_96",
                        "xci_path": "ip\\design_1_auto_us_96\\design_1_auto_us_96.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s00_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s00_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_97",
                        "xci_path": "ip\\design_1_auto_us_97\\design_1_auto_us_97.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s01_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s01_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_98",
                        "xci_path": "ip\\design_1_auto_us_98\\design_1_auto_us_98.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s02_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s02_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s02_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_99",
                        "xci_path": "ip\\design_1_auto_us_99\\design_1_auto_us_99.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s03_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s03_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s03_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_100",
                        "xci_path": "ip\\design_1_auto_us_100\\design_1_auto_us_100.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s04_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s04_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s04_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_101",
                        "xci_path": "ip\\design_1_auto_us_101\\design_1_auto_us_101.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s05_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s05_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s05_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s06_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_102",
                        "xci_path": "ip\\design_1_auto_us_102\\design_1_auto_us_102.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s06_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s06_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s06_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s07_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_103",
                        "xci_path": "ip\\design_1_auto_us_103\\design_1_auto_us_103.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s07_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s07_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s07_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s08_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_104",
                        "xci_path": "ip\\design_1_auto_us_104\\design_1_auto_us_104.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s08_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s08_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s08_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s09_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_105",
                        "xci_path": "ip\\design_1_auto_us_105\\design_1_auto_us_105.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s09_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s09_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s09_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s10_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_106",
                        "xci_path": "ip\\design_1_auto_us_106\\design_1_auto_us_106.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s10_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s10_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s10_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s11_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_107",
                        "xci_path": "ip\\design_1_auto_us_107\\design_1_auto_us_107.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s11_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s11_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s11_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s12_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_108",
                        "xci_path": "ip\\design_1_auto_us_108\\design_1_auto_us_108.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s12_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s12_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s12_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s13_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_109",
                        "xci_path": "ip\\design_1_auto_us_109\\design_1_auto_us_109.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s13_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s13_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s13_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s14_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_110",
                        "xci_path": "ip\\design_1_auto_us_110\\design_1_auto_us_110.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s14_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s14_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s14_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s15_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_111",
                        "xci_path": "ip\\design_1_auto_us_111\\design_1_auto_us_111.xci",
                        "inst_hier_path": "hp_sec7/One_port8/axi_interconnect_0/s15_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s15_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s15_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s02_couplers": {
                    "interface_ports": [
                      "S02_AXI",
                      "s02_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s03_couplers": {
                    "interface_ports": [
                      "S03_AXI",
                      "s03_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s04_couplers": {
                    "interface_ports": [
                      "S04_AXI",
                      "s04_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s05_couplers": {
                    "interface_ports": [
                      "S05_AXI",
                      "s05_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s06_couplers": {
                    "interface_ports": [
                      "S06_AXI",
                      "s06_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s07_couplers": {
                    "interface_ports": [
                      "S07_AXI",
                      "s07_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s08_couplers": {
                    "interface_ports": [
                      "S08_AXI",
                      "s08_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s09_couplers": {
                    "interface_ports": [
                      "S09_AXI",
                      "s09_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s10_couplers": {
                    "interface_ports": [
                      "S10_AXI",
                      "s10_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s11_couplers": {
                    "interface_ports": [
                      "S11_AXI",
                      "s11_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s12_couplers": {
                    "interface_ports": [
                      "S12_AXI",
                      "s12_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s13_couplers": {
                    "interface_ports": [
                      "S13_AXI",
                      "s13_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s14_couplers": {
                    "interface_ports": [
                      "S14_AXI",
                      "s14_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s15_couplers": {
                    "interface_ports": [
                      "S15_AXI",
                      "s15_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "s02_couplers_to_xbar": {
                    "interface_ports": [
                      "s02_couplers/M_AXI",
                      "xbar/S02_AXI"
                    ]
                  },
                  "s03_couplers_to_xbar": {
                    "interface_ports": [
                      "s03_couplers/M_AXI",
                      "xbar/S03_AXI"
                    ]
                  },
                  "s04_couplers_to_xbar": {
                    "interface_ports": [
                      "s04_couplers/M_AXI",
                      "xbar/S04_AXI"
                    ]
                  },
                  "s05_couplers_to_xbar": {
                    "interface_ports": [
                      "s05_couplers/M_AXI",
                      "xbar/S05_AXI"
                    ]
                  },
                  "s06_couplers_to_xbar": {
                    "interface_ports": [
                      "s06_couplers/M_AXI",
                      "xbar/S06_AXI"
                    ]
                  },
                  "s07_couplers_to_xbar": {
                    "interface_ports": [
                      "s07_couplers/M_AXI",
                      "xbar/S07_AXI"
                    ]
                  },
                  "s08_couplers_to_xbar": {
                    "interface_ports": [
                      "s08_couplers/M_AXI",
                      "xbar/S08_AXI"
                    ]
                  },
                  "s09_couplers_to_xbar": {
                    "interface_ports": [
                      "s09_couplers/M_AXI",
                      "xbar/S09_AXI"
                    ]
                  },
                  "s10_couplers_to_xbar": {
                    "interface_ports": [
                      "s10_couplers/M_AXI",
                      "xbar/S10_AXI"
                    ]
                  },
                  "s11_couplers_to_xbar": {
                    "interface_ports": [
                      "s11_couplers/M_AXI",
                      "xbar/S11_AXI"
                    ]
                  },
                  "s12_couplers_to_xbar": {
                    "interface_ports": [
                      "s12_couplers/M_AXI",
                      "xbar/S12_AXI"
                    ]
                  },
                  "s13_couplers_to_xbar": {
                    "interface_ports": [
                      "s13_couplers/M_AXI",
                      "xbar/S13_AXI"
                    ]
                  },
                  "s14_couplers_to_xbar": {
                    "interface_ports": [
                      "s14_couplers/M_AXI",
                      "xbar/S14_AXI"
                    ]
                  },
                  "s15_couplers_to_xbar": {
                    "interface_ports": [
                      "s15_couplers/M_AXI",
                      "xbar/S15_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s01_couplers/S_ACLK",
                      "s02_couplers/S_ACLK",
                      "s03_couplers/S_ACLK",
                      "s04_couplers/S_ACLK",
                      "s05_couplers/S_ACLK",
                      "s06_couplers/S_ACLK",
                      "s07_couplers/S_ACLK",
                      "s08_couplers/S_ACLK",
                      "s09_couplers/S_ACLK",
                      "s10_couplers/S_ACLK",
                      "s11_couplers/S_ACLK",
                      "s12_couplers/S_ACLK",
                      "s13_couplers/S_ACLK",
                      "s14_couplers/S_ACLK",
                      "s15_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "s02_couplers/M_ACLK",
                      "s03_couplers/M_ACLK",
                      "s04_couplers/M_ACLK",
                      "s05_couplers/M_ACLK",
                      "s06_couplers/M_ACLK",
                      "s07_couplers/M_ACLK",
                      "s08_couplers/M_ACLK",
                      "s09_couplers/M_ACLK",
                      "s10_couplers/M_ACLK",
                      "s11_couplers/M_ACLK",
                      "s12_couplers/M_ACLK",
                      "s13_couplers/M_ACLK",
                      "s14_couplers/M_ACLK",
                      "s15_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s01_couplers/S_ARESETN",
                      "s02_couplers/S_ARESETN",
                      "s03_couplers/S_ARESETN",
                      "s04_couplers/S_ARESETN",
                      "s05_couplers/S_ARESETN",
                      "s06_couplers/S_ARESETN",
                      "s07_couplers/S_ARESETN",
                      "s08_couplers/S_ARESETN",
                      "s09_couplers/S_ARESETN",
                      "s10_couplers/S_ARESETN",
                      "s11_couplers/S_ARESETN",
                      "s12_couplers/S_ARESETN",
                      "s13_couplers/S_ARESETN",
                      "s14_couplers/S_ARESETN",
                      "s15_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "s02_couplers/M_ARESETN",
                      "s03_couplers/M_ARESETN",
                      "s04_couplers/M_ARESETN",
                      "s05_couplers/M_ARESETN",
                      "s06_couplers/M_ARESETN",
                      "s07_couplers/M_ARESETN",
                      "s08_couplers/M_ARESETN",
                      "s09_couplers/M_ARESETN",
                      "s10_couplers/M_ARESETN",
                      "s11_couplers/M_ARESETN",
                      "s12_couplers/M_ARESETN",
                      "s13_couplers/M_ARESETN",
                      "s14_couplers/M_ARESETN",
                      "s15_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axi_interconnect_0/M00_AXI",
                  "M00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "CAMC_with/S_AXI",
                  "S_AXI"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "CAMC_with1/S_AXI",
                  "S_AXI1"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "CAMC_with2/S_AXI",
                  "S_AXI2"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "CAMC_with3/S_AXI",
                  "S_AXI3"
                ]
              },
              "Conn6": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE",
                  "S_AXI_LITE"
                ]
              },
              "Conn7": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE1",
                  "S_AXI_LITE1"
                ]
              },
              "Conn8": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE",
                  "S_AXI_LITE2"
                ]
              },
              "Conn9": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE1",
                  "S_AXI_LITE3"
                ]
              },
              "Conn10": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE",
                  "S_AXI_LITE4"
                ]
              },
              "Conn11": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE1",
                  "S_AXI_LITE5"
                ]
              },
              "Conn12": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE",
                  "S_AXI_LITE6"
                ]
              },
              "Conn13": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE1",
                  "S_AXI_LITE7"
                ]
              },
              "Conn14": {
                "interface_ports": [
                  "CAMC_with/s_axi_CTRL",
                  "s_axi_CTRL"
                ]
              },
              "Conn15": {
                "interface_ports": [
                  "CAMC_with1/s_axi_CTRL",
                  "s_axi_CTRL1"
                ]
              },
              "Conn16": {
                "interface_ports": [
                  "CAMC_with2/s_axi_CTRL",
                  "s_axi_CTRL2"
                ]
              },
              "Conn17": {
                "interface_ports": [
                  "CAMC_with3/s_axi_CTRL",
                  "s_axi_CTRL3"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S00_AXI",
                  "CAMC_with/M_AXI_MM2S"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S01_AXI",
                  "CAMC_with/M_AXI_S2MM"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S02_AXI",
                  "CAMC_with1/M_AXI_MM2S"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S03_AXI",
                  "CAMC_with1/M_AXI_S2MM"
                ]
              },
              "S04_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S04_AXI",
                  "CAMC_with2/M_AXI_MM2S"
                ]
              },
              "S05_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S05_AXI",
                  "CAMC_with2/M_AXI_S2MM"
                ]
              },
              "S06_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S06_AXI",
                  "CAMC_with3/M_AXI_MM2S"
                ]
              },
              "S07_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S07_AXI",
                  "CAMC_with3/M_AXI_S2MM"
                ]
              },
              "S08_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S08_AXI",
                  "CAMC_with/M_AXI_MM2S1"
                ]
              },
              "S09_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S09_AXI",
                  "CAMC_with/M_AXI_S2MM1"
                ]
              },
              "S10_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S10_AXI",
                  "CAMC_with1/M_AXI_MM2S1"
                ]
              },
              "S11_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S11_AXI",
                  "CAMC_with1/M_AXI_S2MM1"
                ]
              },
              "S12_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S12_AXI",
                  "CAMC_with2/M_AXI_MM2S1"
                ]
              },
              "S13_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S13_AXI",
                  "CAMC_with2/M_AXI_S2MM1"
                ]
              },
              "S14_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S14_AXI",
                  "CAMC_with3/M_AXI_MM2S1"
                ]
              },
              "S15_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S15_AXI",
                  "CAMC_with3/M_AXI_S2MM1"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "CAMC_with/s_axi_aclk",
                  "CAMC_with1/pl_clk0",
                  "CAMC_with2/pl_clk0",
                  "CAMC_with3/pl_clk0",
                  "axi_interconnect_0/S00_ACLK",
                  "axi_interconnect_0/S01_ACLK",
                  "axi_interconnect_0/S08_ACLK",
                  "axi_interconnect_0/M00_ACLK",
                  "axi_interconnect_0/ACLK",
                  "axi_interconnect_0/S09_ACLK",
                  "axi_interconnect_0/S02_ACLK",
                  "axi_interconnect_0/S03_ACLK",
                  "axi_interconnect_0/S10_ACLK",
                  "axi_interconnect_0/S11_ACLK",
                  "axi_interconnect_0/S04_ACLK",
                  "axi_interconnect_0/S05_ACLK",
                  "axi_interconnect_0/S12_ACLK",
                  "axi_interconnect_0/S13_ACLK",
                  "axi_interconnect_0/S06_ACLK",
                  "axi_interconnect_0/S07_ACLK",
                  "axi_interconnect_0/S14_ACLK",
                  "axi_interconnect_0/S15_ACLK"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "CAMC_with/s_axi_aresetn",
                  "CAMC_with1/peripheral_aresetn",
                  "CAMC_with2/peripheral_aresetn",
                  "CAMC_with3/peripheral_aresetn",
                  "axi_interconnect_0/S00_ARESETN",
                  "axi_interconnect_0/S01_ARESETN",
                  "axi_interconnect_0/S08_ARESETN",
                  "axi_interconnect_0/M00_ARESETN",
                  "axi_interconnect_0/ARESETN",
                  "axi_interconnect_0/S09_ARESETN",
                  "axi_interconnect_0/S02_ARESETN",
                  "axi_interconnect_0/S03_ARESETN",
                  "axi_interconnect_0/S10_ARESETN",
                  "axi_interconnect_0/S11_ARESETN",
                  "axi_interconnect_0/S04_ARESETN",
                  "axi_interconnect_0/S05_ARESETN",
                  "axi_interconnect_0/S12_ARESETN",
                  "axi_interconnect_0/S13_ARESETN",
                  "axi_interconnect_0/S06_ARESETN",
                  "axi_interconnect_0/S07_ARESETN",
                  "axi_interconnect_0/S14_ARESETN",
                  "axi_interconnect_0/S15_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "smartconnect_0/S00_AXI",
              "S00_AXI"
            ]
          },
          "One_port8_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "One_port8/M00_AXI"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "One_port8/S_AXI1",
              "smartconnect_0/M01_AXI"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "One_port8/S_AXI2",
              "smartconnect_0/M02_AXI"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "One_port8/S_AXI3",
              "smartconnect_0/M03_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "One_port8/S_AXI",
              "smartconnect_0/M00_AXI"
            ]
          },
          "S_AXI_LITE1_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE1",
              "smartconnect_0/M05_AXI"
            ]
          },
          "S_AXI_LITE2_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE2",
              "smartconnect_0/M06_AXI"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE",
              "smartconnect_0/M04_AXI"
            ]
          },
          "smartconnect_0_M07_AXI": {
            "interface_ports": [
              "smartconnect_0/M07_AXI",
              "One_port8/S_AXI_LITE3"
            ]
          },
          "smartconnect_0_M08_AXI": {
            "interface_ports": [
              "smartconnect_0/M08_AXI",
              "One_port8/S_AXI_LITE4"
            ]
          },
          "smartconnect_0_M09_AXI": {
            "interface_ports": [
              "smartconnect_0/M09_AXI",
              "One_port8/S_AXI_LITE5"
            ]
          },
          "smartconnect_0_M10_AXI": {
            "interface_ports": [
              "smartconnect_0/M10_AXI",
              "One_port8/S_AXI_LITE6"
            ]
          },
          "smartconnect_0_M11_AXI": {
            "interface_ports": [
              "smartconnect_0/M11_AXI",
              "One_port8/S_AXI_LITE7"
            ]
          },
          "smartconnect_0_M12_AXI": {
            "interface_ports": [
              "smartconnect_0/M12_AXI",
              "One_port8/s_axi_CTRL"
            ]
          },
          "smartconnect_0_M13_AXI": {
            "interface_ports": [
              "smartconnect_0/M13_AXI",
              "One_port8/s_axi_CTRL1"
            ]
          },
          "smartconnect_0_M14_AXI": {
            "interface_ports": [
              "smartconnect_0/M14_AXI",
              "One_port8/s_axi_CTRL2"
            ]
          },
          "smartconnect_0_M15_AXI": {
            "interface_ports": [
              "smartconnect_0/M15_AXI",
              "One_port8/s_axi_CTRL3"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "One_port8/s_axi_aclk",
              "smartconnect_0/aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "One_port8/s_axi_aresetn"
            ]
          }
        }
      },
      "hp_sec8": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "23",
            "xci_name": "design_1_smartconnect_0_10",
            "xci_path": "ip\\design_1_smartconnect_0_10\\design_1_smartconnect_0_10.xci",
            "inst_hier_path": "hp_sec8/smartconnect_0",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "One_port8": {
            "interface_ports": {
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_CTRL3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "CAMC_with": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_64",
                    "xci_path": "ip\\design_1_CAMC_0_64\\design_1_CAMC_0_64.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_64",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_64\\design_1_axi_bram_ctrl_0_64.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_65",
                    "xci_path": "ip\\design_1_axi_dma_0_65\\design_1_axi_dma_0_65.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_63",
                    "xci_path": "ip\\design_1_axi_dma_1_63\\design_1_axi_dma_1_63.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_64",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_64\\design_1_blk_mem_gen_0_64.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "s_axi_aclk_1": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  },
                  "s_axi_aresetn_1": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  }
                }
              },
              "CAMC_with1": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_65",
                    "xci_path": "ip\\design_1_CAMC_0_65\\design_1_CAMC_0_65.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with1/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_65",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_65\\design_1_axi_bram_ctrl_0_65.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with1/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_66",
                    "xci_path": "ip\\design_1_axi_dma_0_66\\design_1_axi_dma_0_66.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with1/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_64",
                    "xci_path": "ip\\design_1_axi_dma_1_64\\design_1_axi_dma_1_64.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with1/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_65",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_65\\design_1_blk_mem_gen_0_65.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with1/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with2": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_66",
                    "xci_path": "ip\\design_1_CAMC_0_66\\design_1_CAMC_0_66.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with2/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_66",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_66\\design_1_axi_bram_ctrl_0_66.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with2/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_67",
                    "xci_path": "ip\\design_1_axi_dma_0_67\\design_1_axi_dma_0_67.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with2/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_65",
                    "xci_path": "ip\\design_1_axi_dma_1_65\\design_1_axi_dma_1_65.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with2/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_66",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_66\\design_1_blk_mem_gen_0_66.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with2/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "CAMC_with3": {
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_MM2S1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M_AXI_S2MM1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI_LITE1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axi_CTRL": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "pl_clk0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "CAMC_0": {
                    "vlnv": "xilinx.com:hls:CAMC:1.0",
                    "ip_revision": "2113809402",
                    "xci_name": "design_1_CAMC_0_67",
                    "xci_path": "ip\\design_1_CAMC_0_67\\design_1_CAMC_0_67.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with3/CAMC_0"
                  },
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "10",
                    "xci_name": "design_1_axi_bram_ctrl_0_67",
                    "xci_path": "ip\\design_1_axi_bram_ctrl_0_67\\design_1_axi_bram_ctrl_0_67.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with3/axi_bram_ctrl_0",
                    "parameters": {
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_dma_0": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_0_68",
                    "xci_path": "ip\\design_1_axi_dma_0_68\\design_1_axi_dma_0_68.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with3/axi_dma_0",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "axi_dma_1": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_axi_dma_1_66",
                    "xci_path": "ip\\design_1_axi_dma_1_66\\design_1_axi_dma_1_66.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with3/axi_dma_1",
                    "parameters": {
                      "c_include_mm2s_dre": {
                        "value": "1"
                      },
                      "c_include_s2mm_dre": {
                        "value": "1"
                      },
                      "c_include_sg": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      },
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFF",
                          "width": "32"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_MM2S": {
                          "range": "4G",
                          "width": "32"
                        },
                        "Data_S2MM": {
                          "range": "4G",
                          "width": "32"
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "8",
                    "xci_name": "design_1_blk_mem_gen_0_67",
                    "xci_path": "ip\\design_1_blk_mem_gen_0_67\\design_1_blk_mem_gen_0_67.xci",
                    "inst_hier_path": "hp_sec8/One_port8/CAMC_with3/blk_mem_gen_0",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "CAMC_0_outStream_1": {
                    "interface_ports": [
                      "axi_dma_0/S_AXIS_S2MM",
                      "CAMC_0/outStream_1"
                    ]
                  },
                  "CAMC_0_outStream_2": {
                    "interface_ports": [
                      "axi_dma_1/S_AXIS_S2MM",
                      "CAMC_0/outStream_2"
                    ]
                  },
                  "CAMC_0_result_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen_0/BRAM_PORTB",
                      "CAMC_0/result_PORTA"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_MM2S",
                      "M_AXI_MM2S"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "axi_dma_0/M_AXI_S2MM",
                      "M_AXI_S2MM"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/S_AXI",
                      "S_AXI"
                    ]
                  },
                  "Conn4": {
                    "interface_ports": [
                      "axi_dma_0/S_AXI_LITE",
                      "S_AXI_LITE"
                    ]
                  },
                  "Conn5": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_MM2S",
                      "M_AXI_MM2S1"
                    ]
                  },
                  "Conn6": {
                    "interface_ports": [
                      "axi_dma_1/M_AXI_S2MM",
                      "M_AXI_S2MM1"
                    ]
                  },
                  "Conn7": {
                    "interface_ports": [
                      "axi_dma_1/S_AXI_LITE",
                      "S_AXI_LITE1"
                    ]
                  },
                  "Conn8": {
                    "interface_ports": [
                      "CAMC_0/s_axi_CTRL",
                      "s_axi_CTRL"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0/BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "axi_dma_0_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_X",
                      "axi_dma_0/M_AXIS_MM2S"
                    ]
                  },
                  "axi_dma_1_M_AXIS_MM2S": {
                    "interface_ports": [
                      "CAMC_0/input_Y",
                      "axi_dma_1/M_AXIS_MM2S"
                    ]
                  }
                },
                "nets": {
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn",
                      "CAMC_0/ap_rst_n",
                      "axi_dma_0/axi_resetn",
                      "axi_dma_1/axi_resetn"
                    ]
                  },
                  "pl_clk0_1": {
                    "ports": [
                      "pl_clk0",
                      "axi_bram_ctrl_0/s_axi_aclk",
                      "axi_dma_0/m_axi_mm2s_aclk",
                      "CAMC_0/ap_clk",
                      "axi_dma_0/m_axi_s2mm_aclk",
                      "axi_dma_0/s_axi_lite_aclk",
                      "axi_dma_1/m_axi_mm2s_aclk",
                      "axi_dma_1/m_axi_s2mm_aclk",
                      "axi_dma_1/s_axi_lite_aclk"
                    ]
                  }
                }
              },
              "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\design_1_axi_interconnect_0_16\\design_1_axi_interconnect_0_16.xci",
                "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0",
                "xci_name": "design_1_axi_interconnect_0_16",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "16"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S03_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S04_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S05_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S06_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S07_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S08_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S09_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S10_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S11_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S12_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S13_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S14_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S15_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S02_ARESETN"
                      }
                    }
                  },
                  "S02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S03_ARESETN"
                      }
                    }
                  },
                  "S03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S04_ARESETN"
                      }
                    }
                  },
                  "S04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S05_ARESETN"
                      }
                    }
                  },
                  "S05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S06_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S06_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S06_ARESETN"
                      }
                    }
                  },
                  "S06_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S07_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S07_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S07_ARESETN"
                      }
                    }
                  },
                  "S07_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S08_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S08_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S08_ARESETN"
                      }
                    }
                  },
                  "S08_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S09_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S09_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S09_ARESETN"
                      }
                    }
                  },
                  "S09_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S10_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S10_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S10_ARESETN"
                      }
                    }
                  },
                  "S10_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S11_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S11_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S11_ARESETN"
                      }
                    }
                  },
                  "S11_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S12_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S12_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S12_ARESETN"
                      }
                    }
                  },
                  "S12_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S13_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S13_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S13_ARESETN"
                      }
                    }
                  },
                  "S13_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S14_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S14_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S14_ARESETN"
                      }
                    }
                  },
                  "S14_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S15_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S15_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S15_ARESETN"
                      }
                    }
                  },
                  "S15_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "32",
                    "xci_name": "design_1_xbar_16",
                    "xci_path": "ip\\design_1_xbar_16\\design_1_xbar_16.xci",
                    "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "16"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S02_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S03_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S04_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S05_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S06_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S07_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S08_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S09_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S10_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S11_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S12_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S13_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S14_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S15_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_112",
                        "xci_path": "ip\\design_1_auto_us_112\\design_1_auto_us_112.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s00_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s00_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_113",
                        "xci_path": "ip\\design_1_auto_us_113\\design_1_auto_us_113.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s01_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s01_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_114",
                        "xci_path": "ip\\design_1_auto_us_114\\design_1_auto_us_114.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s02_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s02_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s02_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_115",
                        "xci_path": "ip\\design_1_auto_us_115\\design_1_auto_us_115.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s03_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s03_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s03_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_116",
                        "xci_path": "ip\\design_1_auto_us_116\\design_1_auto_us_116.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s04_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s04_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s04_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_117",
                        "xci_path": "ip\\design_1_auto_us_117\\design_1_auto_us_117.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s05_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s05_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s05_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s06_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_118",
                        "xci_path": "ip\\design_1_auto_us_118\\design_1_auto_us_118.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s06_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s06_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s06_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s07_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_119",
                        "xci_path": "ip\\design_1_auto_us_119\\design_1_auto_us_119.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s07_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s07_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s07_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s08_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_120",
                        "xci_path": "ip\\design_1_auto_us_120\\design_1_auto_us_120.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s08_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s08_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s08_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s09_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_121",
                        "xci_path": "ip\\design_1_auto_us_121\\design_1_auto_us_121.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s09_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s09_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s09_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s10_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_122",
                        "xci_path": "ip\\design_1_auto_us_122\\design_1_auto_us_122.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s10_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s10_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s10_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s11_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_123",
                        "xci_path": "ip\\design_1_auto_us_123\\design_1_auto_us_123.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s11_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s11_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s11_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s12_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_124",
                        "xci_path": "ip\\design_1_auto_us_124\\design_1_auto_us_124.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s12_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s12_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s12_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s13_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_125",
                        "xci_path": "ip\\design_1_auto_us_125\\design_1_auto_us_125.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s13_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s13_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s13_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s14_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_126",
                        "xci_path": "ip\\design_1_auto_us_126\\design_1_auto_us_126.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s14_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s14_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s14_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "s15_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_us": {
                        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                        "ip_revision": "31",
                        "xci_name": "design_1_auto_us_127",
                        "xci_path": "ip\\design_1_auto_us_127\\design_1_auto_us_127.xci",
                        "inst_hier_path": "hp_sec8/One_port8/axi_interconnect_0/s15_couplers/auto_us",
                        "parameters": {
                          "MI_DATA_WIDTH": {
                            "value": "128"
                          },
                          "SI_DATA_WIDTH": {
                            "value": "32"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_us_to_s15_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_us/M_AXI"
                        ]
                      },
                      "s15_couplers_to_auto_us": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_us/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_us/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_us/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s02_couplers": {
                    "interface_ports": [
                      "S02_AXI",
                      "s02_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s03_couplers": {
                    "interface_ports": [
                      "S03_AXI",
                      "s03_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s04_couplers": {
                    "interface_ports": [
                      "S04_AXI",
                      "s04_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s05_couplers": {
                    "interface_ports": [
                      "S05_AXI",
                      "s05_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s06_couplers": {
                    "interface_ports": [
                      "S06_AXI",
                      "s06_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s07_couplers": {
                    "interface_ports": [
                      "S07_AXI",
                      "s07_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s08_couplers": {
                    "interface_ports": [
                      "S08_AXI",
                      "s08_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s09_couplers": {
                    "interface_ports": [
                      "S09_AXI",
                      "s09_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s10_couplers": {
                    "interface_ports": [
                      "S10_AXI",
                      "s10_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s11_couplers": {
                    "interface_ports": [
                      "S11_AXI",
                      "s11_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s12_couplers": {
                    "interface_ports": [
                      "S12_AXI",
                      "s12_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s13_couplers": {
                    "interface_ports": [
                      "S13_AXI",
                      "s13_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s14_couplers": {
                    "interface_ports": [
                      "S14_AXI",
                      "s14_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s15_couplers": {
                    "interface_ports": [
                      "S15_AXI",
                      "s15_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "s02_couplers_to_xbar": {
                    "interface_ports": [
                      "s02_couplers/M_AXI",
                      "xbar/S02_AXI"
                    ]
                  },
                  "s03_couplers_to_xbar": {
                    "interface_ports": [
                      "s03_couplers/M_AXI",
                      "xbar/S03_AXI"
                    ]
                  },
                  "s04_couplers_to_xbar": {
                    "interface_ports": [
                      "s04_couplers/M_AXI",
                      "xbar/S04_AXI"
                    ]
                  },
                  "s05_couplers_to_xbar": {
                    "interface_ports": [
                      "s05_couplers/M_AXI",
                      "xbar/S05_AXI"
                    ]
                  },
                  "s06_couplers_to_xbar": {
                    "interface_ports": [
                      "s06_couplers/M_AXI",
                      "xbar/S06_AXI"
                    ]
                  },
                  "s07_couplers_to_xbar": {
                    "interface_ports": [
                      "s07_couplers/M_AXI",
                      "xbar/S07_AXI"
                    ]
                  },
                  "s08_couplers_to_xbar": {
                    "interface_ports": [
                      "s08_couplers/M_AXI",
                      "xbar/S08_AXI"
                    ]
                  },
                  "s09_couplers_to_xbar": {
                    "interface_ports": [
                      "s09_couplers/M_AXI",
                      "xbar/S09_AXI"
                    ]
                  },
                  "s10_couplers_to_xbar": {
                    "interface_ports": [
                      "s10_couplers/M_AXI",
                      "xbar/S10_AXI"
                    ]
                  },
                  "s11_couplers_to_xbar": {
                    "interface_ports": [
                      "s11_couplers/M_AXI",
                      "xbar/S11_AXI"
                    ]
                  },
                  "s12_couplers_to_xbar": {
                    "interface_ports": [
                      "s12_couplers/M_AXI",
                      "xbar/S12_AXI"
                    ]
                  },
                  "s13_couplers_to_xbar": {
                    "interface_ports": [
                      "s13_couplers/M_AXI",
                      "xbar/S13_AXI"
                    ]
                  },
                  "s14_couplers_to_xbar": {
                    "interface_ports": [
                      "s14_couplers/M_AXI",
                      "xbar/S14_AXI"
                    ]
                  },
                  "s15_couplers_to_xbar": {
                    "interface_ports": [
                      "s15_couplers/M_AXI",
                      "xbar/S15_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s01_couplers/S_ACLK",
                      "s02_couplers/S_ACLK",
                      "s03_couplers/S_ACLK",
                      "s04_couplers/S_ACLK",
                      "s05_couplers/S_ACLK",
                      "s06_couplers/S_ACLK",
                      "s07_couplers/S_ACLK",
                      "s08_couplers/S_ACLK",
                      "s09_couplers/S_ACLK",
                      "s10_couplers/S_ACLK",
                      "s11_couplers/S_ACLK",
                      "s12_couplers/S_ACLK",
                      "s13_couplers/S_ACLK",
                      "s14_couplers/S_ACLK",
                      "s15_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "s02_couplers/M_ACLK",
                      "s03_couplers/M_ACLK",
                      "s04_couplers/M_ACLK",
                      "s05_couplers/M_ACLK",
                      "s06_couplers/M_ACLK",
                      "s07_couplers/M_ACLK",
                      "s08_couplers/M_ACLK",
                      "s09_couplers/M_ACLK",
                      "s10_couplers/M_ACLK",
                      "s11_couplers/M_ACLK",
                      "s12_couplers/M_ACLK",
                      "s13_couplers/M_ACLK",
                      "s14_couplers/M_ACLK",
                      "s15_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s01_couplers/S_ARESETN",
                      "s02_couplers/S_ARESETN",
                      "s03_couplers/S_ARESETN",
                      "s04_couplers/S_ARESETN",
                      "s05_couplers/S_ARESETN",
                      "s06_couplers/S_ARESETN",
                      "s07_couplers/S_ARESETN",
                      "s08_couplers/S_ARESETN",
                      "s09_couplers/S_ARESETN",
                      "s10_couplers/S_ARESETN",
                      "s11_couplers/S_ARESETN",
                      "s12_couplers/S_ARESETN",
                      "s13_couplers/S_ARESETN",
                      "s14_couplers/S_ARESETN",
                      "s15_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "s02_couplers/M_ARESETN",
                      "s03_couplers/M_ARESETN",
                      "s04_couplers/M_ARESETN",
                      "s05_couplers/M_ARESETN",
                      "s06_couplers/M_ARESETN",
                      "s07_couplers/M_ARESETN",
                      "s08_couplers/M_ARESETN",
                      "s09_couplers/M_ARESETN",
                      "s10_couplers/M_ARESETN",
                      "s11_couplers/M_ARESETN",
                      "s12_couplers/M_ARESETN",
                      "s13_couplers/M_ARESETN",
                      "s14_couplers/M_ARESETN",
                      "s15_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axi_interconnect_0/M00_AXI",
                  "M00_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "CAMC_with/S_AXI",
                  "S_AXI"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "CAMC_with1/S_AXI",
                  "S_AXI1"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "CAMC_with2/S_AXI",
                  "S_AXI2"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "CAMC_with3/S_AXI",
                  "S_AXI3"
                ]
              },
              "Conn6": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE",
                  "S_AXI_LITE"
                ]
              },
              "Conn7": {
                "interface_ports": [
                  "CAMC_with/S_AXI_LITE1",
                  "S_AXI_LITE1"
                ]
              },
              "Conn8": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE",
                  "S_AXI_LITE2"
                ]
              },
              "Conn9": {
                "interface_ports": [
                  "CAMC_with1/S_AXI_LITE1",
                  "S_AXI_LITE3"
                ]
              },
              "Conn10": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE",
                  "S_AXI_LITE4"
                ]
              },
              "Conn11": {
                "interface_ports": [
                  "CAMC_with2/S_AXI_LITE1",
                  "S_AXI_LITE5"
                ]
              },
              "Conn12": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE",
                  "S_AXI_LITE6"
                ]
              },
              "Conn13": {
                "interface_ports": [
                  "CAMC_with3/S_AXI_LITE1",
                  "S_AXI_LITE7"
                ]
              },
              "Conn14": {
                "interface_ports": [
                  "CAMC_with/s_axi_CTRL",
                  "s_axi_CTRL"
                ]
              },
              "Conn15": {
                "interface_ports": [
                  "CAMC_with1/s_axi_CTRL",
                  "s_axi_CTRL1"
                ]
              },
              "Conn16": {
                "interface_ports": [
                  "CAMC_with2/s_axi_CTRL",
                  "s_axi_CTRL2"
                ]
              },
              "Conn17": {
                "interface_ports": [
                  "CAMC_with3/s_axi_CTRL",
                  "s_axi_CTRL3"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S00_AXI",
                  "CAMC_with/M_AXI_MM2S"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S01_AXI",
                  "CAMC_with/M_AXI_S2MM"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S02_AXI",
                  "CAMC_with1/M_AXI_MM2S"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S03_AXI",
                  "CAMC_with1/M_AXI_S2MM"
                ]
              },
              "S04_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S04_AXI",
                  "CAMC_with2/M_AXI_MM2S"
                ]
              },
              "S05_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S05_AXI",
                  "CAMC_with2/M_AXI_S2MM"
                ]
              },
              "S06_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S06_AXI",
                  "CAMC_with3/M_AXI_MM2S"
                ]
              },
              "S07_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S07_AXI",
                  "CAMC_with3/M_AXI_S2MM"
                ]
              },
              "S08_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S08_AXI",
                  "CAMC_with/M_AXI_MM2S1"
                ]
              },
              "S09_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S09_AXI",
                  "CAMC_with/M_AXI_S2MM1"
                ]
              },
              "S10_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S10_AXI",
                  "CAMC_with1/M_AXI_MM2S1"
                ]
              },
              "S11_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S11_AXI",
                  "CAMC_with1/M_AXI_S2MM1"
                ]
              },
              "S12_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S12_AXI",
                  "CAMC_with2/M_AXI_MM2S1"
                ]
              },
              "S13_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S13_AXI",
                  "CAMC_with2/M_AXI_S2MM1"
                ]
              },
              "S14_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S14_AXI",
                  "CAMC_with3/M_AXI_MM2S1"
                ]
              },
              "S15_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_0/S15_AXI",
                  "CAMC_with3/M_AXI_S2MM1"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "CAMC_with/s_axi_aclk",
                  "CAMC_with1/pl_clk0",
                  "CAMC_with2/pl_clk0",
                  "CAMC_with3/pl_clk0",
                  "axi_interconnect_0/S00_ACLK",
                  "axi_interconnect_0/S01_ACLK",
                  "axi_interconnect_0/S08_ACLK",
                  "axi_interconnect_0/M00_ACLK",
                  "axi_interconnect_0/ACLK",
                  "axi_interconnect_0/S09_ACLK",
                  "axi_interconnect_0/S02_ACLK",
                  "axi_interconnect_0/S03_ACLK",
                  "axi_interconnect_0/S10_ACLK",
                  "axi_interconnect_0/S11_ACLK",
                  "axi_interconnect_0/S04_ACLK",
                  "axi_interconnect_0/S05_ACLK",
                  "axi_interconnect_0/S12_ACLK",
                  "axi_interconnect_0/S13_ACLK",
                  "axi_interconnect_0/S06_ACLK",
                  "axi_interconnect_0/S07_ACLK",
                  "axi_interconnect_0/S14_ACLK",
                  "axi_interconnect_0/S15_ACLK"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "CAMC_with/s_axi_aresetn",
                  "CAMC_with1/peripheral_aresetn",
                  "CAMC_with2/peripheral_aresetn",
                  "CAMC_with3/peripheral_aresetn",
                  "axi_interconnect_0/S00_ARESETN",
                  "axi_interconnect_0/S01_ARESETN",
                  "axi_interconnect_0/S08_ARESETN",
                  "axi_interconnect_0/M00_ARESETN",
                  "axi_interconnect_0/ARESETN",
                  "axi_interconnect_0/S09_ARESETN",
                  "axi_interconnect_0/S02_ARESETN",
                  "axi_interconnect_0/S03_ARESETN",
                  "axi_interconnect_0/S10_ARESETN",
                  "axi_interconnect_0/S11_ARESETN",
                  "axi_interconnect_0/S04_ARESETN",
                  "axi_interconnect_0/S05_ARESETN",
                  "axi_interconnect_0/S12_ARESETN",
                  "axi_interconnect_0/S13_ARESETN",
                  "axi_interconnect_0/S06_ARESETN",
                  "axi_interconnect_0/S07_ARESETN",
                  "axi_interconnect_0/S14_ARESETN",
                  "axi_interconnect_0/S15_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "smartconnect_0/S00_AXI",
              "S00_AXI"
            ]
          },
          "One_port8_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "One_port8/M00_AXI"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "One_port8/S_AXI1",
              "smartconnect_0/M01_AXI"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "One_port8/S_AXI2",
              "smartconnect_0/M02_AXI"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "One_port8/S_AXI3",
              "smartconnect_0/M03_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "One_port8/S_AXI",
              "smartconnect_0/M00_AXI"
            ]
          },
          "S_AXI_LITE1_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE1",
              "smartconnect_0/M05_AXI"
            ]
          },
          "S_AXI_LITE2_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE2",
              "smartconnect_0/M06_AXI"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "One_port8/S_AXI_LITE",
              "smartconnect_0/M04_AXI"
            ]
          },
          "smartconnect_0_M07_AXI": {
            "interface_ports": [
              "smartconnect_0/M07_AXI",
              "One_port8/S_AXI_LITE3"
            ]
          },
          "smartconnect_0_M08_AXI": {
            "interface_ports": [
              "smartconnect_0/M08_AXI",
              "One_port8/S_AXI_LITE4"
            ]
          },
          "smartconnect_0_M09_AXI": {
            "interface_ports": [
              "smartconnect_0/M09_AXI",
              "One_port8/S_AXI_LITE5"
            ]
          },
          "smartconnect_0_M10_AXI": {
            "interface_ports": [
              "smartconnect_0/M10_AXI",
              "One_port8/S_AXI_LITE6"
            ]
          },
          "smartconnect_0_M11_AXI": {
            "interface_ports": [
              "smartconnect_0/M11_AXI",
              "One_port8/S_AXI_LITE7"
            ]
          },
          "smartconnect_0_M12_AXI": {
            "interface_ports": [
              "smartconnect_0/M12_AXI",
              "One_port8/s_axi_CTRL"
            ]
          },
          "smartconnect_0_M13_AXI": {
            "interface_ports": [
              "smartconnect_0/M13_AXI",
              "One_port8/s_axi_CTRL1"
            ]
          },
          "smartconnect_0_M14_AXI": {
            "interface_ports": [
              "smartconnect_0/M14_AXI",
              "One_port8/s_axi_CTRL2"
            ]
          },
          "smartconnect_0_M15_AXI": {
            "interface_ports": [
              "smartconnect_0/M15_AXI",
              "One_port8/s_axi_CTRL3"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "One_port8/s_axi_aclk",
              "smartconnect_0/aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "One_port8/s_axi_aresetn"
            ]
          }
        }
      },
      "smartconnect_2": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "23",
        "xci_name": "design_1_smartconnect_0_11",
        "xci_path": "ip\\design_1_smartconnect_0_11\\design_1_smartconnect_0_11.xci",
        "inst_hier_path": "smartconnect_2",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "rst_ps8_0_96M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "design_1_rst_ps8_0_96M_1",
        "xci_path": "ip\\design_1_rst_ps8_0_96M_1\\design_1_rst_ps8_0_96M_1.xci",
        "inst_hier_path": "rst_ps8_0_96M"
      }
    },
    "interface_nets": {
      "One_port8_M00_AXI": {
        "interface_ports": [
          "hp_sec/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_ACP_FPD"
        ]
      },
      "One_port8_M00_AXI1": {
        "interface_ports": [
          "hp_sec3/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP3_FPD"
        ]
      },
      "hp_sec1_M00_AXI": {
        "interface_ports": [
          "hp_sec1/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HPC0_FPD"
        ]
      },
      "hp_sec1_M00_AXI1": {
        "interface_ports": [
          "hp_sec4/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_LPD"
        ]
      },
      "hp_sec2_M00_AXI": {
        "interface_ports": [
          "hp_sec2/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HPC1_FPD"
        ]
      },
      "hp_sec6_M00_AXI": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/S_AXI_HP0_FPD",
          "hp_sec6/M00_AXI"
        ]
      },
      "hp_sec7_M00_AXI": {
        "interface_ports": [
          "hp_sec7/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP1_FPD"
        ]
      },
      "hp_sec8_M00_AXI": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/S_AXI_HP2_FPD",
          "hp_sec8/M00_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "hp_sec/S00_AXI"
        ]
      },
      "smartconnect_0_M00_AXI1": {
        "interface_ports": [
          "smartconnect_1/M00_AXI",
          "hp_sec3/S00_AXI"
        ]
      },
      "smartconnect_0_M00_AXI2": {
        "interface_ports": [
          "smartconnect_2/M00_AXI",
          "hp_sec6/S00_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "hp_sec1/S00_AXI"
        ]
      },
      "smartconnect_0_M01_AXI1": {
        "interface_ports": [
          "smartconnect_1/M01_AXI",
          "hp_sec4/S00_AXI"
        ]
      },
      "smartconnect_0_M01_AXI2": {
        "interface_ports": [
          "smartconnect_2/M01_AXI",
          "hp_sec7/S00_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "hp_sec2/S00_AXI"
        ]
      },
      "smartconnect_0_M02_AXI2": {
        "interface_ports": [
          "smartconnect_2/M02_AXI",
          "hp_sec8/S00_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD",
          "smartconnect_1/S00_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD",
          "smartconnect_0/S00_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "smartconnect_2/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD"
        ]
      }
    },
    "nets": {
      "rst_ps8_0_96M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_96M/peripheral_aresetn",
          "hp_sec4/s_axi_aresetn",
          "hp_sec/s_axi_aresetn",
          "hp_sec6/s_axi_aresetn",
          "hp_sec7/s_axi_aresetn",
          "hp_sec8/s_axi_aresetn",
          "hp_sec3/s_axi_aresetn",
          "hp_sec1/s_axi_aresetn",
          "hp_sec2/s_axi_aresetn"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
          "smartconnect_1/aclk",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
          "smartconnect_0/aclk",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "smartconnect_2/aclk",
          "zynq_ultra_ps_e_0/saxi_lpd_aclk",
          "hp_sec4/s_axi_aclk",
          "rst_ps8_0_96M/slowest_sync_clk",
          "zynq_ultra_ps_e_0/saxiacp_fpd_aclk",
          "hp_sec/s_axi_aclk",
          "zynq_ultra_ps_e_0/saxihp0_fpd_aclk",
          "hp_sec6/s_axi_aclk",
          "zynq_ultra_ps_e_0/saxihp1_fpd_aclk",
          "hp_sec7/s_axi_aclk",
          "zynq_ultra_ps_e_0/saxihp2_fpd_aclk",
          "hp_sec8/s_axi_aclk",
          "zynq_ultra_ps_e_0/saxihp3_fpd_aclk",
          "hp_sec3/s_axi_aclk",
          "zynq_ultra_ps_e_0/saxihpc0_fpd_aclk",
          "hp_sec1/s_axi_aclk",
          "zynq_ultra_ps_e_0/saxihpc1_fpd_aclk",
          "hp_sec2/s_axi_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "rst_ps8_0_96M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_CAMC_0_Reg": {
                "address_block": "/hp_sec/One_port8/CAMC_with/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x0080000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_1": {
                "address_block": "/hp_sec/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x0080030000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_2": {
                "address_block": "/hp_sec/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x0080060000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_3": {
                "address_block": "/hp_sec/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x0080090000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_4": {
                "address_block": "/hp_sec1/One_port8/CAMC_with/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00800C0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_5": {
                "address_block": "/hp_sec1/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00800F0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_6": {
                "address_block": "/hp_sec1/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x0080120000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_7": {
                "address_block": "/hp_sec1/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x0080150000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_8": {
                "address_block": "/hp_sec2/One_port8/CAMC_with/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x0080180000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_9": {
                "address_block": "/hp_sec2/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00801B0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_10": {
                "address_block": "/hp_sec2/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00801E0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_11": {
                "address_block": "/hp_sec2/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x0080210000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_12": {
                "address_block": "/hp_sec3/One_port8/CAMC_with/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00A0000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_13": {
                "address_block": "/hp_sec3/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00A0030000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_14": {
                "address_block": "/hp_sec3/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00A0060000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_15": {
                "address_block": "/hp_sec3/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00A0090000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_16": {
                "address_block": "/hp_sec4/One_port8/CAMC_with/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00A00C0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_17": {
                "address_block": "/hp_sec4/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00A00F0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_18": {
                "address_block": "/hp_sec4/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00A0120000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_19": {
                "address_block": "/hp_sec4/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00A0150000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_20": {
                "address_block": "/hp_sec6/One_port8/CAMC_with/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B0000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_21": {
                "address_block": "/hp_sec6/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B0030000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_22": {
                "address_block": "/hp_sec6/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B0060000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_23": {
                "address_block": "/hp_sec6/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B0090000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_24": {
                "address_block": "/hp_sec7/One_port8/CAMC_with/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B00C0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_25": {
                "address_block": "/hp_sec7/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B00F0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_26": {
                "address_block": "/hp_sec7/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B0120000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_27": {
                "address_block": "/hp_sec7/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B0150000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_28": {
                "address_block": "/hp_sec8/One_port8/CAMC_with/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B0180000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_29": {
                "address_block": "/hp_sec8/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B01B0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_30": {
                "address_block": "/hp_sec8/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B01E0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_CAMC_0_Reg_31": {
                "address_block": "/hp_sec8/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL/Reg",
                "offset": "0x00B0210000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/hp_sec/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0082000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_1": {
                "address_block": "/hp_sec/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0084000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_2": {
                "address_block": "/hp_sec/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0086000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_3": {
                "address_block": "/hp_sec/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0088000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_4": {
                "address_block": "/hp_sec1/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x008A000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_5": {
                "address_block": "/hp_sec1/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x008C000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_6": {
                "address_block": "/hp_sec1/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x008E000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_7": {
                "address_block": "/hp_sec1/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0090000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_8": {
                "address_block": "/hp_sec2/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0092000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_9": {
                "address_block": "/hp_sec2/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0094000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_10": {
                "address_block": "/hp_sec2/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0096000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_11": {
                "address_block": "/hp_sec2/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0098000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_12": {
                "address_block": "/hp_sec3/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0180000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_13": {
                "address_block": "/hp_sec3/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0182000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_14": {
                "address_block": "/hp_sec3/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0184000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_15": {
                "address_block": "/hp_sec3/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0186000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_16": {
                "address_block": "/hp_sec4/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0188000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_17": {
                "address_block": "/hp_sec4/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A018A000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_18": {
                "address_block": "/hp_sec4/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A018C000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_19": {
                "address_block": "/hp_sec4/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A018E000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_20": {
                "address_block": "/hp_sec6/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B0240000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_21": {
                "address_block": "/hp_sec6/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B0242000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_22": {
                "address_block": "/hp_sec6/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B0244000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_23": {
                "address_block": "/hp_sec6/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B0246000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_24": {
                "address_block": "/hp_sec7/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B0248000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_25": {
                "address_block": "/hp_sec7/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B024A000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_26": {
                "address_block": "/hp_sec7/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B024C000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_27": {
                "address_block": "/hp_sec7/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B024E000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_28": {
                "address_block": "/hp_sec8/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B0250000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_29": {
                "address_block": "/hp_sec8/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B0252000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_30": {
                "address_block": "/hp_sec8/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B0254000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_31": {
                "address_block": "/hp_sec8/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B0256000",
                "range": "8K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/hp_sec/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0080010000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_1": {
                "address_block": "/hp_sec/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0080040000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_2": {
                "address_block": "/hp_sec/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0080070000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_3": {
                "address_block": "/hp_sec/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00800A0000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_4": {
                "address_block": "/hp_sec1/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00800D0000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_5": {
                "address_block": "/hp_sec1/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0080100000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_6": {
                "address_block": "/hp_sec1/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0080130000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_7": {
                "address_block": "/hp_sec1/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0080160000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_8": {
                "address_block": "/hp_sec2/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0080190000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_9": {
                "address_block": "/hp_sec2/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00801C0000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_10": {
                "address_block": "/hp_sec2/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00801F0000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_11": {
                "address_block": "/hp_sec2/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0080220000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_12": {
                "address_block": "/hp_sec3/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_13": {
                "address_block": "/hp_sec3/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00A0040000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_14": {
                "address_block": "/hp_sec3/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00A0070000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_15": {
                "address_block": "/hp_sec3/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00A00A0000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_16": {
                "address_block": "/hp_sec4/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00A00D0000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_17": {
                "address_block": "/hp_sec4/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00A0100000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_18": {
                "address_block": "/hp_sec4/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00A0130000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_19": {
                "address_block": "/hp_sec4/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00A0160000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_20": {
                "address_block": "/hp_sec6/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B0010000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_21": {
                "address_block": "/hp_sec6/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B0040000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_22": {
                "address_block": "/hp_sec6/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B0070000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_23": {
                "address_block": "/hp_sec6/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B00A0000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_24": {
                "address_block": "/hp_sec7/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B00D0000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_25": {
                "address_block": "/hp_sec7/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B0100000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_26": {
                "address_block": "/hp_sec7/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B0130000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_27": {
                "address_block": "/hp_sec7/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B0160000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_28": {
                "address_block": "/hp_sec8/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B0190000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_29": {
                "address_block": "/hp_sec8/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B01C0000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_30": {
                "address_block": "/hp_sec8/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B01F0000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_31": {
                "address_block": "/hp_sec8/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00B0220000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg": {
                "address_block": "/hp_sec/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x0080020000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_1": {
                "address_block": "/hp_sec/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x0080050000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_2": {
                "address_block": "/hp_sec/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x0080080000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_3": {
                "address_block": "/hp_sec/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00800B0000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_4": {
                "address_block": "/hp_sec1/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00800E0000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_5": {
                "address_block": "/hp_sec1/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x0080110000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_6": {
                "address_block": "/hp_sec1/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x0080140000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_7": {
                "address_block": "/hp_sec1/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x0080170000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_8": {
                "address_block": "/hp_sec2/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00801A0000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_9": {
                "address_block": "/hp_sec2/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00801D0000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_10": {
                "address_block": "/hp_sec2/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x0080200000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_11": {
                "address_block": "/hp_sec2/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x0080230000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_12": {
                "address_block": "/hp_sec3/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00A0020000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_13": {
                "address_block": "/hp_sec3/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00A0050000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_14": {
                "address_block": "/hp_sec3/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00A0080000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_15": {
                "address_block": "/hp_sec3/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00A00B0000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_16": {
                "address_block": "/hp_sec4/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00A00E0000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_17": {
                "address_block": "/hp_sec4/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00A0110000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_18": {
                "address_block": "/hp_sec4/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00A0140000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_19": {
                "address_block": "/hp_sec4/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00A0170000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_20": {
                "address_block": "/hp_sec6/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B0020000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_21": {
                "address_block": "/hp_sec6/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B0050000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_22": {
                "address_block": "/hp_sec6/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B0080000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_23": {
                "address_block": "/hp_sec6/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B00B0000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_24": {
                "address_block": "/hp_sec7/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B00E0000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_25": {
                "address_block": "/hp_sec7/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B0110000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_26": {
                "address_block": "/hp_sec7/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B0140000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_27": {
                "address_block": "/hp_sec7/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B0170000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_28": {
                "address_block": "/hp_sec8/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B01A0000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_29": {
                "address_block": "/hp_sec8/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B01D0000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_30": {
                "address_block": "/hp_sec8/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B0200000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg_31": {
                "address_block": "/hp_sec8/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00B0230000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/hp_sec/One_port8/CAMC_with/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec/One_port8/CAMC_with/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec/One_port8/CAMC_with1/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec/One_port8/CAMC_with1/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec/One_port8/CAMC_with2/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec/One_port8/CAMC_with2/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec/One_port8/CAMC_with3/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec/One_port8/CAMC_with3/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_ACP_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_ACP_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIACP/ACP_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec1/One_port8/CAMC_with/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec1/One_port8/CAMC_with/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec1/One_port8/CAMC_with1/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec1/One_port8/CAMC_with1/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec1/One_port8/CAMC_with2/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec1/One_port8/CAMC_with2/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec1/One_port8/CAMC_with3/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec1/One_port8/CAMC_with3/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec2/One_port8/CAMC_with/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec2/One_port8/CAMC_with/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec2/One_port8/CAMC_with1/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec2/One_port8/CAMC_with1/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec2/One_port8/CAMC_with2/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec2/One_port8/CAMC_with2/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec2/One_port8/CAMC_with3/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec2/One_port8/CAMC_with3/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec3/One_port8/CAMC_with/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec3/One_port8/CAMC_with/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec3/One_port8/CAMC_with1/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec3/One_port8/CAMC_with1/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec3/One_port8/CAMC_with2/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec3/One_port8/CAMC_with2/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec3/One_port8/CAMC_with3/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec3/One_port8/CAMC_with3/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec4/One_port8/CAMC_with/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec4/One_port8/CAMC_with/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec4/One_port8/CAMC_with1/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec4/One_port8/CAMC_with1/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec4/One_port8/CAMC_with2/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec4/One_port8/CAMC_with2/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec4/One_port8/CAMC_with3/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec4/One_port8/CAMC_with3/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec6/One_port8/CAMC_with/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec6/One_port8/CAMC_with/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec6/One_port8/CAMC_with1/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec6/One_port8/CAMC_with1/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec6/One_port8/CAMC_with2/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec6/One_port8/CAMC_with2/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec6/One_port8/CAMC_with3/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec6/One_port8/CAMC_with3/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec7/One_port8/CAMC_with/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec7/One_port8/CAMC_with/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec7/One_port8/CAMC_with1/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec7/One_port8/CAMC_with1/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec7/One_port8/CAMC_with2/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec7/One_port8/CAMC_with2/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec7/One_port8/CAMC_with3/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec7/One_port8/CAMC_with3/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec8/One_port8/CAMC_with/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec8/One_port8/CAMC_with/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec8/One_port8/CAMC_with1/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec8/One_port8/CAMC_with1/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec8/One_port8/CAMC_with2/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec8/One_port8/CAMC_with2/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec8/One_port8/CAMC_with3/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hp_sec8/One_port8/CAMC_with3/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}