{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525024494834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525024494836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 19:54:54 2018 " "Processing started: Sun Apr 29 19:54:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525024494836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024494836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024494836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525024496308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525024496309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_x2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_x2 " "Found entity 1: wave_gen_x2" {  } { { "v/wave_gen_x2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507032 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(53) " "Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507039 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(54) " "Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507040 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(55) " "Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507040 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(56) " "Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507040 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(57) " "Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507040 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(58) " "Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507040 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(59) " "Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507040 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(60) " "Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507040 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(61) " "Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(62) " "Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(63) " "Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(64) " "Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(65) " "Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(66) " "Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(67) " "Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(68) " "Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(69) " "Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(70) " "Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(71) " "Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(72) " "Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(73) " "Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_string.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_string.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_string " "Found entity 1: wave_gen_string" {  } { { "v/wave_gen_string.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(10) " "Verilog HDL Expression warning at wave_gen_square.v(10): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(11) " "Verilog HDL Expression warning at wave_gen_square.v(11): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(12) " "Verilog HDL Expression warning at wave_gen_square.v(12): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(13) " "Verilog HDL Expression warning at wave_gen_square.v(13): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(14) " "Verilog HDL Expression warning at wave_gen_square.v(14): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(15) " "Verilog HDL Expression warning at wave_gen_square.v(15): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(16) " "Verilog HDL Expression warning at wave_gen_square.v(16): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(17) " "Verilog HDL Expression warning at wave_gen_square.v(17): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(18) " "Verilog HDL Expression warning at wave_gen_square.v(18): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(19) " "Verilog HDL Expression warning at wave_gen_square.v(19): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(20) " "Verilog HDL Expression warning at wave_gen_square.v(20): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(21) " "Verilog HDL Expression warning at wave_gen_square.v(21): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(22) " "Verilog HDL Expression warning at wave_gen_square.v(22): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(23) " "Verilog HDL Expression warning at wave_gen_square.v(23): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(24) " "Verilog HDL Expression warning at wave_gen_square.v(24): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(25) " "Verilog HDL Expression warning at wave_gen_square.v(25): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(26) " "Verilog HDL Expression warning at wave_gen_square.v(26): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(27) " "Verilog HDL Expression warning at wave_gen_square.v(27): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(28) " "Verilog HDL Expression warning at wave_gen_square.v(28): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(29) " "Verilog HDL Expression warning at wave_gen_square.v(29): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(30) " "Verilog HDL Expression warning at wave_gen_square.v(30): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(31) " "Verilog HDL Expression warning at wave_gen_square.v(31): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(32) " "Verilog HDL Expression warning at wave_gen_square.v(32): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(33) " "Verilog HDL Expression warning at wave_gen_square.v(33): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(34) " "Verilog HDL Expression warning at wave_gen_square.v(34): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(35) " "Verilog HDL Expression warning at wave_gen_square.v(35): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507052 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(36) " "Verilog HDL Expression warning at wave_gen_square.v(36): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507052 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(37) " "Verilog HDL Expression warning at wave_gen_square.v(37): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507052 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(38) " "Verilog HDL Expression warning at wave_gen_square.v(38): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507052 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(39) " "Verilog HDL Expression warning at wave_gen_square.v(39): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507052 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(40) " "Verilog HDL Expression warning at wave_gen_square.v(40): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507052 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(41) " "Verilog HDL Expression warning at wave_gen_square.v(41): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_square.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_square " "Found entity 1: wave_gen_square" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507055 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(43) " "Verilog HDL Expression warning at wave_gen_sin.v(43): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507060 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(44) " "Verilog HDL Expression warning at wave_gen_sin.v(44): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(45) " "Verilog HDL Expression warning at wave_gen_sin.v(45): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(46) " "Verilog HDL Expression warning at wave_gen_sin.v(46): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(47) " "Verilog HDL Expression warning at wave_gen_sin.v(47): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(48) " "Verilog HDL Expression warning at wave_gen_sin.v(48): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(49) " "Verilog HDL Expression warning at wave_gen_sin.v(49): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(50) " "Verilog HDL Expression warning at wave_gen_sin.v(50): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(51) " "Verilog HDL Expression warning at wave_gen_sin.v(51): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(52) " "Verilog HDL Expression warning at wave_gen_sin.v(52): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(53) " "Verilog HDL Expression warning at wave_gen_sin.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(54) " "Verilog HDL Expression warning at wave_gen_sin.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(55) " "Verilog HDL Expression warning at wave_gen_sin.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(56) " "Verilog HDL Expression warning at wave_gen_sin.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(57) " "Verilog HDL Expression warning at wave_gen_sin.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(58) " "Verilog HDL Expression warning at wave_gen_sin.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(59) " "Verilog HDL Expression warning at wave_gen_sin.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(60) " "Verilog HDL Expression warning at wave_gen_sin.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(61) " "Verilog HDL Expression warning at wave_gen_sin.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(62) " "Verilog HDL Expression warning at wave_gen_sin.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(63) " "Verilog HDL Expression warning at wave_gen_sin.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(64) " "Verilog HDL Expression warning at wave_gen_sin.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(65) " "Verilog HDL Expression warning at wave_gen_sin.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(66) " "Verilog HDL Expression warning at wave_gen_sin.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(67) " "Verilog HDL Expression warning at wave_gen_sin.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(68) " "Verilog HDL Expression warning at wave_gen_sin.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(69) " "Verilog HDL Expression warning at wave_gen_sin.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(70) " "Verilog HDL Expression warning at wave_gen_sin.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(71) " "Verilog HDL Expression warning at wave_gen_sin.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(72) " "Verilog HDL Expression warning at wave_gen_sin.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(73) " "Verilog HDL Expression warning at wave_gen_sin.v(73): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_sin " "Found entity 1: wave_gen_sin" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507064 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(10) " "Verilog HDL Expression warning at wave_gen_ramp.v(10): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507070 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(11) " "Verilog HDL Expression warning at wave_gen_ramp.v(11): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507071 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(12) " "Verilog HDL Expression warning at wave_gen_ramp.v(12): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507071 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(13) " "Verilog HDL Expression warning at wave_gen_ramp.v(13): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507071 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(14) " "Verilog HDL Expression warning at wave_gen_ramp.v(14): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507071 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(15) " "Verilog HDL Expression warning at wave_gen_ramp.v(15): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507071 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(16) " "Verilog HDL Expression warning at wave_gen_ramp.v(16): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507071 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(17) " "Verilog HDL Expression warning at wave_gen_ramp.v(17): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507071 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(18) " "Verilog HDL Expression warning at wave_gen_ramp.v(18): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(19) " "Verilog HDL Expression warning at wave_gen_ramp.v(19): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(20) " "Verilog HDL Expression warning at wave_gen_ramp.v(20): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(21) " "Verilog HDL Expression warning at wave_gen_ramp.v(21): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(22) " "Verilog HDL Expression warning at wave_gen_ramp.v(22): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(23) " "Verilog HDL Expression warning at wave_gen_ramp.v(23): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(24) " "Verilog HDL Expression warning at wave_gen_ramp.v(24): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(25) " "Verilog HDL Expression warning at wave_gen_ramp.v(25): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(26) " "Verilog HDL Expression warning at wave_gen_ramp.v(26): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(27) " "Verilog HDL Expression warning at wave_gen_ramp.v(27): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(28) " "Verilog HDL Expression warning at wave_gen_ramp.v(28): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(29) " "Verilog HDL Expression warning at wave_gen_ramp.v(29): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(30) " "Verilog HDL Expression warning at wave_gen_ramp.v(30): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(31) " "Verilog HDL Expression warning at wave_gen_ramp.v(31): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(32) " "Verilog HDL Expression warning at wave_gen_ramp.v(32): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(33) " "Verilog HDL Expression warning at wave_gen_ramp.v(33): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(34) " "Verilog HDL Expression warning at wave_gen_ramp.v(34): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(35) " "Verilog HDL Expression warning at wave_gen_ramp.v(35): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(36) " "Verilog HDL Expression warning at wave_gen_ramp.v(36): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(37) " "Verilog HDL Expression warning at wave_gen_ramp.v(37): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(38) " "Verilog HDL Expression warning at wave_gen_ramp.v(38): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(39) " "Verilog HDL Expression warning at wave_gen_ramp.v(39): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(40) " "Verilog HDL Expression warning at wave_gen_ramp.v(40): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(41) " "Verilog HDL Expression warning at wave_gen_ramp.v(41): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_ramp.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_ramp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramp_wave_gen " "Found entity 1: ramp_wave_gen" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507075 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(40) " "Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507081 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(41) " "Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507081 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(42) " "Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507081 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(43) " "Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507081 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(44) " "Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507081 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(45) " "Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507081 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(46) " "Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(47) " "Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(48) " "Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(49) " "Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(50) " "Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(51) " "Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(52) " "Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(53) " "Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(54) " "Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(55) " "Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(56) " "Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(57) " "Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(58) " "Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(59) " "Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(60) " "Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(61) " "Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(62) " "Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(63) " "Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(64) " "Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(65) " "Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(66) " "Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(67) " "Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(68) " "Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(69) " "Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(70) " "Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(71) " "Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(72) " "Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525024507083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_brass.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_brass.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_brass " "Found entity 1: wave_gen_brass" {  } { { "v/wave_gen_brass.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/staff.v 1 1 " "Found 1 design units, including 1 entities, in source file v/staff.v" { { "Info" "ISGN_ENTITY_NAME" "1 staff " "Found entity 1: staff" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "v/ps2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "v/LCD_TEST.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "v/LCD_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound4.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound4 " "Found entity 1: demo_sound4" {  } { { "v/demo_sound4.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound3.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound3 " "Found entity 1: demo_sound3" {  } { { "v/demo_sound3.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound2 " "Found entity 1: demo_sound2" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound1 " "Found entity 1: demo_sound1" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/debug_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/debug_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBUG_TEST " "Found entity 1: DeBUG_TEST" {  } { { "v/DeBUG_TEST.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/DeBUG_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "v/AUDIO_DAC.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/adio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file v/adio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Found entity 1: adio_codec" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Synthesizer " "Found entity 1: DE2_115_Synthesizer" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "the_synthesizer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file the_synthesizer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 the_synthesizer " "Found entity 1: the_synthesizer" {  } { { "the_synthesizer.bdf" "" { Schematic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/the_synthesizer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Synthesizer " "Elaborating entity \"DE2_115_Synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525024507427 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] DE2_115_Synthesizer.v(54) " "Output port \"LEDG\[8\]\" at DE2_115_Synthesizer.v(54) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525024507431 "|DE2_115_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] DE2_115_Synthesizer.v(55) " "Output port \"LEDR\[17..10\]\" at DE2_115_Synthesizer.v(55) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525024507431 "|DE2_115_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..0\] DE2_115_Synthesizer.v(55) " "Output port \"LEDR\[5..0\]\" at DE2_115_Synthesizer.v(55) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525024507431 "|DE2_115_Synthesizer"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE2_115_Synthesizer.v(105) " "Bidirectional port \"AUD_DACLRCK\" at DE2_115_Synthesizer.v(105) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 105 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507432 "|DE2_115_Synthesizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u0 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u0\"" {  } { { "DE2_115_Synthesizer.v" "u0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u0\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_8.v" "u0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u7 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u7\"" {  } { { "DE2_115_Synthesizer.v" "u7" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(58) " "Verilog HDL assignment warning at I2C_AV_Config.v(58): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507495 "|DE2_115_Synthesizer|I2C_AV_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(111) " "Verilog HDL assignment warning at I2C_AV_Config.v(111): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507495 "|DE2_115_Synthesizer|I2C_AV_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "v/I2C_AV_Config.v" "u0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507520 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507520 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507520 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:u1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:u1\"" {  } { { "DE2_115_Synthesizer.v" "u1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024507678 ""}  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525024507678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dul2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dul2 " "Found entity 1: altpll_dul2" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024507757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dul2 VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated " "Elaborating entity \"altpll_dul2\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound1 demo_sound1:dd1 " "Elaborating entity \"demo_sound1\" for hierarchy \"demo_sound1:dd1\"" {  } { { "DE2_115_Synthesizer.v" "dd1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(26) " "Verilog HDL assignment warning at demo_sound1.v(26): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507785 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(27) " "Verilog HDL assignment warning at demo_sound1.v(27): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507785 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(28) " "Verilog HDL assignment warning at demo_sound1.v(28): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507785 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(29) " "Verilog HDL assignment warning at demo_sound1.v(29): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507785 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(30) " "Verilog HDL assignment warning at demo_sound1.v(30): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507785 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(50) " "Verilog HDL assignment warning at demo_sound1.v(50): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507787 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demo_sound1.v(63) " "Verilog HDL Case Statement warning at demo_sound1.v(63): incomplete case statement has no default case item" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525024507788 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TT demo_sound1.v(62) " "Verilog HDL Always Construct warning at demo_sound1.v(62): inferring latch(es) for variable \"TT\", which holds its previous value in one or more paths through the always construct" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525024507789 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(131) " "Verilog HDL assignment warning at demo_sound1.v(131): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507790 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[0\] demo_sound1.v(62) " "Inferred latch for \"TT\[0\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507792 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[1\] demo_sound1.v(62) " "Inferred latch for \"TT\[1\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507792 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[2\] demo_sound1.v(62) " "Inferred latch for \"TT\[2\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507792 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[3\] demo_sound1.v(62) " "Inferred latch for \"TT\[3\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507793 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[4\] demo_sound1.v(62) " "Inferred latch for \"TT\[4\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507793 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[5\] demo_sound1.v(62) " "Inferred latch for \"TT\[5\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507793 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[6\] demo_sound1.v(62) " "Inferred latch for \"TT\[6\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507793 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[7\] demo_sound1.v(62) " "Inferred latch for \"TT\[7\]\" at demo_sound1.v(62)" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507793 "|DE2_115_Synthesizer|demo_sound1:dd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound2 demo_sound2:dd2 " "Elaborating entity \"demo_sound2\" for hierarchy \"demo_sound2:dd2\"" {  } { { "DE2_115_Synthesizer.v" "dd2" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(26) " "Verilog HDL assignment warning at demo_sound2.v(26): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507821 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(27) " "Verilog HDL assignment warning at demo_sound2.v(27): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507822 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(28) " "Verilog HDL assignment warning at demo_sound2.v(28): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507822 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(29) " "Verilog HDL assignment warning at demo_sound2.v(29): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507822 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(30) " "Verilog HDL assignment warning at demo_sound2.v(30): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507823 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(50) " "Verilog HDL assignment warning at demo_sound2.v(50): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507825 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demo_sound2.v(63) " "Verilog HDL Case Statement warning at demo_sound2.v(63): incomplete case statement has no default case item" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525024507829 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TT demo_sound2.v(62) " "Verilog HDL Always Construct warning at demo_sound2.v(62): inferring latch(es) for variable \"TT\", which holds its previous value in one or more paths through the always construct" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525024507830 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(130) " "Verilog HDL assignment warning at demo_sound2.v(130): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507831 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[0\] demo_sound2.v(62) " "Inferred latch for \"TT\[0\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507837 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[1\] demo_sound2.v(62) " "Inferred latch for \"TT\[1\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507837 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[2\] demo_sound2.v(62) " "Inferred latch for \"TT\[2\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507837 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[3\] demo_sound2.v(62) " "Inferred latch for \"TT\[3\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507837 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[4\] demo_sound2.v(62) " "Inferred latch for \"TT\[4\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507837 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[5\] demo_sound2.v(62) " "Inferred latch for \"TT\[5\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507837 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[6\] demo_sound2.v(62) " "Inferred latch for \"TT\[6\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507837 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[7\] demo_sound2.v(62) " "Inferred latch for \"TT\[7\]\" at demo_sound2.v(62)" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024507837 "|DE2_115_Synthesizer|demo_sound2:dd2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:keyboard\"" {  } { { "DE2_115_Synthesizer.v" "keyboard" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HOST_ACK ps2_keyboard.v(57) " "Verilog HDL or VHDL warning at ps2_keyboard.v(57): object \"HOST_ACK\" assigned a value but never read" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507867 "|DE2_115_Synthesizer|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ps2_keyboard.v(23) " "Verilog HDL assignment warning at ps2_keyboard.v(23): truncated value with size 32 to match size of target (11)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507867 "|DE2_115_Synthesizer|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(30) " "Verilog HDL assignment warning at ps2_keyboard.v(30): truncated value with size 32 to match size of target (1)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507867 "|DE2_115_Synthesizer|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(57) " "Verilog HDL assignment warning at ps2_keyboard.v(57): truncated value with size 32 to match size of target (1)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507868 "|DE2_115_Synthesizer|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(74) " "Verilog HDL assignment warning at ps2_keyboard.v(74): truncated value with size 32 to match size of target (1)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507869 "|DE2_115_Synthesizer|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(98) " "Verilog HDL assignment warning at ps2_keyboard.v(98): truncated value with size 32 to match size of target (1)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507870 "|DE2_115_Synthesizer|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2_keyboard.v(150) " "Verilog HDL assignment warning at ps2_keyboard.v(150): truncated value with size 32 to match size of target (9)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507871 "|DE2_115_Synthesizer|ps2_keyboard:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_keyboard.v(172) " "Verilog HDL assignment warning at ps2_keyboard.v(172): truncated value with size 32 to match size of target (8)" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507871 "|DE2_115_Synthesizer|ps2_keyboard:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staff staff:st1 " "Elaborating entity \"staff\" for hierarchy \"staff:st1\"" {  } { { "DE2_115_Synthesizer.v" "st1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_2_tr staff.v(35) " "Verilog HDL or VHDL warning at staff.v(35): object \"H_2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507893 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_3_tr staff.v(36) " "Verilog HDL or VHDL warning at staff.v(36): object \"H_3_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507893 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_4_tr staff.v(37) " "Verilog HDL or VHDL warning at staff.v(37): object \"H_4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507893 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_5_tr staff.v(38) " "Verilog HDL or VHDL warning at staff.v(38): object \"H_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507893 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hu4_tr staff.v(39) " "Verilog HDL or VHDL warning at staff.v(39): object \"Hu4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507893 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hu2_tr staff.v(40) " "Verilog HDL or VHDL warning at staff.v(40): object \"Hu2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2_2_tr staff.v(87) " "Verilog HDL or VHDL warning at staff.v(87): object \"H2_2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2_3_tr staff.v(88) " "Verilog HDL or VHDL warning at staff.v(88): object \"H2_3_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2_4_tr staff.v(89) " "Verilog HDL or VHDL warning at staff.v(89): object \"H2_4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2_5_tr staff.v(90) " "Verilog HDL or VHDL warning at staff.v(90): object \"H2_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2u4_tr staff.v(91) " "Verilog HDL or VHDL warning at staff.v(91): object \"H2u4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H2u2_tr staff.v(92) " "Verilog HDL or VHDL warning at staff.v(92): object \"H2u2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3_2_tr staff.v(139) " "Verilog HDL or VHDL warning at staff.v(139): object \"H3_2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3_3_tr staff.v(140) " "Verilog HDL or VHDL warning at staff.v(140): object \"H3_3_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3_4_tr staff.v(141) " "Verilog HDL or VHDL warning at staff.v(141): object \"H3_4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3_5_tr staff.v(142) " "Verilog HDL or VHDL warning at staff.v(142): object \"H3_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3u4_tr staff.v(143) " "Verilog HDL or VHDL warning at staff.v(143): object \"H3u4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H3u2_tr staff.v(144) " "Verilog HDL or VHDL warning at staff.v(144): object \"H3u2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4_5_tr staff.v(180) " "Verilog HDL or VHDL warning at staff.v(180): object \"L4_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4_6_tr staff.v(181) " "Verilog HDL or VHDL warning at staff.v(181): object \"L4_6_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4_7_tr staff.v(182) " "Verilog HDL or VHDL warning at staff.v(182): object \"L4_7_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507894 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_1_tr staff.v(183) " "Verilog HDL or VHDL warning at staff.v(183): object \"M4_1_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_2_tr staff.v(184) " "Verilog HDL or VHDL warning at staff.v(184): object \"M4_2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_3_tr staff.v(185) " "Verilog HDL or VHDL warning at staff.v(185): object \"M4_3_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_4_tr staff.v(186) " "Verilog HDL or VHDL warning at staff.v(186): object \"M4_4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_5_tr staff.v(187) " "Verilog HDL or VHDL warning at staff.v(187): object \"M4_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_6_tr staff.v(188) " "Verilog HDL or VHDL warning at staff.v(188): object \"M4_6_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4_7_tr staff.v(189) " "Verilog HDL or VHDL warning at staff.v(189): object \"M4_7_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4_1_tr staff.v(190) " "Verilog HDL or VHDL warning at staff.v(190): object \"H4_1_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4_2_tr staff.v(191) " "Verilog HDL or VHDL warning at staff.v(191): object \"H4_2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4_3_tr staff.v(192) " "Verilog HDL or VHDL warning at staff.v(192): object \"H4_3_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4_4_tr staff.v(193) " "Verilog HDL or VHDL warning at staff.v(193): object \"H4_4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4_5_tr staff.v(194) " "Verilog HDL or VHDL warning at staff.v(194): object \"H4_5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4u4_tr staff.v(195) " "Verilog HDL or VHDL warning at staff.v(195): object \"H4u4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507895 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4u2_tr staff.v(196) " "Verilog HDL or VHDL warning at staff.v(196): object \"H4u2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507896 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H4u1_tr staff.v(197) " "Verilog HDL or VHDL warning at staff.v(197): object \"H4u1_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507896 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4u6_tr staff.v(198) " "Verilog HDL or VHDL warning at staff.v(198): object \"M4u6_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507896 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4u5_tr staff.v(199) " "Verilog HDL or VHDL warning at staff.v(199): object \"M4u5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507896 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4u4_tr staff.v(200) " "Verilog HDL or VHDL warning at staff.v(200): object \"M4u4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507896 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4u2_tr staff.v(201) " "Verilog HDL or VHDL warning at staff.v(201): object \"M4u2_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507896 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M4u1_tr staff.v(202) " "Verilog HDL or VHDL warning at staff.v(202): object \"M4u1_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507896 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4u6_tr staff.v(203) " "Verilog HDL or VHDL warning at staff.v(203): object \"L4u6_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507896 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4u5_tr staff.v(204) " "Verilog HDL or VHDL warning at staff.v(204): object \"L4u5_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507896 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L4u4_tr staff.v(205) " "Verilog HDL or VHDL warning at staff.v(205): object \"L4u4_tr\" assigned a value but never read" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525024507896 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(18) " "Verilog HDL assignment warning at staff.v(18): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507897 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(19) " "Verilog HDL assignment warning at staff.v(19): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507897 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(20) " "Verilog HDL assignment warning at staff.v(20): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507897 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(21) " "Verilog HDL assignment warning at staff.v(21): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507897 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(24) " "Verilog HDL assignment warning at staff.v(24): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507897 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(25) " "Verilog HDL assignment warning at staff.v(25): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507897 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(26) " "Verilog HDL assignment warning at staff.v(26): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507897 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(27) " "Verilog HDL assignment warning at staff.v(27): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507897 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(28) " "Verilog HDL assignment warning at staff.v(28): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507898 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(29) " "Verilog HDL assignment warning at staff.v(29): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507898 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(30) " "Verilog HDL assignment warning at staff.v(30): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507898 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(31) " "Verilog HDL assignment warning at staff.v(31): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507898 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(32) " "Verilog HDL assignment warning at staff.v(32): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507898 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(33) " "Verilog HDL assignment warning at staff.v(33): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507898 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(34) " "Verilog HDL assignment warning at staff.v(34): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507898 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(41) " "Verilog HDL assignment warning at staff.v(41): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507898 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(42) " "Verilog HDL assignment warning at staff.v(42): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507898 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(43) " "Verilog HDL assignment warning at staff.v(43): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507898 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(44) " "Verilog HDL assignment warning at staff.v(44): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507899 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(45) " "Verilog HDL assignment warning at staff.v(45): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507899 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(46) " "Verilog HDL assignment warning at staff.v(46): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507899 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(47) " "Verilog HDL assignment warning at staff.v(47): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507899 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(48) " "Verilog HDL assignment warning at staff.v(48): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507899 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(49) " "Verilog HDL assignment warning at staff.v(49): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507899 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(51) " "Verilog HDL assignment warning at staff.v(51): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507899 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(76) " "Verilog HDL assignment warning at staff.v(76): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507900 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(77) " "Verilog HDL assignment warning at staff.v(77): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507900 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(78) " "Verilog HDL assignment warning at staff.v(78): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507900 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(79) " "Verilog HDL assignment warning at staff.v(79): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507900 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(80) " "Verilog HDL assignment warning at staff.v(80): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507900 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(81) " "Verilog HDL assignment warning at staff.v(81): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507900 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(82) " "Verilog HDL assignment warning at staff.v(82): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507900 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(83) " "Verilog HDL assignment warning at staff.v(83): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507900 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(84) " "Verilog HDL assignment warning at staff.v(84): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507900 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(85) " "Verilog HDL assignment warning at staff.v(85): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507901 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(86) " "Verilog HDL assignment warning at staff.v(86): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507901 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(93) " "Verilog HDL assignment warning at staff.v(93): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507901 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(94) " "Verilog HDL assignment warning at staff.v(94): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507901 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(95) " "Verilog HDL assignment warning at staff.v(95): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507901 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(96) " "Verilog HDL assignment warning at staff.v(96): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507901 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(97) " "Verilog HDL assignment warning at staff.v(97): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507901 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(98) " "Verilog HDL assignment warning at staff.v(98): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507901 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(99) " "Verilog HDL assignment warning at staff.v(99): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507901 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(100) " "Verilog HDL assignment warning at staff.v(100): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507901 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(101) " "Verilog HDL assignment warning at staff.v(101): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507902 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(103) " "Verilog HDL assignment warning at staff.v(103): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507903 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(128) " "Verilog HDL assignment warning at staff.v(128): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507903 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(129) " "Verilog HDL assignment warning at staff.v(129): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507904 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(130) " "Verilog HDL assignment warning at staff.v(130): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507904 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(131) " "Verilog HDL assignment warning at staff.v(131): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507904 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(132) " "Verilog HDL assignment warning at staff.v(132): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507905 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(133) " "Verilog HDL assignment warning at staff.v(133): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507905 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(134) " "Verilog HDL assignment warning at staff.v(134): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507905 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(135) " "Verilog HDL assignment warning at staff.v(135): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507906 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(136) " "Verilog HDL assignment warning at staff.v(136): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507907 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(137) " "Verilog HDL assignment warning at staff.v(137): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507907 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(138) " "Verilog HDL assignment warning at staff.v(138): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507907 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(145) " "Verilog HDL assignment warning at staff.v(145): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507907 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(146) " "Verilog HDL assignment warning at staff.v(146): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507908 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(147) " "Verilog HDL assignment warning at staff.v(147): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507908 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(148) " "Verilog HDL assignment warning at staff.v(148): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507908 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(149) " "Verilog HDL assignment warning at staff.v(149): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507908 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(150) " "Verilog HDL assignment warning at staff.v(150): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507908 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(151) " "Verilog HDL assignment warning at staff.v(151): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507909 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(152) " "Verilog HDL assignment warning at staff.v(152): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507909 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(153) " "Verilog HDL assignment warning at staff.v(153): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507909 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(155) " "Verilog HDL assignment warning at staff.v(155): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507910 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(180) " "Verilog HDL assignment warning at staff.v(180): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507910 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(181) " "Verilog HDL assignment warning at staff.v(181): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507910 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(182) " "Verilog HDL assignment warning at staff.v(182): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507910 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(183) " "Verilog HDL assignment warning at staff.v(183): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507910 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(184) " "Verilog HDL assignment warning at staff.v(184): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507911 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(185) " "Verilog HDL assignment warning at staff.v(185): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507911 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(186) " "Verilog HDL assignment warning at staff.v(186): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507911 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(187) " "Verilog HDL assignment warning at staff.v(187): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507911 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(188) " "Verilog HDL assignment warning at staff.v(188): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507911 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(189) " "Verilog HDL assignment warning at staff.v(189): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507911 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(190) " "Verilog HDL assignment warning at staff.v(190): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507911 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(197) " "Verilog HDL assignment warning at staff.v(197): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507911 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(198) " "Verilog HDL assignment warning at staff.v(198): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507911 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(199) " "Verilog HDL assignment warning at staff.v(199): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507912 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(200) " "Verilog HDL assignment warning at staff.v(200): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507912 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(201) " "Verilog HDL assignment warning at staff.v(201): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507912 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(202) " "Verilog HDL assignment warning at staff.v(202): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507912 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(203) " "Verilog HDL assignment warning at staff.v(203): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507912 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(204) " "Verilog HDL assignment warning at staff.v(204): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507912 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(205) " "Verilog HDL assignment warning at staff.v(205): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507912 "|DE2_115_Synthesizer|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(207) " "Verilog HDL assignment warning at staff.v(207): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507912 "|DE2_115_Synthesizer|staff:st1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adio_codec adio_codec:ad1 " "Elaborating entity \"adio_codec\" for hierarchy \"adio_codec:ad1\"" {  } { { "DE2_115_Synthesizer.v" "ad1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(63) " "Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507940 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adio_codec.v(88) " "Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507941 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(96) " "Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507941 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adio_codec.v(104) " "Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507941 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(117) " "Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507942 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(144) " "Verilog HDL assignment warning at adio_codec.v(144): truncated value with size 32 to match size of target (4)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507942 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adio_codec.v(146) " "Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (1)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507942 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(187) " "Verilog HDL assignment warning at adio_codec.v(187): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507944 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(188) " "Verilog HDL assignment warning at adio_codec.v(188): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507944 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(189) " "Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507944 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(190) " "Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507944 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(191) " "Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507944 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(192) " "Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507944 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(193) " "Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507944 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(194) " "Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024507944 "|DE2_115_Synthesizer|adio_codec:ad1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_string adio_codec:ad1\|wave_gen_string:r1 " "Elaborating entity \"wave_gen_string\" for hierarchy \"adio_codec:ad1\|wave_gen_string:r1\"" {  } { { "v/adio_codec.v" "r1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_brass adio_codec:ad1\|wave_gen_brass:s1 " "Elaborating entity \"wave_gen_brass\" for hierarchy \"adio_codec:ad1\|wave_gen_brass:s1\"" {  } { { "v/adio_codec.v" "s1" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024507983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u5\"" {  } { { "DE2_115_Synthesizer.v" "u5" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024508010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(57) " "Verilog HDL assignment warning at LCD_TEST.v(57): truncated value with size 32 to match size of target (18)" {  } { { "v/LCD_TEST.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_TEST.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024508011 "|DE2_115_Synthesizer|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(65) " "Verilog HDL assignment warning at LCD_TEST.v(65): truncated value with size 32 to match size of target (6)" {  } { { "v/LCD_TEST.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_TEST.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024508011 "|DE2_115_Synthesizer|LCD_TEST:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "v/LCD_TEST.v" "u0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_TEST.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024508036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "v/LCD_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525024508036 "|DE2_115_Synthesizer|LCD_TEST:u5|LCD_Controller:u0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e624.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e624.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e624 " "Found entity 1: altsyncram_e624" {  } { { "db/altsyncram_e624.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altsyncram_e624.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024511163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024511163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024511601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024511601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024511830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024511830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024512154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024512154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024512264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024512264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024512446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024512446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024512687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024512687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024512781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024512781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024512950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024512950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024513051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024513051 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024513797 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525024513913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.29.19:55:18 Progress: Loading sldad274ffc/alt_sld_fab_wrapper_hw.tcl " "2018.04.29.19:55:18 Progress: Loading sldad274ffc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024518679 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024521313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024521480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024523327 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024523492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024523651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024523826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024523835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024523836 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525024524548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldad274ffc/alt_sld_fab.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024524814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024524814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024524906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024524906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024524923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024524923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024525003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024525003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024525100 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024525100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024525100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024525193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024525193 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s4\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_brass:s4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_brass.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525024527298 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r4\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_string:r4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_string.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525024527298 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s3\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_brass:s3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_brass.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525024527298 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r3\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_string:r3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_string.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525024527298 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s2\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_brass:s2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_brass.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525024527298 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r2\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_string:r2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_string.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525024527298 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s1\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_brass:s1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_brass.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525024527298 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r1\|Ram0 " "RAM logic \"adio_codec:ad1\|wave_gen_string:r1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_string.v" "Ram0" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525024527298 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525024527298 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "I2C_AV_Config:u7\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"I2C_AV_Config:u7\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525024528707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525024528707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525024528707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525024528707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525024528707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525024528707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525024528707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525024528707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525024528707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525024528707 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525024528707 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525024528707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024528755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024528755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024528755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024528755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024528755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024528755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024528755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024528755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024528755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024528755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525024528755 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525024528755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ia91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ia91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ia91 " "Found entity 1: altsyncram_ia91" {  } { { "db/altsyncram_ia91.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altsyncram_ia91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525024528838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024528838 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525024528850 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525024528857 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525024529414 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525024529555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525024529555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525024529555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525024529555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525024529555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525024529555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525024529555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525024529555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 103 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525024529555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 105 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525024529555 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1525024529555 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525024529555 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525024529555 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1525024529555 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PS2_CLK2 VCC pin " "The pin \"PS2_CLK2\" is fed by VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 95 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1525024529555 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PS2_DAT2 VCC pin " "The pin \"PS2_DAT2\" is fed by VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 96 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1525024529555 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1525024529555 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 105 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1525024529559 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1525024529559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[3\] " "Latch demo_sound1:dd1\|TT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529562 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[6\] " "Latch demo_sound1:dd1\|TT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529562 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[5\] " "Latch demo_sound1:dd1\|TT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529563 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[4\] " "Latch demo_sound1:dd1\|TT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529563 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[7\] " "Latch demo_sound1:dd1\|TT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529563 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[2\] " "Latch demo_sound1:dd1\|TT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529563 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[0\] " "Latch demo_sound1:dd1\|TT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529563 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[1\] " "Latch demo_sound1:dd1\|TT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529563 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[3\] " "Latch demo_sound2:dd2\|TT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529563 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[6\] " "Latch demo_sound2:dd2\|TT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529563 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[5\] " "Latch demo_sound2:dd2\|TT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529563 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[4\] " "Latch demo_sound2:dd2\|TT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529564 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[7\] " "Latch demo_sound2:dd2\|TT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529564 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[2\] " "Latch demo_sound2:dd2\|TT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529564 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[0\] " "Latch demo_sound2:dd2\|TT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529564 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[1\] " "Latch demo_sound2:dd2\|TT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525024529564 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525024529564 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 111 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v" 72 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v" 63 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525024529568 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525024529569 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK2~synth " "Node \"PS2_CLK2~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PS2_DAT2~synth " "Node \"PS2_DAT2~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024530274 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525024530274 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525024530276 "|DE2_115_Synthesizer|TD_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525024530276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024530395 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.keyboard_ps2_clk PS2_CLK " "Output pin \"pre_syn.bp.keyboard_ps2_clk\" driven by bidirectional pin \"PS2_CLK\" cannot be tri-stated" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 93 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1525024530536 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.keyboard_ps2_dat PS2_DAT " "Output pin \"pre_syn.bp.keyboard_ps2_dat\" driven by bidirectional pin \"PS2_DAT\" cannot be tri-stated" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 94 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1525024530536 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525024535205 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_GOLDEN_TOP 26 " "Ignored 26 assignments for entity \"DE2_115_GOLDEN_TOP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024535252 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525024535252 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 90 129 0 0 39 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 90 of its 129 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 39 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1525024537311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525024537364 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525024537364 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 190 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1525024537545 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 190 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1525024537545 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525024537810 "|DE2_115_Synthesizer|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525024537810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2926 " "Implemented 2926 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525024537811 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525024537811 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525024537811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2723 " "Implemented 2723 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525024537811 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525024537811 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1525024537811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525024537811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 527 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 527 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525024537868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 19:55:37 2018 " "Processing ended: Sun Apr 29 19:55:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525024537868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525024537868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525024537868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525024537868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525024539731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525024539732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 19:55:38 2018 " "Processing started: Sun Apr 29 19:55:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525024539732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525024539732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525024539732 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1525024539996 ""}
{ "Info" "0" "" "Project  = DE2_115_Synthesizer" {  } {  } 0 0 "Project  = DE2_115_Synthesizer" 0 0 "Fitter" 0 0 1525024539996 ""}
{ "Info" "0" "" "Revision = DE2_115_Synthesizer" {  } {  } 0 0 "Revision = DE2_115_Synthesizer" 0 0 "Fitter" 0 0 1525024539997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1525024540171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525024540172 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_Synthesizer EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_Synthesizer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525024540211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525024540289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525024540289 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1525024540363 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1525024540376 ""}  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1525024540376 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525024540786 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525024540800 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525024541446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525024541446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525024541446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525024541446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525024541446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525024541446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525024541446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525024541446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525024541446 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525024541446 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 7167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525024541460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 7169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525024541460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 7171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525024541460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 7173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525024541460 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525024541460 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525024541466 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525024542180 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1525024543711 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525024543714 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525024543714 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525024543714 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1525024543714 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_Synthesizer.sdc " "Reading SDC File: 'DE2_115_Synthesizer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525024543727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_Synthesizer.sdc 10 CLOCK2_50 port " "Ignored filter at DE2_115_Synthesizer.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1525024543729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_Synthesizer.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115_Synthesizer.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1525024543730 ""}  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1525024543730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_Synthesizer.sdc 11 CLOCK3_50 port " "Ignored filter at DE2_115_Synthesizer.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1525024543730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_Synthesizer.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115_Synthesizer.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1525024543730 ""}  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1525024543730 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525024543731 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1525024543731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1525024543731 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound1:dd1\|step\[0\] " "Node: demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch demo_sound1:dd1\|TT\[5\] demo_sound1:dd1\|step\[0\] " "Latch demo_sound1:dd1\|TT\[5\] is being clocked by demo_sound1:dd1\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024543741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525024543741 "|DE2_115_Synthesizer|demo_sound1:dd1|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[18\] " "Node: VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo_sound1:dd1\|step\[5\] VGA_CLKo\[18\] " "Register demo_sound1:dd1\|step\[5\] is being clocked by VGA_CLKo\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024543741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525024543741 "|DE2_115_Synthesizer|VGA_CLKo[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound2:dd2\|step\[0\] " "Node: demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch demo_sound2:dd2\|TT\[6\] demo_sound2:dd2\|step\[0\] " "Latch demo_sound2:dd2\|TT\[6\] is being clocked by demo_sound2:dd2\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024543741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525024543741 "|DE2_115_Synthesizer|demo_sound2:dd2|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|LRCK_1X " "Node: adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|ramp1\[10\] adio_codec:ad1\|LRCK_1X " "Register adio_codec:ad1\|ramp1\[10\] is being clocked by adio_codec:ad1\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024543741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525024543741 "|DE2_115_Synthesizer|adio_codec:ad1|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|keyready " "Node: ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|key1_code\[0\] ps2_keyboard:keyboard\|keyready " "Register ps2_keyboard:keyboard\|key1_code\[0\] is being clocked by ps2_keyboard:keyboard\|keyready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024543741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525024543741 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|keyready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|ps2_clk_in " "Node: ps2_keyboard:keyboard\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|keycode_o\[7\] ps2_keyboard:keyboard\|ps2_clk_in " "Register ps2_keyboard:keyboard\|keycode_o\[7\] is being clocked by ps2_keyboard:keyboard\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024543742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525024543742 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|ps2_clk_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[12\] " "Node: VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|MCNT\[2\] VGA_CLKo\[12\] " "Register ps2_keyboard:keyboard\|MCNT\[2\] is being clocked by VGA_CLKo\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024543742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525024543742 "|DE2_115_Synthesizer|VGA_CLKo[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|clk_div\[8\] " "Node: ps2_keyboard:keyboard\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|ps2_clk_in ps2_keyboard:keyboard\|clk_div\[8\] " "Register ps2_keyboard:keyboard\|ps2_clk_in is being clocked by ps2_keyboard:keyboard\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024543742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525024543742 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|keyready PS2_CLK " "Register ps2_keyboard:keyboard\|keyready is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024543742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525024543742 "|DE2_115_Synthesizer|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024543742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525024543742 "|DE2_115_Synthesizer|I2C_AV_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|oAUD_BCK " "Node: adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|SEL_Cont\[2\] adio_codec:ad1\|oAUD_BCK " "Register adio_codec:ad1\|SEL_Cont\[2\] is being clocked by adio_codec:ad1\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024543742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525024543742 "|DE2_115_Synthesizer|adio_codec:ad1|oAUD_BCK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1525024543758 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1525024543761 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525024543761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525024543761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525024543761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525024543761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037     TD_CLK27 " "  37.037     TD_CLK27" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525024543761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  55.555 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  55.555 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525024543761 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1525024543761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543987 ""}  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Destination node I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLKo\[18\] " "Destination node VGA_CLKo\[18\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLKo\[12\] " "Destination node VGA_CLKo\[12\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard:keyboard\|clk_div\[8\] " "Destination node ps2_keyboard:keyboard\|clk_div\[8\]" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543987 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525024543987 ""}  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 7149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543988 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 3154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_AV_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node I2C_AV_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525024543988 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLKo\[18\]  " "Automatically promoted node VGA_CLKo\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[1\] " "Destination node demo_sound1:dd1\|step\[1\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[2\] " "Destination node demo_sound1:dd1\|step\[2\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[3\] " "Destination node demo_sound1:dd1\|step\[3\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[4\] " "Destination node demo_sound1:dd1\|step\[4\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[5\] " "Destination node demo_sound1:dd1\|step\[5\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[6\] " "Destination node demo_sound1:dd1\|step\[6\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[7\] " "Destination node demo_sound1:dd1\|step\[7\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[8\] " "Destination node demo_sound1:dd1\|step\[8\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[9\] " "Destination node demo_sound1:dd1\|step\[9\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[10\] " "Destination node demo_sound1:dd1\|step\[10\]" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1525024543988 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525024543988 ""}  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adio_codec:ad1\|LRCK_1X  " "Automatically promoted node adio_codec:ad1\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK~output " "Destination node AUD_DACLRCK~output" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK~output " "Destination node AUD_ADCLRCK~output" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adio_codec:ad1\|LRCK_1X~0 " "Destination node adio_codec:ad1\|LRCK_1X~0" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543989 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525024543989 ""}  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_keyboard:keyboard\|keyready  " "Automatically promoted node ps2_keyboard:keyboard\|keyready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543990 ""}  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_keyboard:keyboard\|ps2_clk_in  " "Automatically promoted node ps2_keyboard:keyboard\|ps2_clk_in " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543990 ""}  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLKo\[12\]  " "Automatically promoted node VGA_CLKo\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLKo\[12\]~40 " "Destination node VGA_CLKo\[12\]~40" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543990 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525024543990 ""}  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demo_sound1:dd1\|WideNor0~14  " "Automatically promoted node demo_sound1:dd1\|WideNor0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543990 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demo_sound2:dd2\|WideNor0~6  " "Automatically promoted node demo_sound2:dd2\|WideNor0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543990 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adio_codec:ad1\|oAUD_BCK  " "Automatically promoted node adio_codec:ad1\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK~output " "Destination node AUD_BCLK~output" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adio_codec:ad1\|oAUD_BCK~0 " "Destination node adio_codec:ad1\|oAUD_BCK~0" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543990 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525024543990 ""}  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_keyboard:keyboard\|clk_div\[8\]  " "Automatically promoted node ps2_keyboard:keyboard\|clk_div\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard:keyboard\|clk_div\[8\]~15 " "Destination node ps2_keyboard:keyboard\|clk_div\[8\]~15" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard:keyboard\|ps2_clk_in " "Destination node ps2_keyboard:keyboard\|ps2_clk_in" {  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543990 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525024543990 ""}  } { { "v/ps2_keyboard.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 5385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 5410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 3762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543991 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525024543991 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 4523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~2  " "Automatically promoted node comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543991 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~3  " "Automatically promoted node comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543991 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_keyboard:keyboard\|comb~1  " "Automatically promoted node ps2_keyboard:keyboard\|comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543991 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demo_sound1:dd1\|tr  " "Automatically promoted node demo_sound1:dd1\|tr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|tr~0 " "Destination node demo_sound1:dd1\|tr~0" {  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543991 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525024543991 ""}  } { { "v/demo_sound1.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demo_sound2:dd2\|tr  " "Automatically promoted node demo_sound2:dd2\|tr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound2:dd2\|tr~0 " "Destination node demo_sound2:dd2\|tr~0" {  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 2610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543991 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525024543991 ""}  } { { "v/demo_sound2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525024543992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adio_codec:ad1\|oAUD_DATA~0 " "Destination node adio_codec:ad1\|oAUD_DATA~0" {  } { { "v/adio_codec.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525024543992 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525024543992 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 1868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525024543992 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525024544582 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525024544586 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525024544587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525024544593 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525024544600 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525024544607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525024544608 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525024544611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525024544736 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525024544741 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525024544741 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 clk\[1\] AUD_XCK~output " "PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 190 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 106 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1525024544877 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT " "Node \"OTG_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525024545489 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1525024545489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525024545507 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525024545520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525024548213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525024548763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525024548825 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525024550284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525024550284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525024550958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525024555047 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525024555047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525024556148 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1525024556148 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525024556148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525024556152 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525024556369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525024556404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525024556891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525024556892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525024557366 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525024558195 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525024559183 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525024559229 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1525024559229 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "15 " "Following 15 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently enabled " "Pin PS2_CLK2 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently enabled " "Pin PS2_DAT2 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525024559231 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1525024559231 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.fit.smsg " "Generated suppressed messages file C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525024559526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 411 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 411 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1693 " "Peak virtual memory: 1693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525024560823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 19:56:00 2018 " "Processing ended: Sun Apr 29 19:56:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525024560823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525024560823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525024560823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525024560823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525024562259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525024562260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 19:56:01 2018 " "Processing started: Sun Apr 29 19:56:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525024562260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525024562260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525024562260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1525024562938 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525024566766 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525024566872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525024568555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 19:56:08 2018 " "Processing ended: Sun Apr 29 19:56:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525024568555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525024568555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525024568555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525024568555 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525024569262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525024570512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525024570513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 19:56:09 2018 " "Processing started: Sun Apr 29 19:56:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525024570513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024570513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_Synthesizer -c DE2_115_Synthesizer " "Command: quartus_sta DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024570513 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1525024570787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_GOLDEN_TOP 26 " "Ignored 26 assignments for entity \"DE2_115_GOLDEN_TOP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525024571172 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024571172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024571727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024571727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024571801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024571801 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572415 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525024572525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525024572525 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525024572525 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572525 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_Synthesizer.sdc " "Reading SDC File: 'DE2_115_Synthesizer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_Synthesizer.sdc 10 CLOCK2_50 port " "Ignored filter at DE2_115_Synthesizer.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_Synthesizer.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115_Synthesizer.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1525024572548 ""}  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_Synthesizer.sdc 11 CLOCK3_50 port " "Ignored filter at DE2_115_Synthesizer.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_Synthesizer.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115_Synthesizer.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1525024572548 ""}  } { { "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572548 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525024572550 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572550 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound1:dd1\|step\[0\] " "Node: demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch demo_sound1:dd1\|TT\[4\] demo_sound1:dd1\|step\[0\] " "Latch demo_sound1:dd1\|TT\[4\] is being clocked by demo_sound1:dd1\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024572567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572567 "|DE2_115_Synthesizer|demo_sound1:dd1|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[18\] " "Node: VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo_sound1:dd1\|step\[5\] VGA_CLKo\[18\] " "Register demo_sound1:dd1\|step\[5\] is being clocked by VGA_CLKo\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024572567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572567 "|DE2_115_Synthesizer|VGA_CLKo[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound2:dd2\|step\[0\] " "Node: demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch demo_sound2:dd2\|TT\[6\] demo_sound2:dd2\|step\[0\] " "Latch demo_sound2:dd2\|TT\[6\] is being clocked by demo_sound2:dd2\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024572568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572568 "|DE2_115_Synthesizer|demo_sound2:dd2|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|LRCK_1X " "Node: adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|ramp1\[10\] adio_codec:ad1\|LRCK_1X " "Register adio_codec:ad1\|ramp1\[10\] is being clocked by adio_codec:ad1\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024572568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572568 "|DE2_115_Synthesizer|adio_codec:ad1|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|keyready " "Node: ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|key1_code\[2\] ps2_keyboard:keyboard\|keyready " "Register ps2_keyboard:keyboard\|key1_code\[2\] is being clocked by ps2_keyboard:keyboard\|keyready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024572568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572568 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|keyready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|ps2_clk_in " "Node: ps2_keyboard:keyboard\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|keycode_o\[4\] ps2_keyboard:keyboard\|ps2_clk_in " "Register ps2_keyboard:keyboard\|keycode_o\[4\] is being clocked by ps2_keyboard:keyboard\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024572568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572568 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|ps2_clk_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[12\] " "Node: VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|MCNT\[0\] VGA_CLKo\[12\] " "Register ps2_keyboard:keyboard\|MCNT\[0\] is being clocked by VGA_CLKo\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024572568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572568 "|DE2_115_Synthesizer|VGA_CLKo[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|clk_div\[8\] " "Node: ps2_keyboard:keyboard\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|ps2_clk_in ps2_keyboard:keyboard\|clk_div\[8\] " "Register ps2_keyboard:keyboard\|ps2_clk_in is being clocked by ps2_keyboard:keyboard\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024572568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572568 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|keyready PS2_CLK " "Register ps2_keyboard:keyboard\|keyready is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024572568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572568 "|DE2_115_Synthesizer|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024572568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572568 "|DE2_115_Synthesizer|I2C_AV_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|oAUD_BCK " "Node: adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|SEL_Cont\[2\] adio_codec:ad1\|oAUD_BCK " "Register adio_codec:ad1\|SEL_Cont\[2\] is being clocked by adio_codec:ad1\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024572568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572568 "|DE2_115_Synthesizer|adio_codec:ad1|oAUD_BCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572579 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525024572583 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525024572600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.464 " "Worst-case setup slack is 12.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.464               0.000 CLOCK_50  " "   12.464               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.368               0.000 altera_reserved_tck  " "   44.368               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.973               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   51.973               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.252 " "Worst-case hold slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 CLOCK_50  " "    0.252               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.404               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.158 " "Worst-case recovery slack is 93.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.158               0.000 altera_reserved_tck  " "   93.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.196 " "Worst-case removal slack is 1.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 altera_reserved_tck  " "    1.196               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.645 " "Worst-case minimum pulse width slack is 9.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.645               0.000 CLOCK_50  " "    9.645               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.335               0.000 TD_CLK27  " "   18.335               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.481               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.481               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.499               0.000 altera_reserved_tck  " "   49.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024572702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572702 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572792 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024572810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024572810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024572810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024572810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.474 ns " "Worst Case Available Settling Time: 342.474 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024572810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024572810 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572810 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525024572820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024572857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573484 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound1:dd1\|step\[0\] " "Node: demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch demo_sound1:dd1\|TT\[4\] demo_sound1:dd1\|step\[0\] " "Latch demo_sound1:dd1\|TT\[4\] is being clocked by demo_sound1:dd1\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024573727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573727 "|DE2_115_Synthesizer|demo_sound1:dd1|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[18\] " "Node: VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo_sound1:dd1\|step\[5\] VGA_CLKo\[18\] " "Register demo_sound1:dd1\|step\[5\] is being clocked by VGA_CLKo\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024573727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573727 "|DE2_115_Synthesizer|VGA_CLKo[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound2:dd2\|step\[0\] " "Node: demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch demo_sound2:dd2\|TT\[6\] demo_sound2:dd2\|step\[0\] " "Latch demo_sound2:dd2\|TT\[6\] is being clocked by demo_sound2:dd2\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024573727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573727 "|DE2_115_Synthesizer|demo_sound2:dd2|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|LRCK_1X " "Node: adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|ramp1\[10\] adio_codec:ad1\|LRCK_1X " "Register adio_codec:ad1\|ramp1\[10\] is being clocked by adio_codec:ad1\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024573727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573727 "|DE2_115_Synthesizer|adio_codec:ad1|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|keyready " "Node: ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|key1_code\[2\] ps2_keyboard:keyboard\|keyready " "Register ps2_keyboard:keyboard\|key1_code\[2\] is being clocked by ps2_keyboard:keyboard\|keyready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024573727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573727 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|keyready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|ps2_clk_in " "Node: ps2_keyboard:keyboard\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|keycode_o\[4\] ps2_keyboard:keyboard\|ps2_clk_in " "Register ps2_keyboard:keyboard\|keycode_o\[4\] is being clocked by ps2_keyboard:keyboard\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024573727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573727 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|ps2_clk_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[12\] " "Node: VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|MCNT\[0\] VGA_CLKo\[12\] " "Register ps2_keyboard:keyboard\|MCNT\[0\] is being clocked by VGA_CLKo\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024573727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573727 "|DE2_115_Synthesizer|VGA_CLKo[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|clk_div\[8\] " "Node: ps2_keyboard:keyboard\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|ps2_clk_in ps2_keyboard:keyboard\|clk_div\[8\] " "Register ps2_keyboard:keyboard\|ps2_clk_in is being clocked by ps2_keyboard:keyboard\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024573727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573727 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|keyready PS2_CLK " "Register ps2_keyboard:keyboard\|keyready is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024573728 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573728 "|DE2_115_Synthesizer|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024573728 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573728 "|DE2_115_Synthesizer|I2C_AV_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|oAUD_BCK " "Node: adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|SEL_Cont\[2\] adio_codec:ad1\|oAUD_BCK " "Register adio_codec:ad1\|SEL_Cont\[2\] is being clocked by adio_codec:ad1\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024573730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573730 "|DE2_115_Synthesizer|adio_codec:ad1|oAUD_BCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.087 " "Worst-case setup slack is 13.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.087               0.000 CLOCK_50  " "   13.087               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.841               0.000 altera_reserved_tck  " "   44.841               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.229               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   52.229               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.195 " "Worst-case hold slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 CLOCK_50  " "    0.195               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.353               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.761 " "Worst-case recovery slack is 93.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.761               0.000 altera_reserved_tck  " "   93.761               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.094 " "Worst-case removal slack is 1.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.094               0.000 altera_reserved_tck  " "    1.094               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.636 " "Worst-case minimum pulse width slack is 9.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.636               0.000 CLOCK_50  " "    9.636               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.321               0.000 TD_CLK27  " "   18.321               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.482               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.482               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.412               0.000 altera_reserved_tck  " "   49.412               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024573817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573817 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573926 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024573942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024573942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024573942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024573942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.175 ns " "Worst Case Available Settling Time: 343.175 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024573942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024573942 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024573942 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525024573951 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound1:dd1\|step\[0\] " "Node: demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch demo_sound1:dd1\|TT\[4\] demo_sound1:dd1\|step\[0\] " "Latch demo_sound1:dd1\|TT\[4\] is being clocked by demo_sound1:dd1\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024574148 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574148 "|DE2_115_Synthesizer|demo_sound1:dd1|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[18\] " "Node: VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo_sound1:dd1\|step\[5\] VGA_CLKo\[18\] " "Register demo_sound1:dd1\|step\[5\] is being clocked by VGA_CLKo\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024574148 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574148 "|DE2_115_Synthesizer|VGA_CLKo[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound2:dd2\|step\[0\] " "Node: demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch demo_sound2:dd2\|TT\[6\] demo_sound2:dd2\|step\[0\] " "Latch demo_sound2:dd2\|TT\[6\] is being clocked by demo_sound2:dd2\|step\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024574148 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574148 "|DE2_115_Synthesizer|demo_sound2:dd2|step[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|LRCK_1X " "Node: adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|ramp1\[10\] adio_codec:ad1\|LRCK_1X " "Register adio_codec:ad1\|ramp1\[10\] is being clocked by adio_codec:ad1\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024574149 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574149 "|DE2_115_Synthesizer|adio_codec:ad1|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|keyready " "Node: ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|key1_code\[2\] ps2_keyboard:keyboard\|keyready " "Register ps2_keyboard:keyboard\|key1_code\[2\] is being clocked by ps2_keyboard:keyboard\|keyready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024574149 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574149 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|keyready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|ps2_clk_in " "Node: ps2_keyboard:keyboard\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|keycode_o\[4\] ps2_keyboard:keyboard\|ps2_clk_in " "Register ps2_keyboard:keyboard\|keycode_o\[4\] is being clocked by ps2_keyboard:keyboard\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024574149 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574149 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|ps2_clk_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[12\] " "Node: VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|MCNT\[0\] VGA_CLKo\[12\] " "Register ps2_keyboard:keyboard\|MCNT\[0\] is being clocked by VGA_CLKo\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024574149 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574149 "|DE2_115_Synthesizer|VGA_CLKo[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|clk_div\[8\] " "Node: ps2_keyboard:keyboard\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|ps2_clk_in ps2_keyboard:keyboard\|clk_div\[8\] " "Register ps2_keyboard:keyboard\|ps2_clk_in is being clocked by ps2_keyboard:keyboard\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024574150 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574150 "|DE2_115_Synthesizer|ps2_keyboard:keyboard|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_keyboard:keyboard\|keyready PS2_CLK " "Register ps2_keyboard:keyboard\|keyready is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024574150 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574150 "|DE2_115_Synthesizer|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024574150 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574150 "|DE2_115_Synthesizer|I2C_AV_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|oAUD_BCK " "Node: adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|SEL_Cont\[2\] adio_codec:ad1\|oAUD_BCK " "Register adio_codec:ad1\|SEL_Cont\[2\] is being clocked by adio_codec:ad1\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525024574150 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574150 "|DE2_115_Synthesizer|adio_codec:ad1|oAUD_BCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.929 " "Worst-case setup slack is 15.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.929               0.000 CLOCK_50  " "   15.929               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.438               0.000 altera_reserved_tck  " "   47.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.721               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   53.721               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.035 " "Worst-case hold slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 CLOCK_50  " "    0.035               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 altera_reserved_tck  " "    0.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.181               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.204 " "Worst-case recovery slack is 96.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.204               0.000 altera_reserved_tck  " "   96.204               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.560 " "Worst-case removal slack is 0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 altera_reserved_tck  " "    0.560               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.265 " "Worst-case minimum pulse width slack is 9.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265               0.000 CLOCK_50  " "    9.265               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.922               0.000 TD_CLK27  " "   17.922               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.549               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.549               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.284               0.000 altera_reserved_tck  " "   49.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525024574221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574221 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574370 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024574396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024574396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024574396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024574396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.661 ns " "Worst Case Available Settling Time: 346.661 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024574396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525024574396 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574396 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574948 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024574953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 69 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "805 " "Peak virtual memory: 805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525024575178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 19:56:15 2018 " "Processing ended: Sun Apr 29 19:56:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525024575178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525024575178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525024575178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024575178 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1008 s " "Quartus Prime Full Compilation was successful. 0 errors, 1008 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525024576039 ""}
