
STM32F446xx_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000086c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a30  08000a38  00010a38  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a30  08000a30  00010a38  2**0
                  CONTENTS
  4 .ARM          00000000  08000a30  08000a30  00010a38  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a30  08000a38  00010a38  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a30  08000a30  00010a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a34  08000a34  00010a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a38  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000a38  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000a38  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00010a38  2**0
                  CONTENTS, READONLY
 12 .debug_info   000012fe  00000000  00000000  00010a62  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000366  00000000  00000000  00011d60  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000e0  00000000  00000000  000120c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000b8  00000000  00000000  000121a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001e07  00000000  00000000  00012260  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000c43  00000000  00000000  00014067  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00008763  00000000  00000000  00014caa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001d40d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000002f4  00000000  00000000  0001d488  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000a18 	.word	0x08000a18

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000a18 	.word	0x08000a18

08000204 <main>:
{
	for(uint32_t i = 0; i < 500000; i++);
}

int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b086      	sub	sp, #24
 8000208:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioLed, GpioBtn;

	memset(&GpioLed, 0, sizeof(GpioLed));
 800020a:	f107 030c 	add.w	r3, r7, #12
 800020e:	220c      	movs	r2, #12
 8000210:	2100      	movs	r1, #0
 8000212:	4618      	mov	r0, r3
 8000214:	f000 fbf8 	bl	8000a08 <memset>
	memset(&GpioBtn, 0, sizeof(GpioBtn));
 8000218:	463b      	mov	r3, r7
 800021a:	220c      	movs	r2, #12
 800021c:	2100      	movs	r1, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f000 fbf2 	bl	8000a08 <memset>

	GpioLed.pGPIOx = GPIOA;
 8000224:	4b1a      	ldr	r3, [pc, #104]	; (8000290 <main+0x8c>)
 8000226:	60fb      	str	r3, [r7, #12]
	GpioLed.GPIO_PinConfig_t.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000228:	2305      	movs	r3, #5
 800022a:	743b      	strb	r3, [r7, #16]
	GpioLed.GPIO_PinConfig_t.GPIO_PinMode = GPIO_MODE_OUT;
 800022c:	2301      	movs	r3, #1
 800022e:	747b      	strb	r3, [r7, #17]
	GpioLed.GPIO_PinConfig_t.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000230:	2302      	movs	r3, #2
 8000232:	74bb      	strb	r3, [r7, #18]
	GpioLed.GPIO_PinConfig_t.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000234:	2300      	movs	r3, #0
 8000236:	753b      	strb	r3, [r7, #20]
	GpioLed.GPIO_PinConfig_t.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000238:	2300      	movs	r3, #0
 800023a:	74fb      	strb	r3, [r7, #19]

	GPIO_PeriClockControl(GPIOA, ENABLE);
 800023c:	2101      	movs	r1, #1
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <main+0x8c>)
 8000240:	f000 f862 	bl	8000308 <GPIO_PeriClockControl>

	GPIO_Init(&GpioLed);
 8000244:	f107 030c 	add.w	r3, r7, #12
 8000248:	4618      	mov	r0, r3
 800024a:	f000 f92d 	bl	80004a8 <GPIO_Init>

	GpioBtn.pGPIOx = GPIOC;
 800024e:	4b11      	ldr	r3, [pc, #68]	; (8000294 <main+0x90>)
 8000250:	603b      	str	r3, [r7, #0]
	GpioBtn.GPIO_PinConfig_t.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000252:	230d      	movs	r3, #13
 8000254:	713b      	strb	r3, [r7, #4]
	GpioBtn.GPIO_PinConfig_t.GPIO_PinMode = GPIO_MODE_IT_FT;
 8000256:	2304      	movs	r3, #4
 8000258:	717b      	strb	r3, [r7, #5]
	GpioBtn.GPIO_PinConfig_t.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800025a:	2302      	movs	r3, #2
 800025c:	71bb      	strb	r3, [r7, #6]
	GpioBtn.GPIO_PinConfig_t.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800025e:	2301      	movs	r3, #1
 8000260:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOC, ENABLE);
 8000262:	2101      	movs	r1, #1
 8000264:	480b      	ldr	r0, [pc, #44]	; (8000294 <main+0x90>)
 8000266:	f000 f84f 	bl	8000308 <GPIO_PeriClockControl>

	GPIO_Init(&GpioBtn);
 800026a:	463b      	mov	r3, r7
 800026c:	4618      	mov	r0, r3
 800026e:	f000 f91b 	bl	80004a8 <GPIO_Init>

	GPIO_WriteToOutputPin(GPIOA,GPIO_PIN_NO_5,GPIO_PIN_RESET);
 8000272:	2200      	movs	r2, #0
 8000274:	2105      	movs	r1, #5
 8000276:	4806      	ldr	r0, [pc, #24]	; (8000290 <main+0x8c>)
 8000278:	f000 fa9c 	bl	80007b4 <GPIO_WriteToOutputPin>

	/* IRQ configuration */
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI15_10, 15);
 800027c:	210f      	movs	r1, #15
 800027e:	2028      	movs	r0, #40	; 0x28
 8000280:	f000 fb54 	bl	800092c <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI15_10, ENABLE);
 8000284:	2101      	movs	r1, #1
 8000286:	2028      	movs	r0, #40	; 0x28
 8000288:	f000 facc 	bl	8000824 <GPIO_IRQInterruptConfig>

	while(1);
 800028c:	e7fe      	b.n	800028c <main+0x88>
 800028e:	bf00      	nop
 8000290:	40020000 	.word	0x40020000
 8000294:	40020800 	.word	0x40020800

08000298 <EXTI15_10_IRQHandler>:

	return 0;
}

void EXTI15_10_IRQHandler(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
	GPIO_IRQHandling(GPIO_PIN_NO_13);
 800029c:	200d      	movs	r0, #13
 800029e:	f000 fb6f 	bl	8000980 <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOA, GPIO_PIN_NO_5);
 80002a2:	2105      	movs	r1, #5
 80002a4:	4802      	ldr	r0, [pc, #8]	; (80002b0 <EXTI15_10_IRQHandler+0x18>)
 80002a6:	f000 faa9 	bl	80007fc <GPIO_ToggleOutputPin>
}
 80002aa:	bf00      	nop
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	40020000 	.word	0x40020000

080002b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002b4:	480d      	ldr	r0, [pc, #52]	; (80002ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002b6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002b8:	480d      	ldr	r0, [pc, #52]	; (80002f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80002ba:	490e      	ldr	r1, [pc, #56]	; (80002f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002bc:	4a0e      	ldr	r2, [pc, #56]	; (80002f8 <LoopForever+0xe>)
  movs r3, #0
 80002be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002c0:	e002      	b.n	80002c8 <LoopCopyDataInit>

080002c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002c6:	3304      	adds	r3, #4

080002c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002cc:	d3f9      	bcc.n	80002c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ce:	4a0b      	ldr	r2, [pc, #44]	; (80002fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002d0:	4c0b      	ldr	r4, [pc, #44]	; (8000300 <LoopForever+0x16>)
  movs r3, #0
 80002d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002d4:	e001      	b.n	80002da <LoopFillZerobss>

080002d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002d8:	3204      	adds	r2, #4

080002da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002dc:	d3fb      	bcc.n	80002d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002de:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80002e2:	f000 fb6d 	bl	80009c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002e6:	f7ff ff8d 	bl	8000204 <main>

080002ea <LoopForever>:

LoopForever:
    b LoopForever
 80002ea:	e7fe      	b.n	80002ea <LoopForever>
  ldr   r0, =_estack
 80002ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002f4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002f8:	08000a38 	.word	0x08000a38
  ldr r2, =_sbss
 80002fc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000300:	2000001c 	.word	0x2000001c

08000304 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000304:	e7fe      	b.n	8000304 <ADC_IRQHandler>
	...

08000308 <GPIO_PeriClockControl>:
 * @return            -  none
 *
 * @Note              -  none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx,uint8_t EnorDi)
{
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
 8000310:	460b      	mov	r3, r1
 8000312:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 8000314:	78fb      	ldrb	r3, [r7, #3]
 8000316:	2b01      	cmp	r3, #1
 8000318:	d157      	bne.n	80003ca <GPIO_PeriClockControl+0xc2>
		if(pGPIOx == GPIOA){
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	4a59      	ldr	r2, [pc, #356]	; (8000484 <GPIO_PeriClockControl+0x17c>)
 800031e:	4293      	cmp	r3, r2
 8000320:	d106      	bne.n	8000330 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 8000322:	4b59      	ldr	r3, [pc, #356]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000326:	4a58      	ldr	r2, [pc, #352]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000328:	f043 0301 	orr.w	r3, r3, #1
 800032c:	6313      	str	r3, [r2, #48]	; 0x30
				}
				else if (pGPIOx == GPIOH){
					GPIOH_PCLK_DI();
				}
	}
}
 800032e:	e0a3      	b.n	8000478 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOB){
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	4a56      	ldr	r2, [pc, #344]	; (800048c <GPIO_PeriClockControl+0x184>)
 8000334:	4293      	cmp	r3, r2
 8000336:	d106      	bne.n	8000346 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000338:	4b53      	ldr	r3, [pc, #332]	; (8000488 <GPIO_PeriClockControl+0x180>)
 800033a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800033c:	4a52      	ldr	r2, [pc, #328]	; (8000488 <GPIO_PeriClockControl+0x180>)
 800033e:	f043 0302 	orr.w	r3, r3, #2
 8000342:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000344:	e098      	b.n	8000478 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOC){
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	4a51      	ldr	r2, [pc, #324]	; (8000490 <GPIO_PeriClockControl+0x188>)
 800034a:	4293      	cmp	r3, r2
 800034c:	d106      	bne.n	800035c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800034e:	4b4e      	ldr	r3, [pc, #312]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000352:	4a4d      	ldr	r2, [pc, #308]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000354:	f043 0304 	orr.w	r3, r3, #4
 8000358:	6313      	str	r3, [r2, #48]	; 0x30
}
 800035a:	e08d      	b.n	8000478 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOD){
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	4a4d      	ldr	r2, [pc, #308]	; (8000494 <GPIO_PeriClockControl+0x18c>)
 8000360:	4293      	cmp	r3, r2
 8000362:	d106      	bne.n	8000372 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000364:	4b48      	ldr	r3, [pc, #288]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000368:	4a47      	ldr	r2, [pc, #284]	; (8000488 <GPIO_PeriClockControl+0x180>)
 800036a:	f043 0308 	orr.w	r3, r3, #8
 800036e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000370:	e082      	b.n	8000478 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOE){
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	4a48      	ldr	r2, [pc, #288]	; (8000498 <GPIO_PeriClockControl+0x190>)
 8000376:	4293      	cmp	r3, r2
 8000378:	d106      	bne.n	8000388 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800037a:	4b43      	ldr	r3, [pc, #268]	; (8000488 <GPIO_PeriClockControl+0x180>)
 800037c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800037e:	4a42      	ldr	r2, [pc, #264]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000380:	f043 0310 	orr.w	r3, r3, #16
 8000384:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000386:	e077      	b.n	8000478 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOF){
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	4a44      	ldr	r2, [pc, #272]	; (800049c <GPIO_PeriClockControl+0x194>)
 800038c:	4293      	cmp	r3, r2
 800038e:	d106      	bne.n	800039e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000390:	4b3d      	ldr	r3, [pc, #244]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000394:	4a3c      	ldr	r2, [pc, #240]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000396:	f043 0320 	orr.w	r3, r3, #32
 800039a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800039c:	e06c      	b.n	8000478 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOG){
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	4a3f      	ldr	r2, [pc, #252]	; (80004a0 <GPIO_PeriClockControl+0x198>)
 80003a2:	4293      	cmp	r3, r2
 80003a4:	d106      	bne.n	80003b4 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003a6:	4b38      	ldr	r3, [pc, #224]	; (8000488 <GPIO_PeriClockControl+0x180>)
 80003a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003aa:	4a37      	ldr	r2, [pc, #220]	; (8000488 <GPIO_PeriClockControl+0x180>)
 80003ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003b0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003b2:	e061      	b.n	8000478 <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOH){
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	4a3b      	ldr	r2, [pc, #236]	; (80004a4 <GPIO_PeriClockControl+0x19c>)
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d15d      	bne.n	8000478 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 80003bc:	4b32      	ldr	r3, [pc, #200]	; (8000488 <GPIO_PeriClockControl+0x180>)
 80003be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c0:	4a31      	ldr	r2, [pc, #196]	; (8000488 <GPIO_PeriClockControl+0x180>)
 80003c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003c6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003c8:	e056      	b.n	8000478 <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA){
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	4a2d      	ldr	r2, [pc, #180]	; (8000484 <GPIO_PeriClockControl+0x17c>)
 80003ce:	4293      	cmp	r3, r2
 80003d0:	d106      	bne.n	80003e0 <GPIO_PeriClockControl+0xd8>
					GPIOA_PCLK_DI();
 80003d2:	4b2d      	ldr	r3, [pc, #180]	; (8000488 <GPIO_PeriClockControl+0x180>)
 80003d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003d6:	4a2c      	ldr	r2, [pc, #176]	; (8000488 <GPIO_PeriClockControl+0x180>)
 80003d8:	f023 0301 	bic.w	r3, r3, #1
 80003dc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003de:	e04b      	b.n	8000478 <GPIO_PeriClockControl+0x170>
				else if (pGPIOx == GPIOB){
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	4a2a      	ldr	r2, [pc, #168]	; (800048c <GPIO_PeriClockControl+0x184>)
 80003e4:	4293      	cmp	r3, r2
 80003e6:	d106      	bne.n	80003f6 <GPIO_PeriClockControl+0xee>
					GPIOB_PCLK_DI();
 80003e8:	4b27      	ldr	r3, [pc, #156]	; (8000488 <GPIO_PeriClockControl+0x180>)
 80003ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ec:	4a26      	ldr	r2, [pc, #152]	; (8000488 <GPIO_PeriClockControl+0x180>)
 80003ee:	f023 0302 	bic.w	r3, r3, #2
 80003f2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003f4:	e040      	b.n	8000478 <GPIO_PeriClockControl+0x170>
				else if (pGPIOx == GPIOC){
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	4a25      	ldr	r2, [pc, #148]	; (8000490 <GPIO_PeriClockControl+0x188>)
 80003fa:	4293      	cmp	r3, r2
 80003fc:	d106      	bne.n	800040c <GPIO_PeriClockControl+0x104>
					GPIOC_PCLK_DI();
 80003fe:	4b22      	ldr	r3, [pc, #136]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000402:	4a21      	ldr	r2, [pc, #132]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000404:	f023 0304 	bic.w	r3, r3, #4
 8000408:	6313      	str	r3, [r2, #48]	; 0x30
}
 800040a:	e035      	b.n	8000478 <GPIO_PeriClockControl+0x170>
				else if (pGPIOx == GPIOD){
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	4a21      	ldr	r2, [pc, #132]	; (8000494 <GPIO_PeriClockControl+0x18c>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d106      	bne.n	8000422 <GPIO_PeriClockControl+0x11a>
					GPIOD_PCLK_DI();
 8000414:	4b1c      	ldr	r3, [pc, #112]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000418:	4a1b      	ldr	r2, [pc, #108]	; (8000488 <GPIO_PeriClockControl+0x180>)
 800041a:	f023 0308 	bic.w	r3, r3, #8
 800041e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000420:	e02a      	b.n	8000478 <GPIO_PeriClockControl+0x170>
				else if (pGPIOx == GPIOE){
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	4a1c      	ldr	r2, [pc, #112]	; (8000498 <GPIO_PeriClockControl+0x190>)
 8000426:	4293      	cmp	r3, r2
 8000428:	d106      	bne.n	8000438 <GPIO_PeriClockControl+0x130>
					GPIOE_PCLK_DI();
 800042a:	4b17      	ldr	r3, [pc, #92]	; (8000488 <GPIO_PeriClockControl+0x180>)
 800042c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800042e:	4a16      	ldr	r2, [pc, #88]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000430:	f023 0310 	bic.w	r3, r3, #16
 8000434:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000436:	e01f      	b.n	8000478 <GPIO_PeriClockControl+0x170>
				else if (pGPIOx == GPIOF){
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	4a18      	ldr	r2, [pc, #96]	; (800049c <GPIO_PeriClockControl+0x194>)
 800043c:	4293      	cmp	r3, r2
 800043e:	d106      	bne.n	800044e <GPIO_PeriClockControl+0x146>
					GPIOF_PCLK_DI();
 8000440:	4b11      	ldr	r3, [pc, #68]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000444:	4a10      	ldr	r2, [pc, #64]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000446:	f023 0320 	bic.w	r3, r3, #32
 800044a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800044c:	e014      	b.n	8000478 <GPIO_PeriClockControl+0x170>
				else if (pGPIOx == GPIOG){
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4a13      	ldr	r2, [pc, #76]	; (80004a0 <GPIO_PeriClockControl+0x198>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d106      	bne.n	8000464 <GPIO_PeriClockControl+0x15c>
					GPIOG_PCLK_DI();
 8000456:	4b0c      	ldr	r3, [pc, #48]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045a:	4a0b      	ldr	r2, [pc, #44]	; (8000488 <GPIO_PeriClockControl+0x180>)
 800045c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000460:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000462:	e009      	b.n	8000478 <GPIO_PeriClockControl+0x170>
				else if (pGPIOx == GPIOH){
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	4a0f      	ldr	r2, [pc, #60]	; (80004a4 <GPIO_PeriClockControl+0x19c>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d105      	bne.n	8000478 <GPIO_PeriClockControl+0x170>
					GPIOH_PCLK_DI();
 800046c:	4b06      	ldr	r3, [pc, #24]	; (8000488 <GPIO_PeriClockControl+0x180>)
 800046e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000470:	4a05      	ldr	r2, [pc, #20]	; (8000488 <GPIO_PeriClockControl+0x180>)
 8000472:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000476:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000478:	bf00      	nop
 800047a:	370c      	adds	r7, #12
 800047c:	46bd      	mov	sp, r7
 800047e:	bc80      	pop	{r7}
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop
 8000484:	40020000 	.word	0x40020000
 8000488:	40023800 	.word	0x40023800
 800048c:	40020400 	.word	0x40020400
 8000490:	40020800 	.word	0x40020800
 8000494:	40020c00 	.word	0x40020c00
 8000498:	40021000 	.word	0x40021000
 800049c:	40021400 	.word	0x40021400
 80004a0:	40021800 	.word	0x40021800
 80004a4:	40021c00 	.word	0x40021c00

080004a8 <GPIO_Init>:
 *
 * @Note              -
 */

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b086      	sub	sp, #24
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0; //temp. register
 80004b0:	2300      	movs	r3, #0
 80004b2:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	2101      	movs	r1, #1
 80004ba:	4618      	mov	r0, r3
 80004bc:	f7ff ff24 	bl	8000308 <GPIO_PeriClockControl>

	//1 . configure the mode of gpio pin

	if(pGPIOHandle->GPIO_PinConfig_t.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	795b      	ldrb	r3, [r3, #5]
 80004c4:	2b03      	cmp	r3, #3
 80004c6:	d820      	bhi.n	800050a <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig_t.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber ) );
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	795b      	ldrb	r3, [r3, #5]
 80004cc:	461a      	mov	r2, r3
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	791b      	ldrb	r3, [r3, #4]
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	fa02 f303 	lsl.w	r3, r2, r3
 80004d8:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber)); //clearing
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	681a      	ldr	r2, [r3, #0]
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	791b      	ldrb	r3, [r3, #4]
 80004e4:	005b      	lsls	r3, r3, #1
 80004e6:	2103      	movs	r1, #3
 80004e8:	fa01 f303 	lsl.w	r3, r1, r3
 80004ec:	43db      	mvns	r3, r3
 80004ee:	4619      	mov	r1, r3
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	400a      	ands	r2, r1
 80004f6:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	6819      	ldr	r1, [r3, #0]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	697a      	ldr	r2, [r7, #20]
 8000504:	430a      	orrs	r2, r1
 8000506:	601a      	str	r2, [r3, #0]
 8000508:	e0a8      	b.n	800065c <GPIO_Init+0x1b4>

	}else
	{
		//this part will code later . ( interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig_t.GPIO_PinMode ==GPIO_MODE_IT_FT )
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	795b      	ldrb	r3, [r3, #5]
 800050e:	2b04      	cmp	r3, #4
 8000510:	d117      	bne.n	8000542 <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber);
 8000512:	4b9e      	ldr	r3, [pc, #632]	; (800078c <GPIO_Init+0x2e4>)
 8000514:	68db      	ldr	r3, [r3, #12]
 8000516:	687a      	ldr	r2, [r7, #4]
 8000518:	7912      	ldrb	r2, [r2, #4]
 800051a:	4611      	mov	r1, r2
 800051c:	2201      	movs	r2, #1
 800051e:	408a      	lsls	r2, r1
 8000520:	4611      	mov	r1, r2
 8000522:	4a9a      	ldr	r2, [pc, #616]	; (800078c <GPIO_Init+0x2e4>)
 8000524:	430b      	orrs	r3, r1
 8000526:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber);
 8000528:	4b98      	ldr	r3, [pc, #608]	; (800078c <GPIO_Init+0x2e4>)
 800052a:	689b      	ldr	r3, [r3, #8]
 800052c:	687a      	ldr	r2, [r7, #4]
 800052e:	7912      	ldrb	r2, [r2, #4]
 8000530:	4611      	mov	r1, r2
 8000532:	2201      	movs	r2, #1
 8000534:	408a      	lsls	r2, r1
 8000536:	43d2      	mvns	r2, r2
 8000538:	4611      	mov	r1, r2
 800053a:	4a94      	ldr	r2, [pc, #592]	; (800078c <GPIO_Init+0x2e4>)
 800053c:	400b      	ands	r3, r1
 800053e:	6093      	str	r3, [r2, #8]
 8000540:	e035      	b.n	80005ae <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig_t.GPIO_PinMode ==GPIO_MODE_IT_RT )
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	795b      	ldrb	r3, [r3, #5]
 8000546:	2b05      	cmp	r3, #5
 8000548:	d117      	bne.n	800057a <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber);
 800054a:	4b90      	ldr	r3, [pc, #576]	; (800078c <GPIO_Init+0x2e4>)
 800054c:	689b      	ldr	r3, [r3, #8]
 800054e:	687a      	ldr	r2, [r7, #4]
 8000550:	7912      	ldrb	r2, [r2, #4]
 8000552:	4611      	mov	r1, r2
 8000554:	2201      	movs	r2, #1
 8000556:	408a      	lsls	r2, r1
 8000558:	4611      	mov	r1, r2
 800055a:	4a8c      	ldr	r2, [pc, #560]	; (800078c <GPIO_Init+0x2e4>)
 800055c:	430b      	orrs	r3, r1
 800055e:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber);
 8000560:	4b8a      	ldr	r3, [pc, #552]	; (800078c <GPIO_Init+0x2e4>)
 8000562:	68db      	ldr	r3, [r3, #12]
 8000564:	687a      	ldr	r2, [r7, #4]
 8000566:	7912      	ldrb	r2, [r2, #4]
 8000568:	4611      	mov	r1, r2
 800056a:	2201      	movs	r2, #1
 800056c:	408a      	lsls	r2, r1
 800056e:	43d2      	mvns	r2, r2
 8000570:	4611      	mov	r1, r2
 8000572:	4a86      	ldr	r2, [pc, #536]	; (800078c <GPIO_Init+0x2e4>)
 8000574:	400b      	ands	r3, r1
 8000576:	60d3      	str	r3, [r2, #12]
 8000578:	e019      	b.n	80005ae <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig_t.GPIO_PinMode == GPIO_MODE_IT_RFT )
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	795b      	ldrb	r3, [r3, #5]
 800057e:	2b06      	cmp	r3, #6
 8000580:	d115      	bne.n	80005ae <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber);
 8000582:	4b82      	ldr	r3, [pc, #520]	; (800078c <GPIO_Init+0x2e4>)
 8000584:	689b      	ldr	r3, [r3, #8]
 8000586:	687a      	ldr	r2, [r7, #4]
 8000588:	7912      	ldrb	r2, [r2, #4]
 800058a:	4611      	mov	r1, r2
 800058c:	2201      	movs	r2, #1
 800058e:	408a      	lsls	r2, r1
 8000590:	4611      	mov	r1, r2
 8000592:	4a7e      	ldr	r2, [pc, #504]	; (800078c <GPIO_Init+0x2e4>)
 8000594:	430b      	orrs	r3, r1
 8000596:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber);
 8000598:	4b7c      	ldr	r3, [pc, #496]	; (800078c <GPIO_Init+0x2e4>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	7912      	ldrb	r2, [r2, #4]
 80005a0:	4611      	mov	r1, r2
 80005a2:	2201      	movs	r2, #1
 80005a4:	408a      	lsls	r2, r1
 80005a6:	4611      	mov	r1, r2
 80005a8:	4a78      	ldr	r2, [pc, #480]	; (800078c <GPIO_Init+0x2e4>)
 80005aa:	430b      	orrs	r3, r1
 80005ac:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber / 4 ;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	791b      	ldrb	r3, [r3, #4]
 80005b2:	089b      	lsrs	r3, r3, #2
 80005b4:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber % 4;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	791b      	ldrb	r3, [r3, #4]
 80005ba:	f003 0303 	and.w	r3, r3, #3
 80005be:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a72      	ldr	r2, [pc, #456]	; (8000790 <GPIO_Init+0x2e8>)
 80005c6:	4293      	cmp	r3, r2
 80005c8:	d02b      	beq.n	8000622 <GPIO_Init+0x17a>
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	4a71      	ldr	r2, [pc, #452]	; (8000794 <GPIO_Init+0x2ec>)
 80005d0:	4293      	cmp	r3, r2
 80005d2:	d024      	beq.n	800061e <GPIO_Init+0x176>
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a6f      	ldr	r2, [pc, #444]	; (8000798 <GPIO_Init+0x2f0>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d01d      	beq.n	800061a <GPIO_Init+0x172>
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a6e      	ldr	r2, [pc, #440]	; (800079c <GPIO_Init+0x2f4>)
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d016      	beq.n	8000616 <GPIO_Init+0x16e>
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a6c      	ldr	r2, [pc, #432]	; (80007a0 <GPIO_Init+0x2f8>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d00f      	beq.n	8000612 <GPIO_Init+0x16a>
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a6b      	ldr	r2, [pc, #428]	; (80007a4 <GPIO_Init+0x2fc>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d008      	beq.n	800060e <GPIO_Init+0x166>
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a69      	ldr	r2, [pc, #420]	; (80007a8 <GPIO_Init+0x300>)
 8000602:	4293      	cmp	r3, r2
 8000604:	d101      	bne.n	800060a <GPIO_Init+0x162>
 8000606:	2306      	movs	r3, #6
 8000608:	e00c      	b.n	8000624 <GPIO_Init+0x17c>
 800060a:	2300      	movs	r3, #0
 800060c:	e00a      	b.n	8000624 <GPIO_Init+0x17c>
 800060e:	2305      	movs	r3, #5
 8000610:	e008      	b.n	8000624 <GPIO_Init+0x17c>
 8000612:	2304      	movs	r3, #4
 8000614:	e006      	b.n	8000624 <GPIO_Init+0x17c>
 8000616:	2303      	movs	r3, #3
 8000618:	e004      	b.n	8000624 <GPIO_Init+0x17c>
 800061a:	2302      	movs	r3, #2
 800061c:	e002      	b.n	8000624 <GPIO_Init+0x17c>
 800061e:	2301      	movs	r3, #1
 8000620:	e000      	b.n	8000624 <GPIO_Init+0x17c>
 8000622:	2300      	movs	r3, #0
 8000624:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000626:	4b61      	ldr	r3, [pc, #388]	; (80007ac <GPIO_Init+0x304>)
 8000628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800062a:	4a60      	ldr	r2, [pc, #384]	; (80007ac <GPIO_Init+0x304>)
 800062c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000630:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 8000632:	7c7a      	ldrb	r2, [r7, #17]
 8000634:	7cbb      	ldrb	r3, [r7, #18]
 8000636:	009b      	lsls	r3, r3, #2
 8000638:	fa02 f103 	lsl.w	r1, r2, r3
 800063c:	4a5c      	ldr	r2, [pc, #368]	; (80007b0 <GPIO_Init+0x308>)
 800063e:	7cfb      	ldrb	r3, [r7, #19]
 8000640:	3302      	adds	r3, #2
 8000642:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the exti interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber;
 8000646:	4b51      	ldr	r3, [pc, #324]	; (800078c <GPIO_Init+0x2e4>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	687a      	ldr	r2, [r7, #4]
 800064c:	7912      	ldrb	r2, [r2, #4]
 800064e:	4611      	mov	r1, r2
 8000650:	2201      	movs	r2, #1
 8000652:	408a      	lsls	r2, r1
 8000654:	4611      	mov	r1, r2
 8000656:	4a4d      	ldr	r2, [pc, #308]	; (800078c <GPIO_Init+0x2e4>)
 8000658:	430b      	orrs	r3, r1
 800065a:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig_t.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber) );
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	799b      	ldrb	r3, [r3, #6]
 8000660:	461a      	mov	r2, r3
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	791b      	ldrb	r3, [r3, #4]
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	fa02 f303 	lsl.w	r3, r2, r3
 800066c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber)); //clearing
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	689a      	ldr	r2, [r3, #8]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	791b      	ldrb	r3, [r3, #4]
 8000678:	005b      	lsls	r3, r3, #1
 800067a:	2103      	movs	r1, #3
 800067c:	fa01 f303 	lsl.w	r3, r1, r3
 8000680:	43db      	mvns	r3, r3
 8000682:	4619      	mov	r1, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	400a      	ands	r2, r1
 800068a:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	6899      	ldr	r1, [r3, #8]
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	697a      	ldr	r2, [r7, #20]
 8000698:	430a      	orrs	r2, r1
 800069a:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig_t.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber) );
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	79db      	ldrb	r3, [r3, #7]
 80006a0:	461a      	mov	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	791b      	ldrb	r3, [r3, #4]
 80006a6:	005b      	lsls	r3, r3, #1
 80006a8:	fa02 f303 	lsl.w	r3, r2, r3
 80006ac:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber)); //clearing
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	68da      	ldr	r2, [r3, #12]
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	791b      	ldrb	r3, [r3, #4]
 80006b8:	005b      	lsls	r3, r3, #1
 80006ba:	2103      	movs	r1, #3
 80006bc:	fa01 f303 	lsl.w	r3, r1, r3
 80006c0:	43db      	mvns	r3, r3
 80006c2:	4619      	mov	r1, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	400a      	ands	r2, r1
 80006ca:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	68d9      	ldr	r1, [r3, #12]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	697a      	ldr	r2, [r7, #20]
 80006d8:	430a      	orrs	r2, r1
 80006da:	60da      	str	r2, [r3, #12]


	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig_t.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber );
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	7a1b      	ldrb	r3, [r3, #8]
 80006e0:	461a      	mov	r2, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	791b      	ldrb	r3, [r3, #4]
 80006e6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ea:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber); //clearing
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	685a      	ldr	r2, [r3, #4]
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	791b      	ldrb	r3, [r3, #4]
 80006f6:	4619      	mov	r1, r3
 80006f8:	2301      	movs	r3, #1
 80006fa:	408b      	lsls	r3, r1
 80006fc:	43db      	mvns	r3, r3
 80006fe:	4619      	mov	r1, r3
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	400a      	ands	r2, r1
 8000706:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	6859      	ldr	r1, [r3, #4]
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	697a      	ldr	r2, [r7, #20]
 8000714:	430a      	orrs	r2, r1
 8000716:	605a      	str	r2, [r3, #4]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig_t.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	795b      	ldrb	r3, [r3, #5]
 800071c:	2b02      	cmp	r3, #2
 800071e:	d131      	bne.n	8000784 <GPIO_Init+0x2dc>
	{
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber / 8;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	791b      	ldrb	r3, [r3, #4]
 8000724:	08db      	lsrs	r3, r3, #3
 8000726:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig_t.GPIO_PinNumber  % 8;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	791b      	ldrb	r3, [r3, #4]
 800072c:	f003 0307 	and.w	r3, r3, #7
 8000730:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	7c3a      	ldrb	r2, [r7, #16]
 8000738:	3208      	adds	r2, #8
 800073a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800073e:	7bfb      	ldrb	r3, [r7, #15]
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	220f      	movs	r2, #15
 8000744:	fa02 f303 	lsl.w	r3, r2, r3
 8000748:	43db      	mvns	r3, r3
 800074a:	4618      	mov	r0, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	7c3a      	ldrb	r2, [r7, #16]
 8000752:	4001      	ands	r1, r0
 8000754:	3208      	adds	r2, #8
 8000756:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig_t.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	7c3a      	ldrb	r2, [r7, #16]
 8000760:	3208      	adds	r2, #8
 8000762:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	7a5b      	ldrb	r3, [r3, #9]
 800076a:	461a      	mov	r2, r3
 800076c:	7bfb      	ldrb	r3, [r7, #15]
 800076e:	009b      	lsls	r3, r3, #2
 8000770:	fa02 f303 	lsl.w	r3, r2, r3
 8000774:	4618      	mov	r0, r3
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	7c3a      	ldrb	r2, [r7, #16]
 800077c:	4301      	orrs	r1, r0
 800077e:	3208      	adds	r2, #8
 8000780:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 8000784:	bf00      	nop
 8000786:	3718      	adds	r7, #24
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	40013c00 	.word	0x40013c00
 8000790:	40020000 	.word	0x40020000
 8000794:	40020400 	.word	0x40020400
 8000798:	40020800 	.word	0x40020800
 800079c:	40020c00 	.word	0x40020c00
 80007a0:	40021000 	.word	0x40021000
 80007a4:	40021400 	.word	0x40021400
 80007a8:	40021c00 	.word	0x40021c00
 80007ac:	40023800 	.word	0x40023800
 80007b0:	40013800 	.word	0x40013800

080007b4 <GPIO_WriteToOutputPin>:
 *
 * @Note              -
 */

void GPIO_WriteToOutputPin(GPIO_RegDef_t *pGPIOx,uint8_t PinNumber, uint8_t Value)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
 80007bc:	460b      	mov	r3, r1
 80007be:	70fb      	strb	r3, [r7, #3]
 80007c0:	4613      	mov	r3, r2
 80007c2:	70bb      	strb	r3, [r7, #2]

	if (Value == GPIO_PIN_SET)
 80007c4:	78bb      	ldrb	r3, [r7, #2]
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d109      	bne.n	80007de <GPIO_WriteToOutputPin+0x2a>
	{
		pGPIOx->ODR |= ( 1 << PinNumber);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	695b      	ldr	r3, [r3, #20]
 80007ce:	78fa      	ldrb	r2, [r7, #3]
 80007d0:	2101      	movs	r1, #1
 80007d2:	fa01 f202 	lsl.w	r2, r1, r2
 80007d6:	431a      	orrs	r2, r3
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	615a      	str	r2, [r3, #20]
	else
	{
		pGPIOx->ODR &= ~( 1 << PinNumber);
	}

}
 80007dc:	e009      	b.n	80007f2 <GPIO_WriteToOutputPin+0x3e>
		pGPIOx->ODR &= ~( 1 << PinNumber);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	695b      	ldr	r3, [r3, #20]
 80007e2:	78fa      	ldrb	r2, [r7, #3]
 80007e4:	2101      	movs	r1, #1
 80007e6:	fa01 f202 	lsl.w	r2, r1, r2
 80007ea:	43d2      	mvns	r2, r2
 80007ec:	401a      	ands	r2, r3
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	615a      	str	r2, [r3, #20]
}
 80007f2:	bf00      	nop
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bc80      	pop	{r7}
 80007fa:	4770      	bx	lr

080007fc <GPIO_ToggleOutputPin>:
 *
 * @Note              -
 */

void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx,uint8_t PinNumber)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
 8000804:	460b      	mov	r3, r1
 8000806:	70fb      	strb	r3, [r7, #3]

	pGPIOx->ODR ^= ( 1 << PinNumber);
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	695b      	ldr	r3, [r3, #20]
 800080c:	78fa      	ldrb	r2, [r7, #3]
 800080e:	2101      	movs	r1, #1
 8000810:	fa01 f202 	lsl.w	r2, r1, r2
 8000814:	405a      	eors	r2, r3
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	615a      	str	r2, [r3, #20]
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr

08000824 <GPIO_IRQInterruptConfig>:
 * @return            -
 *
 * @Note              -
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	460a      	mov	r2, r1
 800082e:	71fb      	strb	r3, [r7, #7]
 8000830:	4613      	mov	r3, r2
 8000832:	71bb      	strb	r3, [r7, #6]

	if(EnorDi == ENABLE)
 8000834:	79bb      	ldrb	r3, [r7, #6]
 8000836:	2b01      	cmp	r3, #1
 8000838:	d133      	bne.n	80008a2 <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 800083a:	79fb      	ldrb	r3, [r7, #7]
 800083c:	2b1f      	cmp	r3, #31
 800083e:	d80a      	bhi.n	8000856 <GPIO_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 8000840:	4b34      	ldr	r3, [pc, #208]	; (8000914 <GPIO_IRQInterruptConfig+0xf0>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	79fa      	ldrb	r2, [r7, #7]
 8000846:	2101      	movs	r1, #1
 8000848:	fa01 f202 	lsl.w	r2, r1, r2
 800084c:	4611      	mov	r1, r2
 800084e:	4a31      	ldr	r2, [pc, #196]	; (8000914 <GPIO_IRQInterruptConfig+0xf0>)
 8000850:	430b      	orrs	r3, r1
 8000852:	6013      	str	r3, [r2, #0]
			//program ICER2 register
			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
		}
	}

}
 8000854:	e059      	b.n	800090a <GPIO_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 ) //32 to 63
 8000856:	79fb      	ldrb	r3, [r7, #7]
 8000858:	2b1f      	cmp	r3, #31
 800085a:	d90f      	bls.n	800087c <GPIO_IRQInterruptConfig+0x58>
 800085c:	79fb      	ldrb	r3, [r7, #7]
 800085e:	2b3f      	cmp	r3, #63	; 0x3f
 8000860:	d80c      	bhi.n	800087c <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= ( 1 << (IRQNumber % 32) );
 8000862:	4b2d      	ldr	r3, [pc, #180]	; (8000918 <GPIO_IRQInterruptConfig+0xf4>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	79fa      	ldrb	r2, [r7, #7]
 8000868:	f002 021f 	and.w	r2, r2, #31
 800086c:	2101      	movs	r1, #1
 800086e:	fa01 f202 	lsl.w	r2, r1, r2
 8000872:	4611      	mov	r1, r2
 8000874:	4a28      	ldr	r2, [pc, #160]	; (8000918 <GPIO_IRQInterruptConfig+0xf4>)
 8000876:	430b      	orrs	r3, r1
 8000878:	6013      	str	r3, [r2, #0]
 800087a:	e046      	b.n	800090a <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96 )
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	2b3f      	cmp	r3, #63	; 0x3f
 8000880:	d943      	bls.n	800090a <GPIO_IRQInterruptConfig+0xe6>
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2b5f      	cmp	r3, #95	; 0x5f
 8000886:	d840      	bhi.n	800090a <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= ( 1 << (IRQNumber % 64) );
 8000888:	4b24      	ldr	r3, [pc, #144]	; (800091c <GPIO_IRQInterruptConfig+0xf8>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	79fa      	ldrb	r2, [r7, #7]
 800088e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000892:	2101      	movs	r1, #1
 8000894:	fa01 f202 	lsl.w	r2, r1, r2
 8000898:	4611      	mov	r1, r2
 800089a:	4a20      	ldr	r2, [pc, #128]	; (800091c <GPIO_IRQInterruptConfig+0xf8>)
 800089c:	430b      	orrs	r3, r1
 800089e:	6013      	str	r3, [r2, #0]
}
 80008a0:	e033      	b.n	800090a <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	2b1f      	cmp	r3, #31
 80008a6:	d80a      	bhi.n	80008be <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 80008a8:	4b1d      	ldr	r3, [pc, #116]	; (8000920 <GPIO_IRQInterruptConfig+0xfc>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	79fa      	ldrb	r2, [r7, #7]
 80008ae:	2101      	movs	r1, #1
 80008b0:	fa01 f202 	lsl.w	r2, r1, r2
 80008b4:	4611      	mov	r1, r2
 80008b6:	4a1a      	ldr	r2, [pc, #104]	; (8000920 <GPIO_IRQInterruptConfig+0xfc>)
 80008b8:	430b      	orrs	r3, r1
 80008ba:	6013      	str	r3, [r2, #0]
}
 80008bc:	e025      	b.n	800090a <GPIO_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 )
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	2b1f      	cmp	r3, #31
 80008c2:	d90f      	bls.n	80008e4 <GPIO_IRQInterruptConfig+0xc0>
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	2b3f      	cmp	r3, #63	; 0x3f
 80008c8:	d80c      	bhi.n	80008e4 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= ( 1 << (IRQNumber % 32) );
 80008ca:	4b16      	ldr	r3, [pc, #88]	; (8000924 <GPIO_IRQInterruptConfig+0x100>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	79fa      	ldrb	r2, [r7, #7]
 80008d0:	f002 021f 	and.w	r2, r2, #31
 80008d4:	2101      	movs	r1, #1
 80008d6:	fa01 f202 	lsl.w	r2, r1, r2
 80008da:	4611      	mov	r1, r2
 80008dc:	4a11      	ldr	r2, [pc, #68]	; (8000924 <GPIO_IRQInterruptConfig+0x100>)
 80008de:	430b      	orrs	r3, r1
 80008e0:	6013      	str	r3, [r2, #0]
 80008e2:	e012      	b.n	800090a <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96 )
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	2b3f      	cmp	r3, #63	; 0x3f
 80008e8:	d90f      	bls.n	800090a <GPIO_IRQInterruptConfig+0xe6>
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	2b5f      	cmp	r3, #95	; 0x5f
 80008ee:	d80c      	bhi.n	800090a <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
 80008f0:	4b0d      	ldr	r3, [pc, #52]	; (8000928 <GPIO_IRQInterruptConfig+0x104>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	79fa      	ldrb	r2, [r7, #7]
 80008f6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80008fa:	2101      	movs	r1, #1
 80008fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000900:	4611      	mov	r1, r2
 8000902:	4a09      	ldr	r2, [pc, #36]	; (8000928 <GPIO_IRQInterruptConfig+0x104>)
 8000904:	430b      	orrs	r3, r1
 8000906:	6013      	str	r3, [r2, #0]
}
 8000908:	e7ff      	b.n	800090a <GPIO_IRQInterruptConfig+0xe6>
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	bc80      	pop	{r7}
 8000912:	4770      	bx	lr
 8000914:	e000e100 	.word	0xe000e100
 8000918:	e000e104 	.word	0xe000e104
 800091c:	e000e108 	.word	0xe000e108
 8000920:	e000e180 	.word	0xe000e180
 8000924:	e000e184 	.word	0xe000e184
 8000928:	e000e188 	.word	0xe000e188

0800092c <GPIO_IRQPriorityConfig>:
 * @return            -
 *
 * @Note              -
 */
void GPIO_IRQPriorityConfig(uint8_t IRQNumber,uint32_t IRQPriority)
{
 800092c:	b480      	push	{r7}
 800092e:	b085      	sub	sp, #20
 8000930:	af00      	add	r7, sp, #0
 8000932:	4603      	mov	r3, r0
 8000934:	6039      	str	r1, [r7, #0]
 8000936:	71fb      	strb	r3, [r7, #7]
	//1. first lets find out the ipr register
	uint8_t iprx = IRQNumber / 4;
 8000938:	79fb      	ldrb	r3, [r7, #7]
 800093a:	089b      	lsrs	r3, r3, #2
 800093c:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section  = IRQNumber %4 ;
 800093e:	79fb      	ldrb	r3, [r7, #7]
 8000940:	f003 0303 	and.w	r3, r3, #3
 8000944:	73bb      	strb	r3, [r7, #14]

	uint8_t shift_amount = ( 8 * iprx_section) + ( 8 - NO_PR_BITS_IMPLEMENTED) ;
 8000946:	7bbb      	ldrb	r3, [r7, #14]
 8000948:	00db      	lsls	r3, r3, #3
 800094a:	b2db      	uxtb	r3, r3
 800094c:	3304      	adds	r3, #4
 800094e:	737b      	strb	r3, [r7, #13]

	*(  NVIC_PR_BASE_ADDR + iprx ) |=  ( IRQPriority << shift_amount );
 8000950:	7bfb      	ldrb	r3, [r7, #15]
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000958:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800095c:	6819      	ldr	r1, [r3, #0]
 800095e:	7b7b      	ldrb	r3, [r7, #13]
 8000960:	683a      	ldr	r2, [r7, #0]
 8000962:	409a      	lsls	r2, r3
 8000964:	7bfb      	ldrb	r3, [r7, #15]
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800096c:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000970:	430a      	orrs	r2, r1
 8000972:	601a      	str	r2, [r3, #0]

}
 8000974:	bf00      	nop
 8000976:	3714      	adds	r7, #20
 8000978:	46bd      	mov	sp, r7
 800097a:	bc80      	pop	{r7}
 800097c:	4770      	bx	lr
	...

08000980 <GPIO_IRQHandling>:
 * @return            -
 *
 * @Note              -
 */
void GPIO_IRQHandling(uint8_t PinNumber)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	71fb      	strb	r3, [r7, #7]
	//clear the exti pr register corresponding to the pin number
	if(EXTI->PR & ( 1 << PinNumber))
 800098a:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <GPIO_IRQHandling+0x3c>)
 800098c:	695b      	ldr	r3, [r3, #20]
 800098e:	79fa      	ldrb	r2, [r7, #7]
 8000990:	2101      	movs	r1, #1
 8000992:	fa01 f202 	lsl.w	r2, r1, r2
 8000996:	4013      	ands	r3, r2
 8000998:	2b00      	cmp	r3, #0
 800099a:	d009      	beq.n	80009b0 <GPIO_IRQHandling+0x30>
	{
		//clear
		EXTI->PR |= ( 1 << PinNumber);
 800099c:	4b07      	ldr	r3, [pc, #28]	; (80009bc <GPIO_IRQHandling+0x3c>)
 800099e:	695b      	ldr	r3, [r3, #20]
 80009a0:	79fa      	ldrb	r2, [r7, #7]
 80009a2:	2101      	movs	r1, #1
 80009a4:	fa01 f202 	lsl.w	r2, r1, r2
 80009a8:	4611      	mov	r1, r2
 80009aa:	4a04      	ldr	r2, [pc, #16]	; (80009bc <GPIO_IRQHandling+0x3c>)
 80009ac:	430b      	orrs	r3, r1
 80009ae:	6153      	str	r3, [r2, #20]
	}

}
 80009b0:	bf00      	nop
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bc80      	pop	{r7}
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	40013c00 	.word	0x40013c00

080009c0 <__libc_init_array>:
 80009c0:	b570      	push	{r4, r5, r6, lr}
 80009c2:	4e0d      	ldr	r6, [pc, #52]	; (80009f8 <__libc_init_array+0x38>)
 80009c4:	4c0d      	ldr	r4, [pc, #52]	; (80009fc <__libc_init_array+0x3c>)
 80009c6:	1ba4      	subs	r4, r4, r6
 80009c8:	10a4      	asrs	r4, r4, #2
 80009ca:	2500      	movs	r5, #0
 80009cc:	42a5      	cmp	r5, r4
 80009ce:	d109      	bne.n	80009e4 <__libc_init_array+0x24>
 80009d0:	4e0b      	ldr	r6, [pc, #44]	; (8000a00 <__libc_init_array+0x40>)
 80009d2:	4c0c      	ldr	r4, [pc, #48]	; (8000a04 <__libc_init_array+0x44>)
 80009d4:	f000 f820 	bl	8000a18 <_init>
 80009d8:	1ba4      	subs	r4, r4, r6
 80009da:	10a4      	asrs	r4, r4, #2
 80009dc:	2500      	movs	r5, #0
 80009de:	42a5      	cmp	r5, r4
 80009e0:	d105      	bne.n	80009ee <__libc_init_array+0x2e>
 80009e2:	bd70      	pop	{r4, r5, r6, pc}
 80009e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009e8:	4798      	blx	r3
 80009ea:	3501      	adds	r5, #1
 80009ec:	e7ee      	b.n	80009cc <__libc_init_array+0xc>
 80009ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009f2:	4798      	blx	r3
 80009f4:	3501      	adds	r5, #1
 80009f6:	e7f2      	b.n	80009de <__libc_init_array+0x1e>
 80009f8:	08000a30 	.word	0x08000a30
 80009fc:	08000a30 	.word	0x08000a30
 8000a00:	08000a30 	.word	0x08000a30
 8000a04:	08000a34 	.word	0x08000a34

08000a08 <memset>:
 8000a08:	4402      	add	r2, r0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d100      	bne.n	8000a12 <memset+0xa>
 8000a10:	4770      	bx	lr
 8000a12:	f803 1b01 	strb.w	r1, [r3], #1
 8000a16:	e7f9      	b.n	8000a0c <memset+0x4>

08000a18 <_init>:
 8000a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a1a:	bf00      	nop
 8000a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a1e:	bc08      	pop	{r3}
 8000a20:	469e      	mov	lr, r3
 8000a22:	4770      	bx	lr

08000a24 <_fini>:
 8000a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a26:	bf00      	nop
 8000a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a2a:	bc08      	pop	{r3}
 8000a2c:	469e      	mov	lr, r3
 8000a2e:	4770      	bx	lr
