// Seed: 2425880770
module module_0 ();
  wand id_1, id_2;
  wire id_4, id_5 = 1;
  wor id_6, id_7, id_8;
  wire id_9;
  assign id_7 = 1;
endmodule
module module_1 ();
  function id_2;
    input logic [7:0] id_3;
    id_3 = id_4;
  endfunction
  reg id_5;
  logic [7:0] id_6;
  always id_2 = id_6;
  reg id_7 = 1;
  initial id_7 <= id_5;
  id_8 :
  assert property (@(*) id_2[1]) id_8 <= 1'h0;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.type_10 = 0;
endmodule
