INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/frame_delay_sim_1/sim/frame_delay_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_delay_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/rgb2ycbcr_0/sim/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/rgb2ycbcr_0/sim/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/in_roi_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_roi_check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_tracker
WARNING: [VRFC 10-1315] redeclaration of ansi port context_valid is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port x_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:67]
WARNING: [VRFC 10-1315] redeclaration of ansi port y_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port dx_valid is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:71]
WARNING: [VRFC 10-1315] redeclaration of ansi port point_x0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port point_y0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:76]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:78]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_frame_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:81]
WARNING: [VRFC 10-1315] redeclaration of ansi port G11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:84]
WARNING: [VRFC 10-1315] redeclaration of ansi port G12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:85]
WARNING: [VRFC 10-1315] redeclaration of ansi port G21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:86]
WARNING: [VRFC 10-1315] redeclaration of ansi port G22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:87]
WARNING: [VRFC 10-1315] redeclaration of ansi port b1 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:88]
WARNING: [VRFC 10-1315] redeclaration of ansi port b2 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:89]
INFO: [VRFC 10-2458] undeclared symbol uppx, assumed default net type wire [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:238]
INFO: [VRFC 10-2458] undeclared symbol downpx, assumed default net type wire [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:239]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linsolve
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
WARNING: [VRFC 10-2845] overwriting previous definition of module modul_puz [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/modul_puz.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/pixel_position.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_position
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/point_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module previous_roi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
WARNING: [VRFC 10-2845] overwriting previous definition of module puz [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/puz.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/wysw_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wysw_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/new/tb_pyramid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pyramid
