( ( nil
  version "2.1"
  mapType "incremental"
  blockName "project_testK_test"
  repList "spectre cmos_sch cmos.sch schematic veriloga"
  stopList "spectre"
  globalList "gnd!"
  hierDelim "."
  netlistDir "/home/dicd21/dicd21028/5LIH0/simulation/project_testK_test/spectre/schematic/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "5LIH0/Postproc_cell/schematic" "Postproc_cell" )
( "5LIH0/INV/schematic" "INV" )
( "5LIH0/INV_post/schematic" "INV_post" )
( "5LIH0/XOR/schematic" "XOR" )
( "5LIH0/Preproc_cell/schematic" "Preproc_cell" )
( "5LIH0/project_testR_OG2/schematic" "project_testR_OG2" )
( "5LIH0/AND/schematic" "AND" )
( "5LIH0/Grey_cell/schematic" "Grey_cell" )
( "5LIH0/Buffer_cell/schematic" "Buffer_cell" )
( "5LIH0/Buffer_cell_post/schematic" "Buffer_cell_post" )
( "5LIH0/Black_cell/schematic" "Black_cell" )
( "5LIH0/project_testK_test/schematic" "project_testK_test" )
( "5LIH0/NAND/schematic" "NAND" )
( "5LIH0/OR/schematic" "OR" )
 )
( "INV_post" "ihnl/cds10/map" )
( "OR" "ihnl/cds0/map" )
( "Buffer_cell" "ihnl/cds5/map" )
( "Preproc_cell" "ihnl/cds9/map" )
( "NAND" "ihnl/cds1/map" )
( "Buffer_cell_post" "ihnl/cds11/map" )
( "project_testK_test" "ihnl/cds13/map" )
( "Grey_cell" "ihnl/cds6/map" )
( "project_testR_OG2" "ihnl/cds12/map" )
( "Postproc_cell" "ihnl/cds8/map" )
( "XOR" "ihnl/cds7/map" )
( "Black_cell" "ihnl/cds4/map" )
( "AND" "ihnl/cds3/map" )
( "INV" "ihnl/cds2/map" )
 )
