

================================================================
== Vitis HLS Report for 'correlation_Pipeline_VITIS_LOOP_41_1_loop_3'
================================================================
* Date:           Sun Jun 23 03:26:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.027 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1042|     1042|  5.210 us|  5.210 us|  1042|  1042|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_loop_3  |     1040|     1040|        18|          1|          1|  1024|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     118|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|      335|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      335|     222|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_164_p2     |         +|   0|  0|  18|          11|           6|
    |add_ln41_fu_138_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln43_fu_202_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln44_fu_191_p2       |         +|   0|  0|  17|          10|          10|
    |icmp_ln41_fu_132_p2      |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln43_fu_150_p2      |      icmp|   0|  0|  14|           6|           7|
    |select_ln41_1_fu_170_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln41_fu_156_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 118|          58|          51|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_1_load             |   9|          2|    6|         12|
    |i_fu_50                               |   9|          2|   11|         22|
    |indvar_flatten_fu_54                  |   9|          2|   11|         22|
    |j_1_fu_46                             |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   58|        116|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d_32_reg_315                       |  32|   0|   32|          0|
    |d_33_reg_325                       |  32|   0|   32|          0|
    |data_addr_32_reg_269               |  10|   0|   10|          0|
    |data_load_32_reg_280               |  32|   0|   32|          0|
    |i_fu_50                            |  11|   0|   11|          0|
    |indvar_flatten_fu_54               |  11|   0|   11|          0|
    |j_1_fu_46                          |   6|   0|    6|          0|
    |m_load_reg_285                     |  32|   0|   32|          0|
    |mul4_reg_320                       |  32|   0|   32|          0|
    |s_load_reg_305                     |  32|   0|   32|          0|
    |zext_ln43_reg_264                  |   6|   0|   64|         58|
    |data_addr_32_reg_269               |  64|  32|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 335|  32|  339|         58|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_296_p_din0    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_296_p_din1    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_296_p_opcode  |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_296_p_dout0   |   in|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_296_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_300_p_din0    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_300_p_din1    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_300_p_dout0   |   in|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_300_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_304_p_din0    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_304_p_din1    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_304_p_dout0   |   in|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_304_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|data_address0        |  out|   10|   ap_memory|                                         data|         array|
|data_ce0             |  out|    1|   ap_memory|                                         data|         array|
|data_we0             |  out|    1|   ap_memory|                                         data|         array|
|data_d0              |  out|   32|   ap_memory|                                         data|         array|
|data_address1        |  out|   10|   ap_memory|                                         data|         array|
|data_ce1             |  out|    1|   ap_memory|                                         data|         array|
|data_q1              |   in|   32|   ap_memory|                                         data|         array|
|m_address0           |  out|    5|   ap_memory|                                            m|         array|
|m_ce0                |  out|    1|   ap_memory|                                            m|         array|
|m_q0                 |   in|   32|   ap_memory|                                            m|         array|
|s_address0           |  out|    5|   ap_memory|                                            s|         array|
|s_ce0                |  out|    1|   ap_memory|                                            s|         array|
|s_q0                 |   in|   32|   ap_memory|                                            s|         array|
+---------------------+-----+-----+------------+---------------------------------------------+--------------+

